<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 232.547 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5286]" key="HLS 207-5286" tag="" content="expression result unused (benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:589:4)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.41 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.64 seconds; current allocated memory: 235.789 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,885 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 2,589 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,847 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,717 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,717 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,693 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,693 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,693 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,693 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,757 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,693 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,693 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,693 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,693 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,693 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,982 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/matrixmult/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_96_8&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:96:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_88_7&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:88:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_80_6&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_72_5&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_64_4&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:64:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_56_3&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:56:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_48_2&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:48:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_40_1&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_164_16&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:164:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_156_15&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:156:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_148_14&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:148:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_140_13&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:140:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_132_12&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:132:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_124_11&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:124:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_116_10&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:116:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_108_9&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_232_24&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:232:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_224_23&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:224:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_216_22&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:216:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_208_21&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:208:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_200_20&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:200:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_192_19&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:192:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_184_18&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:184:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_176_17&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_300_32&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:300:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_292_31&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:292:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_284_30&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:284:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_276_29&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:276:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_268_28&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:268:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_260_27&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:260:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_252_26&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_244_25&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_368_40&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:368:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_360_39&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:360:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_352_38&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:352:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_344_37&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:344:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_336_36&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:336:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_328_35&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:328:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_320_34&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:320:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_312_33&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_436_48&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:436:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_428_47&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:428:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_420_46&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:420:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_412_45&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:412:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_404_44&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:404:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_396_43&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:396:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_388_42&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:388:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_380_41&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_504_56&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:504:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_496_55&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:496:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_488_54&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:488:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_480_53&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:480:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_472_52&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:472:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_464_51&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:464:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_456_50&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:456:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_448_49&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_572_64&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:572:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_564_63&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:564:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_556_62&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:556:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_548_61&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:548:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_540_60&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:540:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_532_59&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:532:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_524_58&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:524:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_516_57&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_590_1&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590:21" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_610_2&gt; at benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610:21" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2.43 seconds. CPU system time: 0.29 seconds. Elapsed time: 7.15 seconds; current allocated memory: 236.645 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.645 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 241.094 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.355 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;_rand&apos; (benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:18:2)...3 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 268.277 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.61 seconds; current allocated memory: 920.102 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;main&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;_rand&apos; to &apos;p_rand&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;p_rand&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;_rand&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;_rand&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 920.961 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 920.988 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_590_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1015]" key="HLS 200-1015" tag="SCHEDULE,VITIS_KERNEL" content="Estimated delay Estimated delay (6.312ns)  of &apos;uitofp&apos; operation 32 bit (&apos;conv_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:591-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) exceeds the target cycle time (target cycle time: 5.000ns, clock uncertainty: 1.350ns, effective cycle time: 3.650ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1015.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_590_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_590_1&apos; (loop &apos;VITIS_LOOP_590_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:592-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:591-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_590_1&apos; (loop &apos;VITIS_LOOP_590_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:593-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:591-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_590_1&apos; (loop &apos;VITIS_LOOP_590_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:594-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:591-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_590_1&apos; (loop &apos;VITIS_LOOP_590_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:595-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:591-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_590_1&apos; (loop &apos;VITIS_LOOP_590_1&apos;): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_10&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:603-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:591-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_590_1&apos; (loop &apos;VITIS_LOOP_590_1&apos;): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between &apos;call&apos; operation 16 bit (&apos;tmp_14&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:607-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos; and &apos;call&apos; operation 16 bit (&apos;tmp&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:591-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) to &apos;_rand&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 16, Depth = 25, loop &apos;VITIS_LOOP_590_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (6.312 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_590_1&apos; consists of the following:
	&apos;uitofp&apos; operation 32 bit (&apos;conv_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i_i&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:591-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590-&gt;benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590) [33]  (6.312 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 923.363 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 923.371 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_610_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_610_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_610_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (5.001 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_610_2&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_8_write_ln610&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610 [10]  (1.588 ns)
	&apos;load&apos; operation 6 bit (&apos;i&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610) on local variable &apos;i&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610 [13]  (0.000 ns)
	&apos;add&apos; operation 6 bit (&apos;add_ln610&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610) [15]  (1.825 ns)
	&apos;store&apos; operation 0 bit (&apos;i_8_write_ln610&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610) of variable &apos;add_ln610&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610 on local variable &apos;i&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610 [38]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 924.262 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 924.262 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos; (loop &apos;VITIS_LOOP_40_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:43) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:44)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos; (loop &apos;VITIS_LOOP_40_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:43) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:44)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos; (loop &apos;VITIS_LOOP_40_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:43) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:44)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos; (loop &apos;VITIS_LOOP_40_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:43) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:44)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos; (loop &apos;VITIS_LOOP_40_1&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:43) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:44)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos; (loop &apos;VITIS_LOOP_40_1&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:43) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:44)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos; (loop &apos;VITIS_LOOP_40_1&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:43) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:44)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln40&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln40&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln40&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40) of variable &apos;add_ln40&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 924.859 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 924.859 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_48_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos; (loop &apos;VITIS_LOOP_48_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:51) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:52)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos; (loop &apos;VITIS_LOOP_48_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:51) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:52)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos; (loop &apos;VITIS_LOOP_48_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:51) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:52)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos; (loop &apos;VITIS_LOOP_48_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:51) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:52)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos; (loop &apos;VITIS_LOOP_48_2&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:51) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:52)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos; (loop &apos;VITIS_LOOP_48_2&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:51) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:52)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos; (loop &apos;VITIS_LOOP_48_2&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:51) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:52)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_48_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_2_write_ln48&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:48) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:48 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:48) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:48 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln48&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:48) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_2_write_ln48&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:48) of variable &apos;add_ln48&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:48 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:48 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 925.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 925.578 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_56_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos; (loop &apos;VITIS_LOOP_56_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:59) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:60)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos; (loop &apos;VITIS_LOOP_56_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:59) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:60)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos; (loop &apos;VITIS_LOOP_56_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:59) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:60)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos; (loop &apos;VITIS_LOOP_56_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:59) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:60)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos; (loop &apos;VITIS_LOOP_56_3&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:59) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:60)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos; (loop &apos;VITIS_LOOP_56_3&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:59) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:60)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos; (loop &apos;VITIS_LOOP_56_3&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:59) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:60)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_56_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_5_write_ln56&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:56) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:56 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:56) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:56 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln56&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:56) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_5_write_ln56&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:56) of variable &apos;add_ln56&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:56 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:56 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 926.254 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 926.254 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_64_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos; (loop &apos;VITIS_LOOP_64_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:67) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:68)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos; (loop &apos;VITIS_LOOP_64_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:67) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:68)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos; (loop &apos;VITIS_LOOP_64_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:67) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:68)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos; (loop &apos;VITIS_LOOP_64_4&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:67) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:68)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos; (loop &apos;VITIS_LOOP_64_4&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:67) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:68)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos; (loop &apos;VITIS_LOOP_64_4&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:67) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:68)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos; (loop &apos;VITIS_LOOP_64_4&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:67) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:68)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_64_4&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln64&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:64) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:64 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:64) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:64 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln64&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:64) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln64&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:64) of variable &apos;add_ln64&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:64 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:64 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 926.801 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 926.801 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_72_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos; (loop &apos;VITIS_LOOP_72_5&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos; (loop &apos;VITIS_LOOP_72_5&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos; (loop &apos;VITIS_LOOP_72_5&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos; (loop &apos;VITIS_LOOP_72_5&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos; (loop &apos;VITIS_LOOP_72_5&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos; (loop &apos;VITIS_LOOP_72_5&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos; (loop &apos;VITIS_LOOP_72_5&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:75) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:76)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_72_5&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln72&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln72&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln72&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72) of variable &apos;add_ln72&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 927.383 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 927.383 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_80_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos; (loop &apos;VITIS_LOOP_80_6&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos; (loop &apos;VITIS_LOOP_80_6&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos; (loop &apos;VITIS_LOOP_80_6&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos; (loop &apos;VITIS_LOOP_80_6&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos; (loop &apos;VITIS_LOOP_80_6&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos; (loop &apos;VITIS_LOOP_80_6&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos; (loop &apos;VITIS_LOOP_80_6&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:83) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:84)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_80_6&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln80&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln80&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln80&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80) of variable &apos;add_ln80&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 927.973 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 927.973 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_88_7&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos; (loop &apos;VITIS_LOOP_88_7&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:91) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:92)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos; (loop &apos;VITIS_LOOP_88_7&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:91) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:92)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos; (loop &apos;VITIS_LOOP_88_7&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:91) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:92)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos; (loop &apos;VITIS_LOOP_88_7&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:91) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:92)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos; (loop &apos;VITIS_LOOP_88_7&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:91) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:92)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos; (loop &apos;VITIS_LOOP_88_7&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:91) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:92)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos; (loop &apos;VITIS_LOOP_88_7&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:91) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:92)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_88_7&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln88&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:88) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:88 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:88) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:88 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln88&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:88) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln88&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:88) of variable &apos;add_ln88&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:88 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:88 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 928.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 928.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_96_8&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos; (loop &apos;VITIS_LOOP_96_8&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:99) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:100)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos; (loop &apos;VITIS_LOOP_96_8&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:99) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:100)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos; (loop &apos;VITIS_LOOP_96_8&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:99) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:100)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos; (loop &apos;VITIS_LOOP_96_8&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:99) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:100)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos; (loop &apos;VITIS_LOOP_96_8&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:99) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:100)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos; (loop &apos;VITIS_LOOP_96_8&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:99) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:100)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos; (loop &apos;VITIS_LOOP_96_8&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:99) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:100)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_96_8&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln96&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:96) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:96 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:96) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:96 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln96&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:96) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln96&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:96) of variable &apos;add_ln96&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:96 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:96 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 929.500 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 929.500 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_108_9&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos; (loop &apos;VITIS_LOOP_108_9&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:111) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:112)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos; (loop &apos;VITIS_LOOP_108_9&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:111) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:112)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos; (loop &apos;VITIS_LOOP_108_9&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:111) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:112)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos; (loop &apos;VITIS_LOOP_108_9&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:111) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:112)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos; (loop &apos;VITIS_LOOP_108_9&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:111) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:112)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos; (loop &apos;VITIS_LOOP_108_9&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:111) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:112)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos; (loop &apos;VITIS_LOOP_108_9&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:111) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:112)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_108_9&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_1_write_ln108&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln108&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_1_write_ln108&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108) of variable &apos;add_ln108&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 930.145 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 930.145 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_116_10&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos; (loop &apos;VITIS_LOOP_116_10&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:119) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:120)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos; (loop &apos;VITIS_LOOP_116_10&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:119) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:120)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos; (loop &apos;VITIS_LOOP_116_10&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:119) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:120)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos; (loop &apos;VITIS_LOOP_116_10&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:119) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:120)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos; (loop &apos;VITIS_LOOP_116_10&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:119) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:120)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos; (loop &apos;VITIS_LOOP_116_10&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:119) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:120)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos; (loop &apos;VITIS_LOOP_116_10&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:119) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:120)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_116_10&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_4_write_ln116&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:116) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:116 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:116) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:116 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln116&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:116) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_4_write_ln116&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:116) of variable &apos;add_ln116&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:116 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:116 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 930.805 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 930.805 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_124_11&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos; (loop &apos;VITIS_LOOP_124_11&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:127) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:128)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos; (loop &apos;VITIS_LOOP_124_11&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:127) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:128)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos; (loop &apos;VITIS_LOOP_124_11&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:127) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:128)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos; (loop &apos;VITIS_LOOP_124_11&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:127) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:128)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos; (loop &apos;VITIS_LOOP_124_11&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:127) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:128)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos; (loop &apos;VITIS_LOOP_124_11&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:127) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:128)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos; (loop &apos;VITIS_LOOP_124_11&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:127) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:128)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_124_11&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_8_write_ln124&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:124) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:124 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:124) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:124 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln124&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:124) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_8_write_ln124&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:124) of variable &apos;add_ln124&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:124 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:124 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 931.496 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 931.496 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_132_12&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos; (loop &apos;VITIS_LOOP_132_12&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:135) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:136)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos; (loop &apos;VITIS_LOOP_132_12&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:135) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:136)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos; (loop &apos;VITIS_LOOP_132_12&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:135) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:136)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos; (loop &apos;VITIS_LOOP_132_12&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:135) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:136)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos; (loop &apos;VITIS_LOOP_132_12&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:135) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:136)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos; (loop &apos;VITIS_LOOP_132_12&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:135) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:136)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos; (loop &apos;VITIS_LOOP_132_12&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:135) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:136)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_132_12&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_13_write_ln132&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:132) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:132 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:132) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:132 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln132&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:132) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_13_write_ln132&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:132) of variable &apos;add_ln132&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:132 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:132 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 932.227 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 932.227 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_140_13&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos; (loop &apos;VITIS_LOOP_140_13&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:143) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:144)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos; (loop &apos;VITIS_LOOP_140_13&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:143) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:144)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos; (loop &apos;VITIS_LOOP_140_13&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:143) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:144)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos; (loop &apos;VITIS_LOOP_140_13&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:143) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:144)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos; (loop &apos;VITIS_LOOP_140_13&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:143) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:144)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos; (loop &apos;VITIS_LOOP_140_13&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:143) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:144)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos; (loop &apos;VITIS_LOOP_140_13&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:143) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:144)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_140_13&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_19_write_ln140&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:140) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:140 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:140) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:140 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln140&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:140) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_19_write_ln140&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:140) of variable &apos;add_ln140&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:140 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:140 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 932.801 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 932.801 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_148_14&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos; (loop &apos;VITIS_LOOP_148_14&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:151) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:152)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos; (loop &apos;VITIS_LOOP_148_14&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:151) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:152)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos; (loop &apos;VITIS_LOOP_148_14&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:151) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:152)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos; (loop &apos;VITIS_LOOP_148_14&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:151) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:152)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos; (loop &apos;VITIS_LOOP_148_14&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:151) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:152)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos; (loop &apos;VITIS_LOOP_148_14&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:151) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:152)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos; (loop &apos;VITIS_LOOP_148_14&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:151) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:152)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_148_14&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_26_write_ln148&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:148) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:148 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:148) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:148 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln148&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:148) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_26_write_ln148&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:148) of variable &apos;add_ln148&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:148 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:148 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 933.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 933.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_156_15&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos; (loop &apos;VITIS_LOOP_156_15&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:159) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:160)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos; (loop &apos;VITIS_LOOP_156_15&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:159) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:160)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos; (loop &apos;VITIS_LOOP_156_15&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:159) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:160)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos; (loop &apos;VITIS_LOOP_156_15&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:159) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:160)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos; (loop &apos;VITIS_LOOP_156_15&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:159) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:160)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos; (loop &apos;VITIS_LOOP_156_15&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:159) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:160)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos; (loop &apos;VITIS_LOOP_156_15&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:159) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:160)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_156_15&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_34_write_ln156&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:156) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:156 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:156) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:156 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln156&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:156) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_34_write_ln156&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:156) of variable &apos;add_ln156&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:156 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:156 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 934.180 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 934.180 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_164_16&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos; (loop &apos;VITIS_LOOP_164_16&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:167) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:168)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos; (loop &apos;VITIS_LOOP_164_16&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:167) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:168)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos; (loop &apos;VITIS_LOOP_164_16&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:167) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:168)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos; (loop &apos;VITIS_LOOP_164_16&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:167) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:168)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos; (loop &apos;VITIS_LOOP_164_16&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:167) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:168)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos; (loop &apos;VITIS_LOOP_164_16&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:167) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:168)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos; (loop &apos;VITIS_LOOP_164_16&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:167) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:168)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_164_16&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln164&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:164) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:164 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:164) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:164 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln164&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:164) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln164&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:164) of variable &apos;add_ln164&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:164 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:164 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 934.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 934.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_176_17&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos; (loop &apos;VITIS_LOOP_176_17&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:179) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:180)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos; (loop &apos;VITIS_LOOP_176_17&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:179) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:180)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos; (loop &apos;VITIS_LOOP_176_17&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:179) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:180)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos; (loop &apos;VITIS_LOOP_176_17&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:179) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:180)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos; (loop &apos;VITIS_LOOP_176_17&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:179) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:180)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos; (loop &apos;VITIS_LOOP_176_17&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:179) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:180)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos; (loop &apos;VITIS_LOOP_176_17&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:179) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:180)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_176_17&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_3_write_ln176&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln176&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_3_write_ln176&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176) of variable &apos;add_ln176&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 935.605 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 935.605 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_184_18&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos; (loop &apos;VITIS_LOOP_184_18&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:187) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:188)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos; (loop &apos;VITIS_LOOP_184_18&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:187) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:188)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos; (loop &apos;VITIS_LOOP_184_18&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:187) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:188)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos; (loop &apos;VITIS_LOOP_184_18&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:187) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:188)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos; (loop &apos;VITIS_LOOP_184_18&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:187) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:188)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos; (loop &apos;VITIS_LOOP_184_18&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:187) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:188)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos; (loop &apos;VITIS_LOOP_184_18&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:187) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:188)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_184_18&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_7_write_ln184&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:184) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:184 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:184) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:184 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln184&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:184) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_7_write_ln184&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:184) of variable &apos;add_ln184&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:184 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:184 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 936.121 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 936.121 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_192_19&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos; (loop &apos;VITIS_LOOP_192_19&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:195) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:196)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos; (loop &apos;VITIS_LOOP_192_19&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:195) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:196)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos; (loop &apos;VITIS_LOOP_192_19&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:195) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:196)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos; (loop &apos;VITIS_LOOP_192_19&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:195) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:196)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos; (loop &apos;VITIS_LOOP_192_19&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:195) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:196)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos; (loop &apos;VITIS_LOOP_192_19&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:195) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:196)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos; (loop &apos;VITIS_LOOP_192_19&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:195) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:196)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_192_19&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_12_write_ln192&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:192) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:192 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:192) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:192 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln192&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:192) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_12_write_ln192&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:192) of variable &apos;add_ln192&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:192 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:192 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 936.973 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 936.973 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_200_20&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos; (loop &apos;VITIS_LOOP_200_20&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:203) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:204)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos; (loop &apos;VITIS_LOOP_200_20&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:203) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:204)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos; (loop &apos;VITIS_LOOP_200_20&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:203) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:204)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos; (loop &apos;VITIS_LOOP_200_20&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:203) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:204)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos; (loop &apos;VITIS_LOOP_200_20&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:203) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:204)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos; (loop &apos;VITIS_LOOP_200_20&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:203) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:204)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos; (loop &apos;VITIS_LOOP_200_20&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:203) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:204)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_200_20&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_18_write_ln200&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:200) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:200 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:200) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:200 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln200&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:200) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_18_write_ln200&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:200) of variable &apos;add_ln200&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:200 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:200 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 937.469 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 937.469 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_208_21&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos; (loop &apos;VITIS_LOOP_208_21&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:211) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:212)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos; (loop &apos;VITIS_LOOP_208_21&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:211) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:212)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos; (loop &apos;VITIS_LOOP_208_21&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:211) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:212)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos; (loop &apos;VITIS_LOOP_208_21&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:211) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:212)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos; (loop &apos;VITIS_LOOP_208_21&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:211) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:212)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos; (loop &apos;VITIS_LOOP_208_21&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:211) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:212)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos; (loop &apos;VITIS_LOOP_208_21&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:211) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:212)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_208_21&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_25_write_ln208&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:208) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:208 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:208) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:208 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln208&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:208) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_25_write_ln208&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:208) of variable &apos;add_ln208&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:208 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:208 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 938.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 938.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_216_22&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos; (loop &apos;VITIS_LOOP_216_22&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:219) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:220)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos; (loop &apos;VITIS_LOOP_216_22&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:219) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:220)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos; (loop &apos;VITIS_LOOP_216_22&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:219) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:220)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos; (loop &apos;VITIS_LOOP_216_22&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:219) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:220)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos; (loop &apos;VITIS_LOOP_216_22&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:219) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:220)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos; (loop &apos;VITIS_LOOP_216_22&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:219) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:220)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos; (loop &apos;VITIS_LOOP_216_22&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:219) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:220)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_216_22&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_33_write_ln216&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:216) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:216 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:216) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:216 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln216&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:216) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_33_write_ln216&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:216) of variable &apos;add_ln216&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:216 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:216 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 939.117 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 939.117 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_224_23&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos; (loop &apos;VITIS_LOOP_224_23&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:227) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:228)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos; (loop &apos;VITIS_LOOP_224_23&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:227) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:228)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos; (loop &apos;VITIS_LOOP_224_23&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:227) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:228)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos; (loop &apos;VITIS_LOOP_224_23&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:227) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:228)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos; (loop &apos;VITIS_LOOP_224_23&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:227) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:228)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos; (loop &apos;VITIS_LOOP_224_23&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:227) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:228)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos; (loop &apos;VITIS_LOOP_224_23&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:227) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:228)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_224_23&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln224&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:224) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:224 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:224) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:224 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln224&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:224) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln224&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:224) of variable &apos;add_ln224&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:224 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:224 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 939.570 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 939.570 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_232_24&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos; (loop &apos;VITIS_LOOP_232_24&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:235) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:236)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos; (loop &apos;VITIS_LOOP_232_24&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:235) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:236)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos; (loop &apos;VITIS_LOOP_232_24&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:235) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:236)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos; (loop &apos;VITIS_LOOP_232_24&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:235) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:236)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos; (loop &apos;VITIS_LOOP_232_24&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:235) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:236)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos; (loop &apos;VITIS_LOOP_232_24&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:235) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:236)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos; (loop &apos;VITIS_LOOP_232_24&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:235) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:236)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_232_24&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln232&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:232) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:232 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:232) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:232 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln232&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:232) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln232&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:232) of variable &apos;add_ln232&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:232 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:232 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 940.180 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 940.180 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_244_25&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos; (loop &apos;VITIS_LOOP_244_25&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:247) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:248)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos; (loop &apos;VITIS_LOOP_244_25&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:247) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:248)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos; (loop &apos;VITIS_LOOP_244_25&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:247) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:248)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos; (loop &apos;VITIS_LOOP_244_25&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:247) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:248)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos; (loop &apos;VITIS_LOOP_244_25&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:247) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:248)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos; (loop &apos;VITIS_LOOP_244_25&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:247) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:248)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos; (loop &apos;VITIS_LOOP_244_25&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:247) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:248)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_244_25&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_6_write_ln244&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln244&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_6_write_ln244&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244) of variable &apos;add_ln244&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 940.844 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 940.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_252_26&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos; (loop &apos;VITIS_LOOP_252_26&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos; (loop &apos;VITIS_LOOP_252_26&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos; (loop &apos;VITIS_LOOP_252_26&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos; (loop &apos;VITIS_LOOP_252_26&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos; (loop &apos;VITIS_LOOP_252_26&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos; (loop &apos;VITIS_LOOP_252_26&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos; (loop &apos;VITIS_LOOP_252_26&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:255) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:256)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_252_26&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_11_write_ln252&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln252&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_11_write_ln252&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252) of variable &apos;add_ln252&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 941.559 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 941.559 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_260_27&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos; (loop &apos;VITIS_LOOP_260_27&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:263) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:264)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos; (loop &apos;VITIS_LOOP_260_27&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:263) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:264)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos; (loop &apos;VITIS_LOOP_260_27&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:263) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:264)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos; (loop &apos;VITIS_LOOP_260_27&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:263) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:264)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos; (loop &apos;VITIS_LOOP_260_27&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:263) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:264)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos; (loop &apos;VITIS_LOOP_260_27&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:263) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:264)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos; (loop &apos;VITIS_LOOP_260_27&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:263) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:264)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_260_27&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_17_write_ln260&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:260) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:260 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:260) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:260 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln260&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:260) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_17_write_ln260&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:260) of variable &apos;add_ln260&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:260 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:260 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 942.285 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 942.285 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_268_28&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos; (loop &apos;VITIS_LOOP_268_28&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:271) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:272)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos; (loop &apos;VITIS_LOOP_268_28&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:271) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:272)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos; (loop &apos;VITIS_LOOP_268_28&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:271) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:272)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos; (loop &apos;VITIS_LOOP_268_28&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:271) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:272)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos; (loop &apos;VITIS_LOOP_268_28&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:271) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:272)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos; (loop &apos;VITIS_LOOP_268_28&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:271) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:272)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos; (loop &apos;VITIS_LOOP_268_28&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:271) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:272)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_268_28&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_24_write_ln268&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:268) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:268 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:268) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:268 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln268&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:268) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_24_write_ln268&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:268) of variable &apos;add_ln268&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:268 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:268 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 942.941 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 942.941 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_276_29&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos; (loop &apos;VITIS_LOOP_276_29&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:279) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:280)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos; (loop &apos;VITIS_LOOP_276_29&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:279) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:280)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos; (loop &apos;VITIS_LOOP_276_29&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:279) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:280)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos; (loop &apos;VITIS_LOOP_276_29&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:279) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:280)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos; (loop &apos;VITIS_LOOP_276_29&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:279) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:280)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos; (loop &apos;VITIS_LOOP_276_29&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:279) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:280)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos; (loop &apos;VITIS_LOOP_276_29&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:279) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:280)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_276_29&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_32_write_ln276&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:276) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:276 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:276) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:276 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln276&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:276) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_32_write_ln276&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:276) of variable &apos;add_ln276&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:276 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:276 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 943.586 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 943.586 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_284_30&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos; (loop &apos;VITIS_LOOP_284_30&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:287) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:288)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos; (loop &apos;VITIS_LOOP_284_30&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:287) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:288)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos; (loop &apos;VITIS_LOOP_284_30&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:287) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:288)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos; (loop &apos;VITIS_LOOP_284_30&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:287) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:288)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos; (loop &apos;VITIS_LOOP_284_30&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:287) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:288)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos; (loop &apos;VITIS_LOOP_284_30&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:287) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:288)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos; (loop &apos;VITIS_LOOP_284_30&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:287) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:288)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_284_30&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln284&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:284) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:284 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:284) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:284 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln284&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:284) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln284&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:284) of variable &apos;add_ln284&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:284 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:284 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 944.277 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 944.277 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_292_31&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos; (loop &apos;VITIS_LOOP_292_31&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:295) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:296)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos; (loop &apos;VITIS_LOOP_292_31&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:295) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:296)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos; (loop &apos;VITIS_LOOP_292_31&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:295) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:296)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos; (loop &apos;VITIS_LOOP_292_31&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:295) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:296)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos; (loop &apos;VITIS_LOOP_292_31&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:295) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:296)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos; (loop &apos;VITIS_LOOP_292_31&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:295) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:296)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos; (loop &apos;VITIS_LOOP_292_31&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:295) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:296)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_292_31&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln292&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:292) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:292 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:292) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:292 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln292&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:292) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln292&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:292) of variable &apos;add_ln292&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:292 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:292 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 944.934 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 944.934 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_300_32&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos; (loop &apos;VITIS_LOOP_300_32&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:303) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:304)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos; (loop &apos;VITIS_LOOP_300_32&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:303) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:304)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos; (loop &apos;VITIS_LOOP_300_32&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:303) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:304)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos; (loop &apos;VITIS_LOOP_300_32&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:303) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:304)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos; (loop &apos;VITIS_LOOP_300_32&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:303) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:304)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos; (loop &apos;VITIS_LOOP_300_32&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:303) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:304)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos; (loop &apos;VITIS_LOOP_300_32&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:303) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:304)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_300_32&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln300&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:300) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:300 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:300) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:300 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln300&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:300) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln300&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:300) of variable &apos;add_ln300&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:300 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:300 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 945.594 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 945.594 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_312_33&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos; (loop &apos;VITIS_LOOP_312_33&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:315) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:316)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos; (loop &apos;VITIS_LOOP_312_33&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:315) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:316)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos; (loop &apos;VITIS_LOOP_312_33&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:315) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:316)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos; (loop &apos;VITIS_LOOP_312_33&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:315) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:316)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos; (loop &apos;VITIS_LOOP_312_33&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:315) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:316)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos; (loop &apos;VITIS_LOOP_312_33&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:315) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:316)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos; (loop &apos;VITIS_LOOP_312_33&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:315) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:316)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_312_33&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_10_write_ln312&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln312&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_10_write_ln312&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312) of variable &apos;add_ln312&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 946.254 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 946.254 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_320_34&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos; (loop &apos;VITIS_LOOP_320_34&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:323) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:324)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos; (loop &apos;VITIS_LOOP_320_34&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:323) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:324)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos; (loop &apos;VITIS_LOOP_320_34&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:323) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:324)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos; (loop &apos;VITIS_LOOP_320_34&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:323) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:324)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos; (loop &apos;VITIS_LOOP_320_34&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:323) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:324)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos; (loop &apos;VITIS_LOOP_320_34&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:323) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:324)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos; (loop &apos;VITIS_LOOP_320_34&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:323) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:324)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_320_34&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_16_write_ln320&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:320) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:320 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:320) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:320 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln320&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:320) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_16_write_ln320&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:320) of variable &apos;add_ln320&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:320 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:320 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 947.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 947.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_328_35&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos; (loop &apos;VITIS_LOOP_328_35&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:331) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos; (loop &apos;VITIS_LOOP_328_35&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:331) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos; (loop &apos;VITIS_LOOP_328_35&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:331) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos; (loop &apos;VITIS_LOOP_328_35&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:331) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos; (loop &apos;VITIS_LOOP_328_35&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:331) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos; (loop &apos;VITIS_LOOP_328_35&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:331) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos; (loop &apos;VITIS_LOOP_328_35&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:331) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_328_35&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_23_write_ln328&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:328) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:328 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:328) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:328 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln328&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:328) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_23_write_ln328&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:328) of variable &apos;add_ln328&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:328 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:328 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 947.652 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 947.652 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_336_36&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos; (loop &apos;VITIS_LOOP_336_36&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:339) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:340)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos; (loop &apos;VITIS_LOOP_336_36&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:339) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:340)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos; (loop &apos;VITIS_LOOP_336_36&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:339) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:340)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos; (loop &apos;VITIS_LOOP_336_36&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:339) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:340)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos; (loop &apos;VITIS_LOOP_336_36&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:339) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:340)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos; (loop &apos;VITIS_LOOP_336_36&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:339) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:340)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos; (loop &apos;VITIS_LOOP_336_36&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:339) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:340)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_336_36&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_31_write_ln336&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:336) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:336 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:336) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:336 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln336&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:336) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_31_write_ln336&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:336) of variable &apos;add_ln336&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:336 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:336 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 948.336 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 948.336 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_344_37&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos; (loop &apos;VITIS_LOOP_344_37&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:347) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:348)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos; (loop &apos;VITIS_LOOP_344_37&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:347) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:348)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos; (loop &apos;VITIS_LOOP_344_37&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:347) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:348)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos; (loop &apos;VITIS_LOOP_344_37&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:347) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:348)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos; (loop &apos;VITIS_LOOP_344_37&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:347) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:348)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos; (loop &apos;VITIS_LOOP_344_37&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:347) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:348)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos; (loop &apos;VITIS_LOOP_344_37&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:347) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:348)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_344_37&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln344&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:344) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:344 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:344) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:344 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln344&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:344) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln344&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:344) of variable &apos;add_ln344&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:344 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:344 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 949.031 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 949.031 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_352_38&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos; (loop &apos;VITIS_LOOP_352_38&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:355) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:356)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos; (loop &apos;VITIS_LOOP_352_38&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:355) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:356)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos; (loop &apos;VITIS_LOOP_352_38&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:355) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:356)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos; (loop &apos;VITIS_LOOP_352_38&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:355) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:356)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos; (loop &apos;VITIS_LOOP_352_38&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:355) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:356)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos; (loop &apos;VITIS_LOOP_352_38&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:355) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:356)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos; (loop &apos;VITIS_LOOP_352_38&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:355) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:356)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_352_38&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln352&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:352) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:352 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:352) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:352 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln352&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:352) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln352&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:352) of variable &apos;add_ln352&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:352 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:352 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 949.648 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 949.648 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_360_39&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos; (loop &apos;VITIS_LOOP_360_39&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:363) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:364)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos; (loop &apos;VITIS_LOOP_360_39&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:363) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:364)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos; (loop &apos;VITIS_LOOP_360_39&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:363) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:364)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos; (loop &apos;VITIS_LOOP_360_39&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:363) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:364)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos; (loop &apos;VITIS_LOOP_360_39&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:363) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:364)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos; (loop &apos;VITIS_LOOP_360_39&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:363) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:364)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos; (loop &apos;VITIS_LOOP_360_39&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:363) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:364)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_360_39&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln360&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:360) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:360 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:360) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:360 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln360&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:360) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln360&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:360) of variable &apos;add_ln360&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:360 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:360 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 950.309 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 950.309 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_368_40&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos; (loop &apos;VITIS_LOOP_368_40&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:371) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:372)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos; (loop &apos;VITIS_LOOP_368_40&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:371) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:372)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos; (loop &apos;VITIS_LOOP_368_40&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:371) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:372)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos; (loop &apos;VITIS_LOOP_368_40&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:371) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:372)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos; (loop &apos;VITIS_LOOP_368_40&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:371) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:372)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos; (loop &apos;VITIS_LOOP_368_40&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:371) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:372)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos; (loop &apos;VITIS_LOOP_368_40&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:371) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:372)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_368_40&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln368&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:368) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:368 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:368) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:368 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln368&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:368) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln368&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:368) of variable &apos;add_ln368&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:368 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:368 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 951.031 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 951.031 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_380_41&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos; (loop &apos;VITIS_LOOP_380_41&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:383) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:384)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos; (loop &apos;VITIS_LOOP_380_41&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:383) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:384)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos; (loop &apos;VITIS_LOOP_380_41&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:383) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:384)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos; (loop &apos;VITIS_LOOP_380_41&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:383) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:384)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos; (loop &apos;VITIS_LOOP_380_41&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:383) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:384)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos; (loop &apos;VITIS_LOOP_380_41&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:383) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:384)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos; (loop &apos;VITIS_LOOP_380_41&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:383) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:384)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_380_41&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_15_write_ln380&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln380&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_15_write_ln380&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380) of variable &apos;add_ln380&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 951.719 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 951.719 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_388_42&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos; (loop &apos;VITIS_LOOP_388_42&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:391) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:392)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos; (loop &apos;VITIS_LOOP_388_42&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:391) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:392)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos; (loop &apos;VITIS_LOOP_388_42&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:391) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:392)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos; (loop &apos;VITIS_LOOP_388_42&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:391) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:392)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos; (loop &apos;VITIS_LOOP_388_42&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:391) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:392)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos; (loop &apos;VITIS_LOOP_388_42&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:391) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:392)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos; (loop &apos;VITIS_LOOP_388_42&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:391) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:392)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_388_42&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_22_write_ln388&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:388) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:388 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:388) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:388 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln388&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:388) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_22_write_ln388&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:388) of variable &apos;add_ln388&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:388 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:388 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 952.379 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 952.379 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_396_43&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos; (loop &apos;VITIS_LOOP_396_43&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:399) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:400)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos; (loop &apos;VITIS_LOOP_396_43&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:399) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:400)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos; (loop &apos;VITIS_LOOP_396_43&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:399) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:400)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos; (loop &apos;VITIS_LOOP_396_43&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:399) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:400)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos; (loop &apos;VITIS_LOOP_396_43&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:399) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:400)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos; (loop &apos;VITIS_LOOP_396_43&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:399) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:400)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos; (loop &apos;VITIS_LOOP_396_43&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:399) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:400)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_396_43&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln396&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:396) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:396 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:396) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:396 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln396&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:396) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln396&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:396) of variable &apos;add_ln396&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:396 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:396 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 953.023 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 953.023 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_404_44&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos; (loop &apos;VITIS_LOOP_404_44&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:407) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:408)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos; (loop &apos;VITIS_LOOP_404_44&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:407) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:408)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos; (loop &apos;VITIS_LOOP_404_44&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:407) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:408)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos; (loop &apos;VITIS_LOOP_404_44&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:407) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:408)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos; (loop &apos;VITIS_LOOP_404_44&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:407) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:408)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos; (loop &apos;VITIS_LOOP_404_44&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:407) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:408)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos; (loop &apos;VITIS_LOOP_404_44&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:407) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:408)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_404_44&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln404&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:404) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:404 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:404) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:404 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln404&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:404) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln404&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:404) of variable &apos;add_ln404&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:404 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:404 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 953.688 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 953.688 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_412_45&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos; (loop &apos;VITIS_LOOP_412_45&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:415) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:416)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos; (loop &apos;VITIS_LOOP_412_45&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:415) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:416)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos; (loop &apos;VITIS_LOOP_412_45&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:415) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:416)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos; (loop &apos;VITIS_LOOP_412_45&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:415) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:416)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos; (loop &apos;VITIS_LOOP_412_45&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:415) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:416)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos; (loop &apos;VITIS_LOOP_412_45&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:415) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:416)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos; (loop &apos;VITIS_LOOP_412_45&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:415) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:416)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_412_45&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln412&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:412) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:412 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:412) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:412 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln412&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:412) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln412&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:412) of variable &apos;add_ln412&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:412 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:412 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 954.477 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 954.477 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_420_46&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos; (loop &apos;VITIS_LOOP_420_46&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:423) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:424)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos; (loop &apos;VITIS_LOOP_420_46&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:423) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:424)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos; (loop &apos;VITIS_LOOP_420_46&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:423) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:424)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos; (loop &apos;VITIS_LOOP_420_46&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:423) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:424)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos; (loop &apos;VITIS_LOOP_420_46&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:423) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:424)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos; (loop &apos;VITIS_LOOP_420_46&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:423) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:424)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos; (loop &apos;VITIS_LOOP_420_46&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:423) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:424)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_420_46&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln420&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:420) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:420 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:420) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:420 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln420&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:420) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln420&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:420) of variable &apos;add_ln420&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:420 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:420 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 955.555 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 955.562 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_428_47&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos; (loop &apos;VITIS_LOOP_428_47&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:431) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:432)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos; (loop &apos;VITIS_LOOP_428_47&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:431) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:432)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos; (loop &apos;VITIS_LOOP_428_47&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:431) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:432)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos; (loop &apos;VITIS_LOOP_428_47&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:431) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:432)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos; (loop &apos;VITIS_LOOP_428_47&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:431) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:432)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos; (loop &apos;VITIS_LOOP_428_47&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:431) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:432)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos; (loop &apos;VITIS_LOOP_428_47&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:431) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:432)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_428_47&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln428&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:428) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:428 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:428) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:428 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln428&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:428) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln428&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:428) of variable &apos;add_ln428&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:428 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:428 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 956.508 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 956.508 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_436_48&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos; (loop &apos;VITIS_LOOP_436_48&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:439) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:440)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos; (loop &apos;VITIS_LOOP_436_48&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:439) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:440)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos; (loop &apos;VITIS_LOOP_436_48&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:439) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:440)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos; (loop &apos;VITIS_LOOP_436_48&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:439) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:440)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos; (loop &apos;VITIS_LOOP_436_48&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:439) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:440)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos; (loop &apos;VITIS_LOOP_436_48&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:439) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:440)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos; (loop &apos;VITIS_LOOP_436_48&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:439) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:440)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_436_48&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln436&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:436) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:436 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:436) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:436 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln436&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:436) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln436&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:436) of variable &apos;add_ln436&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:436 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:436 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 956.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 956.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_448_49&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos; (loop &apos;VITIS_LOOP_448_49&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:451) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:452)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos; (loop &apos;VITIS_LOOP_448_49&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:451) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:452)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos; (loop &apos;VITIS_LOOP_448_49&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:451) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:452)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos; (loop &apos;VITIS_LOOP_448_49&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:451) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:452)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos; (loop &apos;VITIS_LOOP_448_49&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:451) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:452)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos; (loop &apos;VITIS_LOOP_448_49&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:451) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:452)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos; (loop &apos;VITIS_LOOP_448_49&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:451) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:452)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_448_49&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln448&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln448&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln448&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448) of variable &apos;add_ln448&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 957.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 957.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_456_50&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos; (loop &apos;VITIS_LOOP_456_50&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:459) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:460)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos; (loop &apos;VITIS_LOOP_456_50&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:459) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:460)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos; (loop &apos;VITIS_LOOP_456_50&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:459) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:460)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos; (loop &apos;VITIS_LOOP_456_50&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:459) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:460)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos; (loop &apos;VITIS_LOOP_456_50&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:459) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:460)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos; (loop &apos;VITIS_LOOP_456_50&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:459) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:460)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos; (loop &apos;VITIS_LOOP_456_50&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:459) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:460)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_456_50&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln456&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:456) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:456 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:456) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:456 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln456&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:456) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln456&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:456) of variable &apos;add_ln456&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:456 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:456 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 958.238 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 958.238 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_464_51&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos; (loop &apos;VITIS_LOOP_464_51&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:467) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:468)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos; (loop &apos;VITIS_LOOP_464_51&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:467) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:468)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos; (loop &apos;VITIS_LOOP_464_51&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:467) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:468)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos; (loop &apos;VITIS_LOOP_464_51&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:467) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:468)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos; (loop &apos;VITIS_LOOP_464_51&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:467) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:468)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos; (loop &apos;VITIS_LOOP_464_51&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:467) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:468)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos; (loop &apos;VITIS_LOOP_464_51&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:467) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:468)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_464_51&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln464&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:464) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:464 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:464) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:464 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln464&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:464) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln464&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:464) of variable &apos;add_ln464&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:464 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:464 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 958.949 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 958.949 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_472_52&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos; (loop &apos;VITIS_LOOP_472_52&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:475) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:476)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos; (loop &apos;VITIS_LOOP_472_52&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:475) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:476)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos; (loop &apos;VITIS_LOOP_472_52&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:475) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:476)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos; (loop &apos;VITIS_LOOP_472_52&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:475) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:476)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos; (loop &apos;VITIS_LOOP_472_52&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:475) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:476)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos; (loop &apos;VITIS_LOOP_472_52&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:475) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:476)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos; (loop &apos;VITIS_LOOP_472_52&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:475) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:476)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_472_52&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln472&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:472) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:472 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:472) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:472 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln472&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:472) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln472&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:472) of variable &apos;add_ln472&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:472 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:472 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 960.594 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 960.594 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_480_53&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos; (loop &apos;VITIS_LOOP_480_53&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:483) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:484)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos; (loop &apos;VITIS_LOOP_480_53&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:483) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:484)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos; (loop &apos;VITIS_LOOP_480_53&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:483) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:484)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos; (loop &apos;VITIS_LOOP_480_53&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:483) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:484)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos; (loop &apos;VITIS_LOOP_480_53&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:483) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:484)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos; (loop &apos;VITIS_LOOP_480_53&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:483) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:484)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos; (loop &apos;VITIS_LOOP_480_53&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:483) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:484)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_480_53&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln480&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:480) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:480 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:480) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:480 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln480&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:480) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln480&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:480) of variable &apos;add_ln480&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:480 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:480 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 961.254 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 961.254 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_488_54&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos; (loop &apos;VITIS_LOOP_488_54&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:491) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:492)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos; (loop &apos;VITIS_LOOP_488_54&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:491) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:492)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos; (loop &apos;VITIS_LOOP_488_54&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:491) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:492)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos; (loop &apos;VITIS_LOOP_488_54&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:491) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:492)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos; (loop &apos;VITIS_LOOP_488_54&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:491) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:492)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos; (loop &apos;VITIS_LOOP_488_54&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:491) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:492)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos; (loop &apos;VITIS_LOOP_488_54&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:491) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:492)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_488_54&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln488&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:488) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:488 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:488) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:488 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln488&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:488) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln488&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:488) of variable &apos;add_ln488&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:488 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:488 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 961.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 961.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_496_55&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos; (loop &apos;VITIS_LOOP_496_55&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:499) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:500)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos; (loop &apos;VITIS_LOOP_496_55&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:499) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:500)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos; (loop &apos;VITIS_LOOP_496_55&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:499) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:500)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos; (loop &apos;VITIS_LOOP_496_55&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:499) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:500)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos; (loop &apos;VITIS_LOOP_496_55&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:499) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:500)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos; (loop &apos;VITIS_LOOP_496_55&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:499) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:500)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos; (loop &apos;VITIS_LOOP_496_55&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:499) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:500)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_496_55&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln496&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:496) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:496 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:496) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:496 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln496&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:496) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln496&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:496) of variable &apos;add_ln496&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:496 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:496 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 962.438 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 962.688 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_504_56&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos; (loop &apos;VITIS_LOOP_504_56&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:507) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:508)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos; (loop &apos;VITIS_LOOP_504_56&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:507) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:508)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos; (loop &apos;VITIS_LOOP_504_56&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:507) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:508)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos; (loop &apos;VITIS_LOOP_504_56&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:507) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:508)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos; (loop &apos;VITIS_LOOP_504_56&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:507) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:508)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos; (loop &apos;VITIS_LOOP_504_56&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:507) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:508)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos; (loop &apos;VITIS_LOOP_504_56&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:507) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:508)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_504_56&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln504&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:504) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:504 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:504) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:504 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln504&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:504) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln504&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:504) of variable &apos;add_ln504&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:504 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:504 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 963.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 963.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_516_57&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos; (loop &apos;VITIS_LOOP_516_57&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:519) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:520)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos; (loop &apos;VITIS_LOOP_516_57&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:519) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:520)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos; (loop &apos;VITIS_LOOP_516_57&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:519) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:520)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos; (loop &apos;VITIS_LOOP_516_57&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:519) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:520)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos; (loop &apos;VITIS_LOOP_516_57&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:519) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:520)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos; (loop &apos;VITIS_LOOP_516_57&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:519) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:520)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos; (loop &apos;VITIS_LOOP_516_57&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:519) and &apos;fadd&apos; operation 32 bit (&apos;s_0&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:520)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_516_57&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln516&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln516&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln516&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516) of variable &apos;add_ln516&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 964.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 964.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_524_58&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos; (loop &apos;VITIS_LOOP_524_58&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:527) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:528)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos; (loop &apos;VITIS_LOOP_524_58&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:527) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:528)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos; (loop &apos;VITIS_LOOP_524_58&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:527) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:528)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos; (loop &apos;VITIS_LOOP_524_58&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:527) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:528)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos; (loop &apos;VITIS_LOOP_524_58&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:527) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:528)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos; (loop &apos;VITIS_LOOP_524_58&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:527) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:528)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos; (loop &apos;VITIS_LOOP_524_58&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:527) and &apos;fadd&apos; operation 32 bit (&apos;s_1&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:528)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_524_58&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln524&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:524) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:524 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:524) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:524 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln524&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:524) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln524&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:524) of variable &apos;add_ln524&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:524 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:524 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 964.664 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 964.664 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_532_59&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos; (loop &apos;VITIS_LOOP_532_59&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:535) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:536)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos; (loop &apos;VITIS_LOOP_532_59&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:535) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:536)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos; (loop &apos;VITIS_LOOP_532_59&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:535) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:536)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos; (loop &apos;VITIS_LOOP_532_59&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:535) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:536)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos; (loop &apos;VITIS_LOOP_532_59&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:535) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:536)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos; (loop &apos;VITIS_LOOP_532_59&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:535) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:536)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos; (loop &apos;VITIS_LOOP_532_59&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:535) and &apos;fadd&apos; operation 32 bit (&apos;s_2&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:536)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_532_59&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln532&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:532) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:532 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:532) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:532 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln532&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:532) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln532&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:532) of variable &apos;add_ln532&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:532 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:532 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 965.301 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 965.301 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_540_60&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos; (loop &apos;VITIS_LOOP_540_60&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:543) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:544)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos; (loop &apos;VITIS_LOOP_540_60&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:543) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:544)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos; (loop &apos;VITIS_LOOP_540_60&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:543) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:544)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos; (loop &apos;VITIS_LOOP_540_60&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:543) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:544)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos; (loop &apos;VITIS_LOOP_540_60&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:543) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:544)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos; (loop &apos;VITIS_LOOP_540_60&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:543) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:544)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos; (loop &apos;VITIS_LOOP_540_60&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:543) and &apos;fadd&apos; operation 32 bit (&apos;s_3&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:544)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_540_60&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln540&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:540) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:540 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:540) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:540 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln540&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:540) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln540&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:540) of variable &apos;add_ln540&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:540 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:540 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 966.055 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 966.055 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_548_61&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos; (loop &apos;VITIS_LOOP_548_61&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:551) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:552)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos; (loop &apos;VITIS_LOOP_548_61&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:551) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:552)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos; (loop &apos;VITIS_LOOP_548_61&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:551) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:552)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos; (loop &apos;VITIS_LOOP_548_61&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:551) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:552)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos; (loop &apos;VITIS_LOOP_548_61&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:551) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:552)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos; (loop &apos;VITIS_LOOP_548_61&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:551) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:552)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos; (loop &apos;VITIS_LOOP_548_61&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:551) and &apos;fadd&apos; operation 32 bit (&apos;s_4&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:552)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_548_61&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln548&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:548) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:548 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:548) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:548 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln548&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:548) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln548&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:548) of variable &apos;add_ln548&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:548 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:548 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 966.703 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 966.703 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_556_62&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos; (loop &apos;VITIS_LOOP_556_62&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:559) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:560)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos; (loop &apos;VITIS_LOOP_556_62&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:559) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:560)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos; (loop &apos;VITIS_LOOP_556_62&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:559) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:560)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos; (loop &apos;VITIS_LOOP_556_62&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:559) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:560)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos; (loop &apos;VITIS_LOOP_556_62&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:559) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:560)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos; (loop &apos;VITIS_LOOP_556_62&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:559) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:560)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos; (loop &apos;VITIS_LOOP_556_62&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:559) and &apos;fadd&apos; operation 32 bit (&apos;s_5&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:560)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_556_62&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln556&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:556) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:556 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:556) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:556 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln556&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:556) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln556&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:556) of variable &apos;add_ln556&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:556 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:556 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 967.379 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 967.379 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_564_63&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos; (loop &apos;VITIS_LOOP_564_63&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:567) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:568)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos; (loop &apos;VITIS_LOOP_564_63&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:567) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:568)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos; (loop &apos;VITIS_LOOP_564_63&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:567) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:568)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos; (loop &apos;VITIS_LOOP_564_63&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:567) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:568)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos; (loop &apos;VITIS_LOOP_564_63&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:567) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:568)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos; (loop &apos;VITIS_LOOP_564_63&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:567) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:568)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos; (loop &apos;VITIS_LOOP_564_63&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:567) and &apos;fadd&apos; operation 32 bit (&apos;s_6&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:568)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_564_63&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln564&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:564) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:564 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:564) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:564 [13]  (0.000 ns)
	&apos;add&apos; operation 14 bit (&apos;add_ln564&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:564) [15]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln564&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:564) of variable &apos;add_ln564&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:564 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:564 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 968.035 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 968.035 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_572_64&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos; (loop &apos;VITIS_LOOP_572_64&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:575) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:576)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos; (loop &apos;VITIS_LOOP_572_64&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:575) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:576)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos; (loop &apos;VITIS_LOOP_572_64&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:575) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:576)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos; (loop &apos;VITIS_LOOP_572_64&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:575) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:576)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos; (loop &apos;VITIS_LOOP_572_64&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:575) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:576)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos; (loop &apos;VITIS_LOOP_572_64&apos;): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:575) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:576)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos; (loop &apos;VITIS_LOOP_572_64&apos;): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between &apos;select&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:575) and &apos;fadd&apos; operation 32 bit (&apos;s_7&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:576)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 11, Depth = 22, loop &apos;VITIS_LOOP_572_64&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.988 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln572&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:572) of constant 0 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:572 [9]  (1.588 ns)
	&apos;load&apos; operation 14 bit (&apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:572) on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:572 [13]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln572&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:572) [14]  (1.812 ns)
	&apos;store&apos; operation 0 bit (&apos;j_write_ln572&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:572) of variable &apos;add_ln572&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:572 on local variable &apos;j&apos;, benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:572 [49]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 968.688 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 968.707 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matrixmult&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 972.402 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 972.402 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 973.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 973.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;p_rand&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;lfsr&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;p_rand&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 973.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_590_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_590_1&apos; pipeline &apos;VITIS_LOOP_590_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;uitofp_32ns_32_7_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_590_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 974.672 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_610_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_610_2&apos; pipeline &apos;VITIS_LOOP_610_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_610_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 979.203 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos; pipeline &apos;VITIS_LOOP_40_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_40_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 979.766 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos; pipeline &apos;VITIS_LOOP_48_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_48_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 981.453 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos; pipeline &apos;VITIS_LOOP_56_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_56_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 983.277 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos; pipeline &apos;VITIS_LOOP_64_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_64_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 984.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos; pipeline &apos;VITIS_LOOP_72_5&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_72_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 986.746 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos; pipeline &apos;VITIS_LOOP_80_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_80_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 988.480 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos; pipeline &apos;VITIS_LOOP_88_7&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_88_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 990.219 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos; pipeline &apos;VITIS_LOOP_96_8&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_96_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 991.984 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos; pipeline &apos;VITIS_LOOP_108_9&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_108_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 993.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos; pipeline &apos;VITIS_LOOP_116_10&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_116_10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 995.484 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos; pipeline &apos;VITIS_LOOP_124_11&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_124_11&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 997.191 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos; pipeline &apos;VITIS_LOOP_132_12&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_132_12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 998.961 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos; pipeline &apos;VITIS_LOOP_140_13&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_140_13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1000.668 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos; pipeline &apos;VITIS_LOOP_148_14&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_148_14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1002.434 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos; pipeline &apos;VITIS_LOOP_156_15&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_156_15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1004.184 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos; pipeline &apos;VITIS_LOOP_164_16&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_164_16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1005.922 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos; pipeline &apos;VITIS_LOOP_176_17&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_176_17&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1007.691 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos; pipeline &apos;VITIS_LOOP_184_18&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_184_18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1009.488 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos; pipeline &apos;VITIS_LOOP_192_19&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_192_19&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1011.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos; pipeline &apos;VITIS_LOOP_200_20&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_200_20&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1012.969 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos; pipeline &apos;VITIS_LOOP_208_21&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_208_21&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1014.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos; pipeline &apos;VITIS_LOOP_216_22&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_216_22&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1016.469 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos; pipeline &apos;VITIS_LOOP_224_23&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_224_23&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1018.219 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos; pipeline &apos;VITIS_LOOP_232_24&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_232_24&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1019.973 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos; pipeline &apos;VITIS_LOOP_244_25&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_244_25&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1021.734 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos; pipeline &apos;VITIS_LOOP_252_26&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_252_26&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1023.453 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos; pipeline &apos;VITIS_LOOP_260_27&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_260_27&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.001 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos; pipeline &apos;VITIS_LOOP_268_28&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_268_28&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.003 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos; pipeline &apos;VITIS_LOOP_276_29&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_276_29&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.005 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos; pipeline &apos;VITIS_LOOP_284_30&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_284_30&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.006 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos; pipeline &apos;VITIS_LOOP_292_31&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_292_31&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.008 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos; pipeline &apos;VITIS_LOOP_300_32&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_300_32&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.010 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos; pipeline &apos;VITIS_LOOP_312_33&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_312_33&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.011 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos; pipeline &apos;VITIS_LOOP_320_34&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_320_34&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.013 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos; pipeline &apos;VITIS_LOOP_328_35&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_328_35&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.015 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos; pipeline &apos;VITIS_LOOP_336_36&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_336_36&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.017 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos; pipeline &apos;VITIS_LOOP_344_37&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_344_37&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.018 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos; pipeline &apos;VITIS_LOOP_352_38&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_352_38&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.020 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos; pipeline &apos;VITIS_LOOP_360_39&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_360_39&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.022 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos; pipeline &apos;VITIS_LOOP_368_40&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_368_40&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.023 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos; pipeline &apos;VITIS_LOOP_380_41&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_380_41&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.025 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos; pipeline &apos;VITIS_LOOP_388_42&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_388_42&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.027 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos; pipeline &apos;VITIS_LOOP_396_43&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_396_43&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.029 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos; pipeline &apos;VITIS_LOOP_404_44&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_404_44&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.030 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos; pipeline &apos;VITIS_LOOP_412_45&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_412_45&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.032 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos; pipeline &apos;VITIS_LOOP_420_46&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_420_46&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.034 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos; pipeline &apos;VITIS_LOOP_428_47&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_428_47&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.035 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos; pipeline &apos;VITIS_LOOP_436_48&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_436_48&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.037 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos; pipeline &apos;VITIS_LOOP_448_49&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_448_49&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.039 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos; pipeline &apos;VITIS_LOOP_456_50&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_456_50&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.040 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos; pipeline &apos;VITIS_LOOP_464_51&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_464_51&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.042 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos; pipeline &apos;VITIS_LOOP_472_52&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_472_52&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.044 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos; pipeline &apos;VITIS_LOOP_480_53&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_480_53&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.046 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos; pipeline &apos;VITIS_LOOP_488_54&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_488_54&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.047 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos; pipeline &apos;VITIS_LOOP_496_55&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_496_55&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.049 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos; pipeline &apos;VITIS_LOOP_504_56&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_504_56&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.051 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos; pipeline &apos;VITIS_LOOP_516_57&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_516_57&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.052 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos; pipeline &apos;VITIS_LOOP_524_58&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_524_58&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.054 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos; pipeline &apos;VITIS_LOOP_532_59&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_532_59&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.056 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos; pipeline &apos;VITIS_LOOP_540_60&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_540_60&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.058 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos; pipeline &apos;VITIS_LOOP_548_61&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_548_61&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.059 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos; pipeline &apos;VITIS_LOOP_556_62&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_556_62&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.061 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos; pipeline &apos;VITIS_LOOP_564_63&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_564_63&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.063 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos; pipeline &apos;VITIS_LOOP_572_64&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult_Pipeline_VITIS_LOOP_572_64&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.064 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matrixmult&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matrixmult&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.076 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;main&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_A_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_C_0_RAM_AUTO_0R0W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.085 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.085 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 1.39 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.098 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 158.43 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 28.5 seconds. CPU system time: 2.28 seconds. Elapsed time: 35.32 seconds; current allocated memory: 898.703 MB." resolution=""/>
</Messages>
