#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001916c52cb60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001916c61b040 .scope module, "tb" "tb" 3 21;
 .timescale -12 -12;
L_000001916c5419d0 .functor NOT 1, L_000001916c595530, C4<0>, C4<0>, C4<0>;
L_000001916c5415e0 .functor XOR 1, L_000001916c595350, L_000001916c595170, C4<0>, C4<0>;
L_000001916c5416c0 .functor XOR 1, L_000001916c5415e0, L_000001916c595850, C4<0>, C4<0>;
v000001916c595cb0_0 .net *"_ivl_10", 0 0, L_000001916c595850;  1 drivers
v000001916c595df0_0 .net *"_ivl_12", 0 0, L_000001916c5416c0;  1 drivers
v000001916c595b70_0 .net *"_ivl_2", 0 0, L_000001916c595fd0;  1 drivers
v000001916c5953f0_0 .net *"_ivl_4", 0 0, L_000001916c595350;  1 drivers
v000001916c595210_0 .net *"_ivl_6", 0 0, L_000001916c595170;  1 drivers
v000001916c5952b0_0 .net *"_ivl_8", 0 0, L_000001916c5415e0;  1 drivers
v000001916c595990_0 .net "ar", 0 0, v000001916c61e700_0;  1 drivers
v000001916c595670_0 .var "clk", 0 0;
v000001916c595e90_0 .net "d", 0 0, v000001916c61e840_0;  1 drivers
v000001916c595d50_0 .net "q_dut", 0 0, v000001916c595490_0;  1 drivers
v000001916c5955d0_0 .net "q_ref", 0 0, v000001916c61e4d0_0;  1 drivers
v000001916c595710_0 .var/2u "stats1", 159 0;
v000001916c5950d0_0 .var/2u "strobe", 0 0;
v000001916c595f30_0 .net "tb_match", 0 0, L_000001916c595530;  1 drivers
v000001916c5957b0_0 .net "tb_mismatch", 0 0, L_000001916c5419d0;  1 drivers
L_000001916c595fd0 .concat [ 1 0 0 0], v000001916c61e4d0_0;
L_000001916c595350 .concat [ 1 0 0 0], v000001916c61e4d0_0;
L_000001916c595170 .concat [ 1 0 0 0], v000001916c595490_0;
L_000001916c595850 .concat [ 1 0 0 0], v000001916c61e4d0_0;
L_000001916c595530 .cmp/eeq 1, L_000001916c595fd0, L_000001916c5416c0;
S_000001916c61b1d0 .scope module, "good1" "RefModule" 3 62, 4 2 0, S_000001916c61b040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "ar";
    .port_info 3 /OUTPUT 1 "q";
v000001916c61c390_0 .net "ar", 0 0, v000001916c61e700_0;  alias, 1 drivers
v000001916c61c110_0 .net "clk", 0 0, v000001916c595670_0;  1 drivers
v000001916c61c1b0_0 .net "d", 0 0, v000001916c61e840_0;  alias, 1 drivers
v000001916c61e4d0_0 .var "q", 0 0;
E_000001916c52bf20 .event posedge, v000001916c61c390_0, v000001916c61c110_0;
S_000001916c61e570 .scope module, "stim1" "stimulus_gen" 3 57, 3 6 0, S_000001916c61b040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "ar";
v000001916c61e700_0 .var "ar", 0 0;
v000001916c61e7a0_0 .net "clk", 0 0, v000001916c595670_0;  alias, 1 drivers
v000001916c61e840_0 .var "d", 0 0;
E_000001916c52c3e0/0 .event negedge, v000001916c61c110_0;
E_000001916c52c3e0/1 .event posedge, v000001916c61c110_0;
E_000001916c52c3e0 .event/or E_000001916c52c3e0/0, E_000001916c52c3e0/1;
S_000001916c536040 .scope module, "top_module1" "TopModule" 3 68, 5 3 0, S_000001916c61b040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "ar";
    .port_info 3 /OUTPUT 1 "q";
v000001916c595ad0_0 .net "ar", 0 0, v000001916c61e700_0;  alias, 1 drivers
v000001916c595a30_0 .net "clk", 0 0, v000001916c595670_0;  alias, 1 drivers
v000001916c595c10_0 .net "d", 0 0, v000001916c61e840_0;  alias, 1 drivers
v000001916c595490_0 .var "q", 0 0;
S_000001916c5361d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_000001916c61b040;
 .timescale -12 -12;
E_000001916c52c920 .event edge, v000001916c5950d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001916c5950d0_0;
    %nor/r;
    %assign/vec4 v000001916c5950d0_0, 0;
    %wait E_000001916c52c920;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001916c61e570;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001916c52c3e0;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v000001916c61e700_0, 0;
    %assign/vec4 v000001916c61e840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 16 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001916c61b1d0;
T_2 ;
    %wait E_000001916c52bf20;
    %load/vec4 v000001916c61c390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001916c61e4d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001916c61c1b0_0;
    %assign/vec4 v000001916c61e4d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001916c536040;
T_3 ;
    %wait E_000001916c52bf20;
    %load/vec4 v000001916c595ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001916c595490_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001916c595c10_0;
    %assign/vec4 v000001916c595490_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001916c61b040;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001916c595670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001916c5950d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001916c61b040;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001916c595670_0;
    %inv;
    %store/vec4 v000001916c595670_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001916c61b040;
T_6 ;
    %vpi_call/w 3 49 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 50 "$dumpvars", 32'sb00000000000000000000000000000001, v000001916c61e7a0_0, v000001916c5957b0_0, v000001916c595670_0, v000001916c595e90_0, v000001916c595990_0, v000001916c5955d0_0, v000001916c595d50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001916c61b040;
T_7 ;
    %load/vec4 v000001916c595710_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001916c595710_0, 64, 32>, &PV<v000001916c595710_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001916c595710_0, 128, 32>, &PV<v000001916c595710_0, 0, 32> {0 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", &PV<v000001916c595710_0, 128, 32>, &PV<v000001916c595710_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001916c61b040;
T_8 ;
    %wait E_000001916c52c3e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001916c595710_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001916c595710_0, 4, 32;
    %load/vec4 v000001916c595f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001916c595710_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001916c595710_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001916c595710_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001916c595710_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001916c5955d0_0;
    %load/vec4 v000001916c5955d0_0;
    %load/vec4 v000001916c595d50_0;
    %xor;
    %load/vec4 v000001916c5955d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001916c595710_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001916c595710_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001916c595710_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001916c595710_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001916c61b040;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 113 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 114 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob049_m2014_q4b_test.sv";
    "dataset_code-complete-iccad2023/Prob049_m2014_q4b_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob049_m2014_q4b/Prob049_m2014_q4b_sample01.sv";
