// Seed: 1558997057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output tri0 id_2,
    input wand id_3,
    input wand id_4,
    input supply1 id_5,
    input tri id_6,
    input wand id_7,
    output tri0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wand id_14,
    input wand id_15,
    input wire id_16,
    output tri1 id_17
);
  assign id_11 = 1;
  wire id_19;
  wire [-1 : -1] id_20, id_21;
  logic [-1 : 1] id_22;
  ;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_19,
      id_21,
      id_21,
      id_22,
      id_20
  );
  assign id_11 = id_9 > 1;
endmodule
