#!/usr/bin/env python3
"""
å¿«é€ŸéªŒè¯ä¾èµ–åˆ†æä¿®å¤æ•ˆæœ
"""

import sys
import tempfile
import shutil
from pathlib import Path

# æ·»åŠ é¡¹ç›®æ ¹ç›®å½•åˆ°Pythonè·¯å¾„
project_root = Path(__file__).parent
sys.path.insert(0, str(project_root))

from extensions.verilog_dependency_analyzer import VerilogDependencyAnalyzer
from core.file_manager import initialize_file_manager, get_file_manager


def test_dependency_analyzer():
    """æµ‹è¯•ä¿®å¤åçš„ä¾èµ–åˆ†æå™¨"""
    print("ğŸ” æµ‹è¯•ä¿®å¤åçš„Verilogä¾èµ–åˆ†æå™¨")
    print("="*50)
    
    # åˆ›å»ºä¸´æ—¶å·¥ä½œç©ºé—´
    temp_workspace = Path(tempfile.mkdtemp(prefix="dep_test_"))
    initialize_file_manager(temp_workspace)
    file_manager = get_file_manager()
    
    try:
        # åˆ›å»ºé—®é¢˜è®¾è®¡æ–‡ä»¶ï¼ˆç¼ºå°‘full_adderï¼‰
        problematic_content = """module simple_8bit_adder(
    input [7:0] a, b,
    input cin,
    output [7:0] sum,
    output cout
);
    wire [7:0] carry;
    
    full_adder fa0 (
        .a(a[0]),
        .b(b[0]),
        .cin(cin),
        .sum(sum[0]),
        .cout(carry[0])
    );
    
    full_adder fa1 (
        .a(a[1]),
        .b(b[1]),
        .cin(carry[0]),
        .sum(sum[1]),
        .cout(carry[1])
    );
    
    assign cout = carry[7];
endmodule"""

        # åˆ›å»ºå®Œæ•´è®¾è®¡æ–‡ä»¶ï¼ˆåŒ…å«full_adderï¼‰
        complete_content = """module full_adder(
    input a, b, cin,
    output sum, cout
);
    assign sum = a ^ b ^ cin;
    assign cout = (a & b) | (b & cin) | (a & cin);
endmodule

module simple_8bit_adder(
    input [7:0] a, b,
    input cin,
    output [7:0] sum,
    output cout
);
    wire [7:0] carry;
    
    full_adder fa0 (
        .a(a[0]),
        .b(b[0]),
        .cin(cin),
        .sum(sum[0]),
        .cout(carry[0])
    );
    
    full_adder fa1 (
        .a(a[1]),
        .b(b[1]),
        .cin(carry[0]),
        .sum(sum[1]),
        .cout(carry[1])
    );
    
    assign cout = carry[1];
endmodule"""

        # åˆ›å»ºæµ‹è¯•å°
        testbench_content = """module simple_8bit_adder_tb;
    reg [7:0] a, b;
    reg cin;
    wire [7:0] sum;
    wire cout;
    
    simple_8bit_adder uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );
    
    initial begin
        a = 8'h0F; b = 8'h10; cin = 0; #10;
        $display("Test: %h + %h = %h", a, b, sum);
        $finish;
    end
endmodule"""

        # ä¿å­˜æ–‡ä»¶
        problematic_file = file_manager.save_file(
            content=problematic_content,
            filename="problematic.v",
            file_type="verilog",
            created_by="test_script",
            description="é—®é¢˜è®¾è®¡æ–‡ä»¶"
        )
        
        complete_file = file_manager.save_file(
            content=complete_content,
            filename="complete.v", 
            file_type="verilog",
            created_by="test_script",
            description="å®Œæ•´è®¾è®¡æ–‡ä»¶"
        )
        
        testbench_file = file_manager.save_file(
            content=testbench_content,
            filename="testbench.v",
            file_type="testbench",
            created_by="test_script",
            description="æµ‹è¯•å°æ–‡ä»¶"
        )
        
        # æµ‹è¯•ä¾èµ–åˆ†æå™¨
        analyzer = VerilogDependencyAnalyzer()
        
        print("ğŸ“‹ æµ‹è¯•é—®é¢˜æ–‡ä»¶åˆ†æ:")
        modules = analyzer.analyze_file(problematic_file.file_path)
        for module in modules:
            print(f"  æ¨¡å—: {module.name}")
            print(f"  ä¾èµ–: {list(module.dependencies) if module.dependencies else 'æ— '}")
            print(f"  æ˜¯æµ‹è¯•å°: {module.is_testbench}")
        
        print("\nğŸ“‹ æµ‹è¯•å®Œæ•´æ–‡ä»¶åˆ†æ:")
        modules = analyzer.analyze_file(complete_file.file_path)
        for module in modules:
            print(f"  æ¨¡å—: {module.name}")
            print(f"  ä¾èµ–: {list(module.dependencies) if module.dependencies else 'æ— '}")
            print(f"  æ˜¯æµ‹è¯•å°: {module.is_testbench}")
        
        print("\nğŸ“‹ æµ‹è¯•å°æ–‡ä»¶åˆ†æ:")
        modules = analyzer.analyze_file(testbench_file.file_path)
        for module in modules:
            print(f"  æ¨¡å—: {module.name}")
            print(f"  ä¾èµ–: {list(module.dependencies) if module.dependencies else 'æ— '}")
            print(f"  æ˜¯æµ‹è¯•å°: {module.is_testbench}")
        
        # æµ‹è¯•å…¼å®¹æ€§åˆ†æ
        print("\nğŸ” å…¼å®¹æ€§åˆ†ææµ‹è¯•:")
        
        print("1. é—®é¢˜æ–‡ä»¶ vs æµ‹è¯•å°:")
        compatibility = analyzer.analyze_compatibility(
            problematic_file.file_path, testbench_file.file_path
        )
        print(f"   å…¼å®¹: {compatibility['compatible']}")
        print(f"   è®¾è®¡æ¨¡å—: {compatibility['design_modules']}")
        print(f"   æµ‹è¯•å°æ¨¡å—: {compatibility['testbench_modules']}")
        print(f"   ç¼ºå¤±ä¾èµ–: {compatibility['missing_dependencies']}")
        if compatibility['issues']:
            print(f"   é—®é¢˜: {compatibility['issues']}")
        
        print("\n2. å®Œæ•´æ–‡ä»¶ vs æµ‹è¯•å°:")
        compatibility = analyzer.analyze_compatibility(
            complete_file.file_path, testbench_file.file_path
        )
        print(f"   å…¼å®¹: {compatibility['compatible']}")
        print(f"   è®¾è®¡æ¨¡å—: {compatibility['design_modules']}")
        print(f"   æµ‹è¯•å°æ¨¡å—: {compatibility['testbench_modules']}")
        print(f"   ç¼ºå¤±ä¾èµ–: {compatibility['missing_dependencies']}")
        if compatibility['issues']:
            print(f"   é—®é¢˜: {compatibility['issues']}")
        
        # æµ‹è¯•ä¿®å¤å»ºè®®
        print("\nğŸ’¡ ä¿®å¤å»ºè®®:")
        suggestions = analyzer.suggest_fixes(compatibility)
        for i, suggestion in enumerate(suggestions, 1):
            print(f"   {i}. {suggestion}")
        
        print("\nâœ… ä¾èµ–åˆ†æä¿®å¤æµ‹è¯•å®Œæˆ")
        
    finally:
        # æ¸…ç†
        shutil.rmtree(temp_workspace)


if __name__ == "__main__":
    test_dependency_analyzer()