---
title: 3-8译码器的实现
date: 2018-05-15 00:00:00
tags: [数电, Verilog, 新手级]
mathjax: true
comments: true
summary: 3-8译码器是相对较为简单也较为常用的一种译码器，本文讲解了如何使用Verilog实现3-8译码器。
---
<h2 id="译码器"><a class="headerlink" href="#译码器" title="译码器"></a>译码器</h2><blockquote>
<p><strong>译码器</strong>是电子技术中的一种多输入多输出的组合逻辑电路，负责将二进制代码翻译为特定的对象（如逻辑电平等），功能与编码器相反。译码器一般分为通用译码器和数字显示译码器两大类。 ——维基百科</p>
</blockquote>
<h2 id="3-8逻辑译码器"><a class="headerlink" href="#3-8逻辑译码器" title="3-8逻辑译码器"></a>3-8逻辑译码器</h2><p>是一种简单的$n$线-$2^n$线BCD译码器。</p>
<blockquote>
<p> 8个寄存器组成的简单CPU会使用指令译码器中的3线－8线逻辑译码器来选择寄存器文件的源寄存器并输出到ALU以及目的寄存器中，以接受ALU的输出。 ——维基百科</p>
</blockquote>
<p><img alt="img" src="https://upload.wikimedia.org/wikipedia/commons/thumb/a/ae/3-8_decoder.svg/250px-3-8_decoder.svg.png"/></p>
<h3 id="完成的任务"><a class="headerlink" href="#完成的任务" title="完成的任务"></a>完成的任务</h3><p>大概就是把三位二进制数翻译为对应的十进制数，哪根线是高电平就是几，有点像one hot编码的感觉。</p>
<h3 id="真值表"><a class="headerlink" href="#真值表" title="真值表"></a>真值表</h3><div class="table-container">
<table>
<thead>
<tr>
<th>S0</th>
<th>S1</th>
<th>S2</th>
<th>m0</th>
<th>m1</th>
<th>m2</th>
<th>m3</th>
<th>m4</th>
<th>m5</th>
<th>m6</th>
<th>m7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
</div>
<h3 id="实现"><a class="headerlink" href="#实现" title="实现"></a>实现</h3><p>最简单的方案就是直接打表：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br/><span class="line">2</span><br/><span class="line">3</span><br/><span class="line">4</span><br/><span class="line">5</span><br/><span class="line">6</span><br/><span class="line">7</span><br/><span class="line">8</span><br/><span class="line">9</span><br/><span class="line">10</span><br/><span class="line">11</span><br/><span class="line">12</span><br/><span class="line">13</span><br/><span class="line">14</span><br/><span class="line">15</span><br/><span class="line">16</span><br/></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> decode3_8 (<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] data_out,<span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] data_in);</span><br/><span class="line"><span class="keyword">always</span> @(data_in)</span><br/><span class="line"><span class="keyword">begin</span></span><br/><span class="line">    <span class="keyword">case</span> (data_in)</span><br/><span class="line">        <span class="number">3'b000</span>: data_out=<span class="number">8'b00000001</span>;</span><br/><span class="line">        <span class="number">3'b001</span>: data_out=<span class="number">8'b00000010</span>;</span><br/><span class="line">        <span class="number">3'b010</span>: data_out=<span class="number">8'b00000100</span>;</span><br/><span class="line">        <span class="number">3'b011</span>: data_out=<span class="number">8'b00001000</span>;</span><br/><span class="line">        <span class="number">3'b100</span>: data_out=<span class="number">8'b00010000</span>;</span><br/><span class="line">        <span class="number">3'b101</span>: data_out=<span class="number">8'b00100000</span>;</span><br/><span class="line">        <span class="number">3'b110</span>: data_out=<span class="number">8'b01000000</span>;</span><br/><span class="line">        <span class="number">3'b111</span>: data_out=<span class="number">8'b10000000</span>;</span><br/><span class="line">        <span class="keyword">default</span>: data_out=<span class="number">8'bxxxxxxxx</span>;</span><br/><span class="line">    <span class="keyword">endcase</span></span><br/><span class="line"><span class="keyword">end</span></span><br/><span class="line"><span class="keyword">endmodule</span></span><br/></pre></td></tr></table></figure>
<h3 id="波形效果"><a class="headerlink" href="#波形效果" title="波形效果"></a>波形效果</h3><p><img alt="wave" src="./wave.png"/></p>

