<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 7443, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1208, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   582, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   558, user inline pragmas are applied</column>
            <column name="">(4) simplification,   558, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   458, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   458, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   458, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   458, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 2101, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 1831, loop and instruction simplification</column>
            <column name="">(2) parallelization, 1831, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 1759, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 1759, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1763, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1775, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="FIR_HLS" col1="FIR_HLS.cpp:8" col2="7443" col3="558" col4="2101" col5="1759" col6="1775">
                    <row id="1" col0="DECIMATOR" col1="FIR_HLS.cpp:56" col2="3312" col3="243" col4="394" col5="283" col6="">
                        <row id="3" col0="FIR_filter" col1="FIR_HLS.cpp:37" col2="2428" col2_disp="2,428 (4 calls)" col3="196" col3_disp="196 (4 calls)" col4="347" col4_disp=" 347 (4 calls)" col5="236" col5_disp=" 236 (4 calls)" col6=""/>
                    </row>
                    <row id="3" col0="FIR_filter" col1="FIR_HLS.cpp:37" col2="607" col3="49" col4="1290" col5="1170" col6=""/>
                    <row id="5" col0="INTERPOLATOR" col1="FIR_HLS.cpp:89" col2="3473" col3="242" col4="393" col5="282" col6="">
                        <row id="3" col0="FIR_filter" col1="FIR_HLS.cpp:37" col2="2428" col2_disp="2,428 (4 calls)" col3="196" col3_disp="196 (4 calls)" col4="347" col4_disp=" 347 (4 calls)" col5="236" col5_disp=" 236 (4 calls)" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

