# Purdue ECE 270 Final-Project - UART Transmitter & Receiver
**Authors:** Anna Dalton and Kameswari Mantha

## Project Overview

### Contributions
| Name | Contribution | 
| Anna Dalton | Top Level RTL, Transmitter RTL Diagram, Transmitter State Diagram, counter.sv, transmitterMux.sv, transmitter_FSM.sv, transmitter_PISO.sv, testbenches for mentioned modules |
| Kameswari Mantha | Receiver RTL Diagram, Receiver State Diagram, frameChecker.sv, parityChecker.sv, receiverFSM.sv, receiver_SIPO.sv, testbenches for mentioned modules |

### Top Level RTL Diagram
![UART Transmitter and Receiver RTL Diagram](/img/topLevelRTL.png)

### Transmitter RTL Diagram
![UART Transmitter RTL Diagram](/img/transmitterRTL.png)

### Receiver RTL Diagram
![UART Transmitter RTL Diagram](/img/receiverRTL.png)

### Transmitter State Transition Diagram 
![UART Transmitter FSM Diagram](/img/transmitterFSM.png)

### Receiver State Transition Diagram 
![UART Receiver FSM Diagram](/img/receiverFSM.png)
