<stg><name>compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %layer2_out, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val

]]></Node>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
entry:2 %call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>, i16 %in_elem_0_0_0_0_0_val_read, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer

]]></Node>
<StgValue><ssdm name="call_ln286"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %sX_load = load i32 %sX

]]></Node>
<StgValue><ssdm name="sX_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %icmp_ln289 = icmp_eq  i32 %sX_load, i32 9

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %sY_load = load i32 %sY

]]></Node>
<StgValue><ssdm name="sY_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %pY_load = load i32 %pY

]]></Node>
<StgValue><ssdm name="pY_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %pX_load = load i32 %pX

]]></Node>
<StgValue><ssdm name="pX_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:8 %br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true:0 %icmp_ln289_1 = icmp_eq  i32 %sY_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln289_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true:1 %icmp_ln289_2 = icmp_sgt  i32 %pY_load, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln289_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true:2 %icmp_ln289_3 = icmp_sgt  i32 %pX_load, i32 8

]]></Node>
<StgValue><ssdm name="icmp_ln289_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true:3 %and_ln289 = and i1 %icmp_ln289_2, i1 %icmp_ln289_3

]]></Node>
<StgValue><ssdm name="and_ln289"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true:4 %and_ln289_1 = and i1 %and_ln289, i1 %icmp_ln289_1

]]></Node>
<StgValue><ssdm name="and_ln289_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:5 %br_ln289 = br i1 %and_ln289_1, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
<literal name="and_ln289_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
if.then:0 %write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %layer2_out, i320 0

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
<literal name="and_ln289_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln310 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:0 %add_ln313 = add i32 %pX_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln313"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:1 %icmp_ln313 = icmp_eq  i32 %add_ln313, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:2 %br_ln313 = br i1 %icmp_ln313, void %if.else20, void %if.then9

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else20:0 %store_ln326 = store i32 %add_ln313, i32 %pX

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="0"/>
<literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else20:1 %add_ln328 = add i32 %sX_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else20:2 %select_ln328 = select i1 %icmp_ln289, i32 9, i32 %add_ln328

]]></Node>
<StgValue><ssdm name="select_ln328"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else20:3 %store_ln328 = store i32 %select_ln328, i32 %sX

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
if.else20:4 %br_ln0 = br void %if.end31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then9:0 %store_ln315 = store i32 0, i32 %pX

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then9:1 %store_ln316 = store i32 0, i32 %sX

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then9:2 %add_ln317 = add i32 %pY_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln317"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then9:3 %icmp_ln317 = icmp_eq  i32 %add_ln317, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then9:4 %br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then12

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else:0 %store_ln321 = store i32 %add_ln317, i32 %pY

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:1 %icmp_ln323 = icmp_eq  i32 %sY_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:2 %add_ln323 = add i32 %sY_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else:3 %select_ln323 = select i1 %icmp_ln323, i32 3, i32 %add_ln323

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
if.else:4 %br_ln0 = br void %if.end19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then12:0 %store_ln318 = store i32 0, i32 %pY

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.then12:1 %br_ln320 = br void %if.end19

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end19:0 %storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then12

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end19:1 %store_ln319 = store i32 %storemerge, i32 %sY

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
if.end19:2 %br_ln325 = br void %if.end31

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
if.end31:0 %ret_ln330 = ret

]]></Node>
<StgValue><ssdm name="ret_ln330"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
