

================================================================
== Vitis HLS Report for 'sortList_Pipeline_VITIS_LOOP_38_1'
================================================================
* Date:           Thu Jul  6 01:41:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.778 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101|  41.010 us|  41.010 us|  4101|  4101|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |     4099|     4099|         6|          2|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %trunc_ln"   --->   Operation 12 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [../include/madCpt.hpp:38]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.99ns)   --->   "%icmp_ln38 = icmp_eq  i12 %i_1, i12 2048" [../include/madCpt.hpp:38]   --->   Operation 19 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.54ns)   --->   "%add_ln38 = add i12 %i_1, i12 1" [../include/madCpt.hpp:38]   --->   Operation 21 'add' 'add_ln38' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split16, void %.preheader.preheader.exitStub" [../include/madCpt.hpp:38]   --->   Operation 22 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1_cast = zext i12 %i_1" [../include/madCpt.hpp:38]   --->   Operation 23 'zext' 'i_1_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i64 %data, i64 0, i64 %i_1_cast" [../include/madCpt.hpp:39]   --->   Operation 24 'getelementptr' 'data_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%dc = load i11 %data_addr" [../include/madCpt.hpp:39]   --->   Operation 25 'load' 'dc' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln38 = store i12 %add_ln38, i12 %i" [../include/madCpt.hpp:38]   --->   Operation 26 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.59>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%dc = load i11 %data_addr" [../include/madCpt.hpp:39]   --->   Operation 27 'load' 'dc' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486]   --->   Operation 28 'bitcast' 'data_V' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 29 'partselect' 'tmp_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i64 %data_V"   --->   Operation 30 'trunc' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 31 'zext' 'zext_ln513' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.63ns)   --->   "%add_ln513 = add i12 %zext_ln513, i12 3073" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 32 'add' 'add_ln513' <Predicate = (!icmp_ln38)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513, i32 11"   --->   Operation 33 'bitselect' 'isNeg' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.63ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_1"   --->   Operation 34 'sub' 'sub_ln1364' <Predicate = (!icmp_ln38)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 35 'sext' 'sext_ln1364' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %add_ln513"   --->   Operation 36 'select' 'ush' <Predicate = (!icmp_ln38)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_2, i1 0"   --->   Operation 37 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 38 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 39 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 40 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 41 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 42 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 43 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp"   --->   Operation 44 'zext' 'zext_ln671' <Predicate = (isNeg)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i19 @_ssdm_op_PartSelect.i19.i137.i32.i32, i137 %r_V_1, i32 53, i32 71"   --->   Operation 45 'partselect' 'tmp_s' <Predicate = (!isNeg)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i19 %zext_ln671, i19 %tmp_s"   --->   Operation 46 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.16ns)   --->   "%result_V_2 = sub i19 0, i19 %val"   --->   Operation 47 'sub' 'result_V_2' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.42>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 48 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sub_ln40)   --->   "%result_V = select i1 %p_Result_s, i19 %result_V_2, i19 %val" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 49 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.16ns) (out node of the LUT)   --->   "%sub_ln40 = sub i19 %result_V, i19 %trunc_ln_read" [../include/madCpt.hpp:40]   --->   Operation 50 'sub' 'sub_ln40' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i19 %sub_ln40" [../include/madCpt.hpp:40]   --->   Operation 51 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%count_addr = getelementptr i32 %count, i64 0, i64 %zext_ln40" [../include/madCpt.hpp:40]   --->   Operation 52 'getelementptr' 'count_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 53 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%count_load = load i19 %count_addr" [../include/madCpt.hpp:40]   --->   Operation 54 'load' 'count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_4 : Operation 55 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln40" [../include/madCpt.hpp:40]   --->   Operation 55 'icmp' 'addr_cmp' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln40 = store i64 %zext_ln40, i64 %reuse_addr_reg" [../include/madCpt.hpp:40]   --->   Operation 56 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 57 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%count_load = load i19 %count_addr" [../include/madCpt.hpp:40]   --->   Operation 58 'load' 'count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %count_load" [../include/madCpt.hpp:40]   --->   Operation 59 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln40 = add i32 %reuse_select, i32 1" [../include/madCpt.hpp:40]   --->   Operation 60 'add' 'add_ln40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13]   --->   Operation 61 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln40 = store i32 %add_ln40, i19 %count_addr" [../include/madCpt.hpp:40]   --->   Operation 62 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_6 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 %add_ln40, i32 %reuse_reg" [../include/madCpt.hpp:40]   --->   Operation 63 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', ../include/madCpt.hpp:38) on local variable 'i' [13]  (0 ns)
	'getelementptr' operation ('data_addr', ../include/madCpt.hpp:39) [22]  (0 ns)
	'load' operation ('x', ../include/madCpt.hpp:39) on array 'data' [23]  (3.25 ns)
	blocking operation 0.324 ns on control path)

 <State 2>: 5.59ns
The critical path consists of the following:
	'load' operation ('x', ../include/madCpt.hpp:39) on array 'data' [23]  (3.25 ns)
	'add' operation ('sh', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513) [31]  (1.64 ns)
	'select' operation ('ush') [35]  (0.697 ns)

 <State 3>: 6.78ns
The critical path consists of the following:
	'lshr' operation ('r.V') [38]  (0 ns)
	'select' operation ('val') [43]  (4.61 ns)
	'sub' operation ('result.V') [44]  (2.17 ns)

 <State 4>: 5.42ns
The critical path consists of the following:
	'select' operation ('result.V', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [45]  (0 ns)
	'sub' operation ('sub_ln40', ../include/madCpt.hpp:40) [46]  (2.17 ns)
	'getelementptr' operation ('count_addr', ../include/madCpt.hpp:40) [48]  (0 ns)
	'load' operation ('count_load', ../include/madCpt.hpp:40) on array 'count' [51]  (3.25 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'load' operation ('count_load', ../include/madCpt.hpp:40) on array 'count' [51]  (3.25 ns)
	'select' operation ('reuse_select', ../include/madCpt.hpp:40) [53]  (0 ns)
	'add' operation ('add_ln40', ../include/madCpt.hpp:40) [54]  (2.55 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln40', ../include/madCpt.hpp:40) of variable 'add_ln40', ../include/madCpt.hpp:40 on array 'count' [55]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
