;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @700
	SUB @127, 106
	SUB 3, 20
	SPL 0, <402
	MOV -7, <-20
	SLT <300, 90
	SLT #0, -0
	SUB -207, <-120
	SUB #-0, 0
	SUB #0, -31
	SUB @-127, 100
	SUB 300, 91
	SUB @127, 106
	ADD 30, 9
	SUB @127, 106
	ADD 30, 9
	ADD 30, 9
	SUB 12, @10
	SUB 12, @10
	SLT <300, 90
	SUB #0, -40
	SLT <300, 90
	CMP -207, <-120
	SUB -12, @10
	SLT 721, -0
	ADD 30, 9
	CMP -207, <-120
	SUB -12, @10
	SUB -12, @10
	ADD #270, <1
	SPL @300, 90
	SPL 3, <902
	ADD 3, 10
	ADD 3, 10
	ADD #3, 0
	ADD 3, 10
	ADD 3, 10
	MOV -1, <-20
	ADD 3, 10
	SPL 0, <310
	SPL 0, <402
	SPL 0, <310
	SPL 330, 90
	SPL 0, <310
	ADD 270, 60
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @700
