INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/baud_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
