{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643053776991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643053776994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 22:49:36 2022 " "Processing started: Mon Jan 24 22:49:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643053776994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053776994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST_OY -c TEST_OY " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_OY -c TEST_OY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053776994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643053777173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643053777173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/oy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/oy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OY-struct " "Found design unit 1: OY-struct" {  } { { "MY_OY/OY.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OY.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053783547 ""} { "Info" "ISGN_ENTITY_NAME" "1 OY " "Found entity 1: OY" {  } { { "MY_OY/OY.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OY.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053783547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/operationautomat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/operationautomat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperationAutomat-behav1 " "Found design unit 1: OperationAutomat-behav1" {  } { { "MY_OY/OperationAutomat.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053783548 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperationAutomat " "Found entity 1: OperationAutomat" {  } { { "MY_OY/OperationAutomat.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053783548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/mk_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_oy/mk_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mk_pack " "Found design unit 1: mk_pack" {  } { { "MY_OY/mk_pack.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/mk_pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053783549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_oy/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_oy/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behav1 " "Found design unit 1: ControlUnit-behav1" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053783550 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053783550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_oy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_oy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST_OY-bdf_type " "Found design unit 1: TEST_OY-bdf_type" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053783552 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST_OY " "Found entity 1: TEST_OY" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053783552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operation_Device_for_stand " "Found design unit 1: Operation_Device_for_stand" {  } { { "config.vhd" "" { Text "C:/_OEVM/stand_last/config.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643053783553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEST_OY " "Elaborating entity \"TEST_OY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643053783590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OY OY:uut A:struct " "Elaborating entity \"OY\" using architecture \"A:struct\" for hierarchy \"OY:uut\"" {  } { { "TEST_OY.vhd" "uut" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643053783591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperationAutomat OY:uut\|OperationAutomat:unit_OA " "Elaborating entity \"OperationAutomat\" for hierarchy \"OY:uut\|OperationAutomat:unit_OA\"" {  } { { "MY_OY/OY.vhd" "unit_OA" { Text "C:/_OEVM/stand_last/MY_OY/OY.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643053783596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra OperationAutomat.vhd(72) " "VHDL Process Statement warning at OperationAutomat.vhd(72): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MY_OY/OperationAutomat.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643053783597 "|TEST_OY|OY:uut|OperationAutomat:unit_OA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb OperationAutomat.vhd(73) " "VHDL Process Statement warning at OperationAutomat.vhd(73): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MY_OY/OperationAutomat.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643053783597 "|TEST_OY|OY:uut|OperationAutomat:unit_OA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cx OperationAutomat.vhd(16) " "Output port \"cx\" at OperationAutomat.vhd(16) has no driver" {  } { { "MY_OY/OperationAutomat.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643053783599 "|TEST_OY|OY:uut|OperationAutomat:unit_OA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit OY:uut\|ControlUnit:unit_YA " "Elaborating entity \"ControlUnit\" for hierarchy \"OY:uut\|ControlUnit:unit_YA\"" {  } { { "MY_OY/OY.vhd" "unit_YA" { Text "C:/_OEVM/stand_last/MY_OY/OY.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643053783609 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state ControlUnit.vhd(37) " "VHDL Process Statement warning at ControlUnit.vhd(37): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643053783610 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y ControlUnit.vhd(37) " "VHDL Process Statement warning at ControlUnit.vhd(37): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643053783610 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] ControlUnit.vhd(37) " "Inferred latch for \"y\[0\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] ControlUnit.vhd(37) " "Inferred latch for \"y\[1\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] ControlUnit.vhd(37) " "Inferred latch for \"y\[2\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] ControlUnit.vhd(37) " "Inferred latch for \"y\[3\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] ControlUnit.vhd(37) " "Inferred latch for \"y\[4\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] ControlUnit.vhd(37) " "Inferred latch for \"y\[5\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] ControlUnit.vhd(37) " "Inferred latch for \"y\[6\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] ControlUnit.vhd(37) " "Inferred latch for \"y\[7\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] ControlUnit.vhd(37) " "Inferred latch for \"y\[8\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] ControlUnit.vhd(37) " "Inferred latch for \"y\[9\]\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 ControlUnit.vhd(37) " "Inferred latch for \"next_state.s4\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 ControlUnit.vhd(37) " "Inferred latch for \"next_state.s3\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 ControlUnit.vhd(37) " "Inferred latch for \"next_state.s2\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 ControlUnit.vhd(37) " "Inferred latch for \"next_state.s1\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 ControlUnit.vhd(37) " "Inferred latch for \"next_state.s0\" at ControlUnit.vhd(37)" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053783611 "|TEST_OY|OY:uut|ControlUnit:unit_YA"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053783865 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643053783865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643053783906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643053783906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643053783906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643053783906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643053783906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643053783906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643053783906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643053783906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643053783906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643053783906 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643053783906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643053783928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643053783939 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643053783946 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1643053784029 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "OY:uut\|ControlUnit:unit_YA\|next_state.s2_233 OY:uut\|ControlUnit:unit_YA\|y\[7\] " "Duplicate LATCH primitive \"OY:uut\|ControlUnit:unit_YA\|next_state.s2_233\" merged with LATCH primitive \"OY:uut\|ControlUnit:unit_YA\|y\[7\]\"" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1643053784081 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1643053784081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OY:uut\|ControlUnit:unit_YA\|next_state.s1_242 " "Latch OY:uut\|ControlUnit:unit_YA\|next_state.s1_242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OY:uut\|ControlUnit:unit_YA\|state.s2 " "Ports D and ENA on the latch are fed by the same signal OY:uut\|ControlUnit:unit_YA\|state.s2" {  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643053784081 ""}  } { { "MY_OY/ControlUnit.vhd" "" { Text "C:/_OEVM/stand_last/MY_OY/ControlUnit.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643053784081 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } {  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1643053784082 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1643053784082 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sko GND " "Pin \"sko\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|sko"} { "Warning" "WMLS_MLS_STUCK_PIN" "okay VCC " "Pin \"okay\" is stuck at VCC" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|okay"} { "Warning" "WMLS_MLS_STUCK_PIN" "defect GND " "Pin \"defect\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|defect"} { "Warning" "WMLS_MLS_STUCK_PIN" "finish GND " "Pin \"finish\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|finish"} { "Warning" "WMLS_MLS_STUCK_PIN" "true_rez\[0\] GND " "Pin \"true_rez\[0\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|true_rez[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "true_rez\[1\] GND " "Pin \"true_rez\[1\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|true_rez[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "true_rez\[2\] GND " "Pin \"true_rez\[2\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|true_rez[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "true_rez\[3\] GND " "Pin \"true_rez\[3\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|true_rez[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "true_rez\[4\] GND " "Pin \"true_rez\[4\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|true_rez[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "true_rez\[5\] GND " "Pin \"true_rez\[5\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|true_rez[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "true_rez\[6\] GND " "Pin \"true_rez\[6\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|true_rez[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "true_rez\[7\] GND " "Pin \"true_rez\[7\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|true_rez[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[0\] GND " "Pin \"x\[0\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[1\] GND " "Pin \"x\[1\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|x[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[2\] GND " "Pin \"x\[2\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[3\] GND " "Pin \"x\[3\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|x[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\] GND " "Pin \"y\[0\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[1\] GND " "Pin \"y\[1\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[2\] GND " "Pin \"y\[2\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[3\] GND " "Pin \"y\[3\]\" is stuck at GND" {  } { { "TEST_OY.vhd" "" { Text "C:/_OEVM/stand_last/TEST_OY.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643053784092 "|TEST_OY|y[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1643053784092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643053784149 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643053784346 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|Add0~0 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|Add0~0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0~0" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|rc\[0\]~8 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|rc\[0\]~8\"" {  } { { "MY_OY/OperationAutomat.vhd" "rc\[0\]~8" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|Add0~2 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|Add0~2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0~2" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|rc\[1\]~11 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|rc\[1\]~11\"" {  } { { "MY_OY/OperationAutomat.vhd" "rc\[1\]~11" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|Add0~4 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|Add0~4\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0~4" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|rc\[2\]~13 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|rc\[2\]~13\"" {  } { { "MY_OY/OperationAutomat.vhd" "rc\[2\]~13" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|Add0~6 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|Add0~6\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0~6" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|rc\[3\]~15 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|rc\[3\]~15\"" {  } { { "MY_OY/OperationAutomat.vhd" "rc\[3\]~15" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|Add0~8 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|Add0~8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0~8" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|rc\[4\]~17 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|rc\[4\]~17\"" {  } { { "MY_OY/OperationAutomat.vhd" "rc\[4\]~17" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|Add0~10 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|Add0~10\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0~10" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|rc\[5\]~19 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|rc\[5\]~19\"" {  } { { "MY_OY/OperationAutomat.vhd" "rc\[5\]~19" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|Add0~12 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|Add0~12\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0~12" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|rc\[6\]~21 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|rc\[6\]~21\"" {  } { { "MY_OY/OperationAutomat.vhd" "rc\[6\]~21" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""} { "Info" "ISCL_SCL_CELL_NAME" "OY:uut\|OperationAutomat:unit_OA\|rc\[7\]~23 " "Logic cell \"OY:uut\|OperationAutomat:unit_OA\|rc\[7\]~23\"" {  } { { "MY_OY/OperationAutomat.vhd" "rc\[7\]~23" { Text "C:/_OEVM/stand_last/MY_OY/OperationAutomat.vhd" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1643053784352 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1643053784352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643053784427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643053784427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643053784449 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643053784449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643053784449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643053784449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643053784459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 24 22:49:44 2022 " "Processing ended: Mon Jan 24 22:49:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643053784459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643053784459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643053784459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643053784459 ""}
