Selecting top level module main
@N: CG364 :"/home/awhite/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":24:7:24:9|Synthesizing module pll in library work.

@W: CG781 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":46:10:46:12|Input EXTFEEDBACK on instance uut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":46:10:46:12|Input DYNAMICDELAY on instance uut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":46:10:46:12|Input SDI on instance uut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":46:10:46:12|Input SCLK on instance uut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/awhite/Documents/Projects/fpga_led_display/src/new_pll.v":46:10:46:12|Input LATCHINPUTVALUE on instance uut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":133:7:133:16|Synthesizing module fm6126init in library work.

@W: CL271 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Pruning unused bits 11 to 0 of widthState[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Optimizing register bit widthState[63] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Pruning register bit 63 of widthState[63:12]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":9:7:9:13|Synthesizing module timeout in library work.

	COUNTER_WIDTH=32'b00000000000000000000000000000100
   Generated name = timeout_4s

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/clock_divider.v":7:7:7:19|Synthesizing module clock_divider in library work.

	CLK_DIV_WIDTH=2'b11
	CLK_DIV_COUNT=2'b11
   Generated name = clock_divider_3_3

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":9:7:9:13|Synthesizing module timeout in library work.

	COUNTER_WIDTH=32'b00000000000000000000000000000111
   Generated name = timeout_7s

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":9:7:9:13|Synthesizing module timeout in library work.

	COUNTER_WIDTH=32'b00000000000000000000000000000110
   Generated name = timeout_6s

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":9:7:9:13|Synthesizing module timeout in library work.

	COUNTER_WIDTH=32'b00000000000000000000000000001010
   Generated name = timeout_10s

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/matrix_scan.v":1:7:1:17|Synthesizing module matrix_scan in library work.

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/timeout.v":9:7:9:13|Synthesizing module timeout in library work.

	COUNTER_WIDTH=32'b00000000000000000000000000000010
   Generated name = timeout_2s

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/framebuffer_fetch.v":1:7:1:23|Synthesizing module framebuffer_fetch in library work.

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":25:7:25:19|Synthesizing module debug_uart_rx in library work.

	TICKS_PER_BIT=5'b10101
	TICKS_PER_BIT_SIZE=3'b101
	TICKS_TO_BIT=32'b00000000000000000000000000010100
	TICKS_TO_MIDLE=32'b00000000000000000000000000001010
	STATE_IDLE=5'b00001
	STATE_RECEIVE_START=5'b00010
	STATE_RECEIVE_DATA=5'b00100
	STATE_RECEIVE_STOP=5'b01000
	STATE_DONE=5'b10000
   Generated name = debug_uart_rx_21_5_20_10_1_2_4_8_16

@W: CG532 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":67:4:67:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":1:7:1:20|Synthesizing module control_module in library work.

	UART_CLK_TICKS_PER_BIT=5'b10101
	UART_CLK_TICKS_WIDTH=3'b101
   Generated name = control_module_21_5

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/syncore_ram.v":34:7:34:17|Synthesizing module Syncore_ram in library work.

	DATAWIDTH=32'b00000000000000000000000000001001
	ADDRWIDTH=32'b00000000000000000000000000001101
	MEMDEPTH=32'b00000000000000000010000000000000
	SPRAM=32'b00000000000000000000000000000000
	READ_MODE_A=32'b00000000000000000000000000000001
	READ_WRITE_A=32'b00000000000000000000000000000001
	ENABLE_WR_PORTA=32'b00000000000000000000000000000001
	REGISTER_RD_ADDR_PORTA=32'b00000000000000000000000000000001
	REGISTER_OUTPUT_PORTA=32'b00000000000000000000000000000001
	ENABLE_OUTPUT_REG_PORTA=32'b00000000000000000000000000000000
	RESET_OUTPUT_REG_PORTA=32'b00000000000000000000000000000001
	READ_MODE_B=32'b00000000000000000000000000000001
	READ_WRITE_B=32'b00000000000000000000000000000010
	ENABLE_WR_PORTB=32'b00000000000000000000000000000000
	REGISTER_RD_ADDR_PORTB=32'b00000000000000000000000000000001
	REGISTER_OUTPUT_PORTB=32'b00000000000000000000000000000001
	ENABLE_OUTPUT_REG_PORTB=32'b00000000000000000000000000000000
	RESET_OUTPUT_REG_PORTB=32'b00000000000000000000000000000001
	TWO=32'b00000000000000000000000000000010
	Rd_Iterations=32'b00000000000000000000000000000010
	Wr_Iterations=32'b00000000000000000000000000000001
	rd_inc=32'b00000000000000000000000000000000
	wr_inc=32'b00000000000000000000000000000000
   Generated name = Syncore_ram_Z1

@W: CG532 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/syncore_ram.v":95:0:95:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/syncore_ram.v":94:8:94:8|Object z is declared but not assigned. Either assign a value or remove the declaration.
@N: CL134 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/syncore_ram.v":230:0:230:5|Found RAM mem, depth=8192, width=18
@N: CL134 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/syncore_ram.v":230:0:230:5|Found RAM mem, depth=8192, width=18
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/newram3.v":24:12:24:18|Synthesizing module newram3 in library work.

@W: CG360 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/newram3.v":88:8:88:22|Removing wire PortAReadEnable, as there is no assignment to it.
@W: CG360 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/newram3.v":92:24:92:34|Removing wire PortBDataIn, as there is no assignment to it.
@W: CG360 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/newram3.v":93:8:93:23|Removing wire PortBWriteEnable, as there is no assignment to it.
@W: CG360 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/newram3.v":98:8:98:22|Removing wire PortBReadEnable, as there is no assignment to it.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/multimem.v":2:7:2:14|Synthesizing module multimem in library work.

@W: CG781 :"/home/awhite/Documents/Projects/fpga_led_display/src/multimem.v":109:9:109:12|Input PortBClk on instance num2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/rgb565.v":1:7:1:12|Synthesizing module rgb565 in library work.

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/brightness.v":1:7:1:16|Synthesizing module brightness in library work.

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/pixel_split.v":1:7:1:17|Synthesizing module pixel_split in library work.

@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":25:7:25:19|Synthesizing module debug_uart_rx in library work.

	TICKS_PER_BIT=9'b110110010
	TICKS_PER_BIT_SIZE=4'b1001
	TICKS_TO_BIT=32'b00000000000000000000000110110001
	TICKS_TO_MIDLE=32'b00000000000000000000000011011000
	STATE_IDLE=5'b00001
	STATE_RECEIVE_START=5'b00010
	STATE_RECEIVE_DATA=5'b00100
	STATE_RECEIVE_STOP=5'b01000
	STATE_DONE=5'b10000
   Generated name = debug_uart_rx_434_9_433_216_1_2_4_8_16

@W: CG532 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":67:4:67:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/uart_tx.v":25:7:25:13|Synthesizing module uart_tx in library work.

	TICKS_PER_BIT=9'b110110010
	TICKS_PER_BIT_SIZE=4'b1001
	STATE_IDLE=5'b00001
	STATE_SEND_START=5'b00010
	STATE_SEND_BITS=5'b00100
	STATE_SEND_STOP=5'b01000
	STATE_DONE=5'b10000
   Generated name = uart_tx_434_9_1_2_4_8_16

@W: CG532 :"/home/awhite/Documents/Projects/fpga_led_display/src/uart_tx.v":67:1:67:7|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":1:7:1:14|Synthesizing module debugger in library work.

	DIVIDER_TICKS_WIDTH=5'b10110
	DIVIDER_TICKS=22'b1000101010110111010111
	DATA_WIDTH=32'b00000000000000000000000011000000
	DATA_WIDTH_BASE2=32'b00000000000000000000000000001000
	UART_TICKS_PER_BIT=9'b110110010
	UART_TICKS_PER_BIT_SIZE=4'b1001
	STATE_IDLE=5'b00001
	STATE_START=5'b00010
	STATE_SEND=5'b00100
	STATE_WAIT=5'b01000
   Generated name = debugger_22_2272727_192s_8s_434_9_1_2_4_8

@W: CG532 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":65:4:65:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/awhite/Documents/Projects/fpga_led_display/src/main.v":2:7:2:10|Synthesizing module main in library work.

@W: CG133 :"/home/awhite/Documents/Projects/fpga_led_display/src/main.v":69:5:69:21|Object global_reset_init is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"/home/awhite/Documents/Projects/fpga_led_display/src/main.v":184:1:184:6|Register bit reset_cnt[5] is always 1.
@W: CL260 :"/home/awhite/Documents/Projects/fpga_led_display/src/main.v":184:1:184:6|Pruning register bit 5 of reset_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/awhite/Documents/Projects/fpga_led_display/src/debugger.v":76:4:76:9|Trying to extract state machine for register currentState.
Extracted state machine for register currentState
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL201 :"/home/awhite/Documents/Projects/fpga_led_display/src/uart_tx.v":140:1:140:6|Trying to extract state machine for register currentState.
Extracted state machine for register currentState
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":169:4:169:9|Trying to extract state machine for register currentState.
Extracted state machine for register currentState
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL159 :"/home/awhite/Documents/Projects/fpga_led_display/src/multimem.v":2:26:2:32|Input DataInB is unused.
@N: CL159 :"/home/awhite/Documents/Projects/fpga_led_display/src/multimem.v":3:4:3:11|Input ClockEnA is unused.
@N: CL159 :"/home/awhite/Documents/Projects/fpga_led_display/src/multimem.v":3:14:3:21|Input ClockEnB is unused.
@N: CL159 :"/home/awhite/Documents/Projects/fpga_led_display/src/multimem.v":3:24:3:26|Input WrA is unused.
@N: CL159 :"/home/awhite/Documents/Projects/fpga_led_display/src/multimem.v":3:29:3:31|Input WrB is unused.
@W: CL156 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/newram3.v":129:23:129:57|*Input un1_PortAWriteEnable[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/newram3.v":130:22:130:54|*Input un1_PortAReadEnable[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/newram3.v":131:18:131:42|*Input un1_PortADataIn[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL247 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/syncore_ram.v":77:21:77:35|Input port bit 1 of PortWriteEnable[1:0] is unused

@W: CL246 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/syncore_ram.v":80:30:80:39|Input port bits 17 to 9 of PortDataIn[17:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/awhite/Documents/Projects/fpga_led_display/src/mem_core/syncore_ram.v":78:21:78:34|Input PortReadEnable is unused.
@N: CL201 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":114:1:114:6|Trying to extract state machine for register cmd_line_state.
Extracted state machine for register cmd_line_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"/home/awhite/Documents/Projects/fpga_led_display/src/control_module.v":114:1:114:6|Initial value is not supported on state machine cmd_line_state
@N: CL201 :"/home/awhite/Documents/Projects/fpga_led_display/src/debug_uart_rx.v":169:4:169:9|Trying to extract state machine for register currentState.
Extracted state machine for register currentState
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL190 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Optimizing register bit widthState[62] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Pruning register bit 62 of widthState[62:12]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Optimizing register bit widthState[61] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Pruning register bit 61 of widthState[61:12]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Optimizing register bit widthState[60] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Pruning register bit 60 of widthState[60:12]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Trying to extract state machine for register currentState.
Extracted state machine for register currentState
State machine has 6 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
@W: CL190 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Optimizing register bit widthState[59] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Pruning register bit 59 of widthState[59:12]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Optimizing register bit widthState[58] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/home/awhite/Documents/Projects/fpga_led_display/src/fm6126init.v":182:1:182:6|Pruning register bit 58 of widthState[58:12]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
