 Timing Path to values[106][11] 
  
 Path Start Point : values_reg[106][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.63111  15.1944  19.8256           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][11]/Q            DFF_X1        Rise  0.1120 0.1120 0.0350             9.00556  5        14.0056           1       100      F             | 
|    values[106][11]                                Rise  0.1390 0.0270 0.0350    0.0260            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0610        | 
--------------------------------------------------------------


 Timing Path to values[104][13] 
  
 Path Start Point : values_reg[104][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][13]/Q            DFF_X1        Rise  0.1110 0.1110 0.0330             8.35321  5        13.3532           1       100      F             | 
|    values[104][13]                                Rise  0.1320 0.0210 0.0330    0.0200            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to values[104][1] 
  
 Path Start Point : values_reg[104][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][1]/Q             DFF_X1        Rise  0.1110 0.1110 0.0330             8.23629  5        13.2363           1       100      F             | 
|    values[104][1]                                 Rise  0.1320 0.0210 0.0330    0.0200            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to values[104][0] 
  
 Path Start Point : values_reg[104][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][0]/Q             DFF_X1        Rise  0.1120 0.1120 0.0350             8.94634  5        13.9463           1       100      F             | 
|    values[104][0]                                 Rise  0.1320 0.0200 0.0350    0.0190            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to values[101][13] 
  
 Path Start Point : values_reg[101][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47815  15.1944  19.6726           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][13]/Q            DFF_X1        Rise  0.1110 0.1110 0.0330             8.29979  5        13.2998           1       100      F             | 
|    values[101][13]                                Rise  0.1310 0.0200 0.0330    0.0190            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to values[104][15] 
  
 Path Start Point : values_reg[104][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][15]/Q            DFF_X1        Rise  0.1110 0.1110 0.0340             8.62028  5        13.6203           1       100      F             | 
|    values[104][15]                                Rise  0.1310 0.0200 0.0340    0.0190            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to values[104][12] 
  
 Path Start Point : values_reg[104][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][12]/Q            DFF_X1        Rise  0.1100 0.1100 0.0320             7.95525  5        12.9552           1       100      F             | 
|    values[104][12]                                Rise  0.1310 0.0210 0.0320    0.0200            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to values[105][12] 
  
 Path Start Point : values_reg[105][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[105][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[105]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[105]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.84863  15.1944  19.0431           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[105][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[105][12]/Q            DFF_X1        Rise  0.1100 0.1100 0.0320             7.80384  5        12.8038           1       100      F             | 
|    values[105][12]                                Rise  0.1310 0.0210 0.0320    0.0200            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to values[31][11] 
  
 Path Start Point : values_reg[31][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[31][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.53919  15.1944  19.7336           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[31][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[31][11]/Q            DFF_X1        Rise  0.1090 0.1090 0.0310             7.51076  5        12.5108           1       100      F             | 
|    values[31][11]                                Rise  0.1310 0.0220 0.0310    0.0210            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to values[102][0] 
  
 Path Start Point : values_reg[102][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[102][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[102]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[102]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.95635  15.1944  20.1508           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[102][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[102][0]/Q             DFF_X1        Rise  0.1100 0.1100 0.0320             7.94822  5        12.9482           1       100      F             | 
|    values[102][0]                                 Rise  0.1300 0.0200 0.0320    0.0190            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to values[103][14] 
  
 Path Start Point : values_reg[103][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[103][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[103]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[103]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.75438  15.1944  19.9488           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[103][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[103][14]/Q            DFF_X1        Rise  0.1080 0.1080 0.0310             7.29169  5        12.2917           1       100      F             | 
|    values[103][14]                                Rise  0.1300 0.0220 0.0310    0.0210            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to values[103][2] 
  
 Path Start Point : values_reg[103][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[103][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[103]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[103]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.75438  15.1944  19.9488           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[103][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[103][2]/Q             DFF_X1        Rise  0.1090 0.1090 0.0310             7.39278  5        12.3928           1       100      F             | 
|    values[103][2]                                 Rise  0.1300 0.0210 0.0310    0.0200            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to values[106][2] 
  
 Path Start Point : values_reg[106][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.63111  15.1944  19.8256           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][2]/Q             DFF_X1        Rise  0.1100 0.1100 0.0330             8.15416  5        13.1542           1       100      F             | 
|    values[106][2]                                 Rise  0.1300 0.0200 0.0330    0.0190            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


 Timing Path to values[104][14] 
  
 Path Start Point : values_reg[104][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][14]/Q            DFF_X1        Rise  0.1120 0.1120 0.0340             8.68865  5        13.6886           1       100      F             | 
|    values[104][14]                                Rise  0.1290 0.0170 0.0340    0.0150            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0710        | 
--------------------------------------------------------------


 Timing Path to values[106][1] 
  
 Path Start Point : values_reg[106][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.63111  15.1944  19.8256           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][1]/Q             DFF_X1        Rise  0.1120 0.1120 0.0340             8.86121  5        13.8612           1       100      F             | 
|    values[106][1]                                 Rise  0.1290 0.0170 0.0340    0.0150            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0710        | 
--------------------------------------------------------------


 Timing Path to values[108][6] 
  
 Path Start Point : values_reg[108][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[108][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[108]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[108]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.16817  15.1944  19.3626           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[108][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[108][6]/Q             DFF_X1        Rise  0.1090 0.1090 0.0320             7.77273  5        12.7727           1       100      F             | 
|    values[108][6]                                 Rise  0.1290 0.0200 0.0320    0.0190            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0710        | 
--------------------------------------------------------------


 Timing Path to values[101][4] 
  
 Path Start Point : values_reg[101][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47815  15.1944  19.6726           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][4]/Q             DFF_X1        Rise  0.1100 0.1100 0.0330             8.04859  5        13.0486           1       100      F             | 
|    values[101][4]                                 Rise  0.1280 0.0180 0.0330    0.0170            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to values[102][5] 
  
 Path Start Point : values_reg[102][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[102][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[102]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[102]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.95635  15.1944  20.1508           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[102][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[102][5]/Q             DFF_X1        Rise  0.1090 0.1090 0.0320             7.72944  5        12.7294           1       100      F             | 
|    values[102][5]                                 Rise  0.1280 0.0190 0.0320    0.0180            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to values[106][3] 
  
 Path Start Point : values_reg[106][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.63111  15.1944  19.8256           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][3]/Q             DFF_X1        Rise  0.1100 0.1100 0.0320             7.85624  5        12.8562           1       100      F             | 
|    values[106][3]                                 Rise  0.1280 0.0180 0.0320    0.0170            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to values[107][11] 
  
 Path Start Point : values_reg[107][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[107][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[107]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[107]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.62316  15.1944  19.8176           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[107][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[107][11]/Q            DFF_X1        Rise  0.1110 0.1110 0.0330             8.4331   5        13.4331           1       100      F             | 
|    values[107][11]                                Rise  0.1280 0.0170 0.0330    0.0150            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to values[49][14] 
  
 Path Start Point : values_reg[49][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[49][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.54601  15.1944  20.7405           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[49][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[49][14]/Q            DFF_X1        Rise  0.1090 0.1090 0.0310             7.40834  5        12.4083           1       100      F             | 
|    values[49][14]                                Rise  0.1280 0.0190 0.0310    0.0180            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to values[105][11] 
  
 Path Start Point : values_reg[105][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[105][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[105]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[105]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.84863  15.1944  19.0431           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[105][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[105][11]/Q            DFF_X1        Rise  0.1090 0.1090 0.0320             7.66906  5        12.6691           1       100      F             | 
|    values[105][11]                                Rise  0.1270 0.0180 0.0320    0.0170            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to values[106][10] 
  
 Path Start Point : values_reg[106][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.63111  15.1944  19.8256           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][10]/Q            DFF_X1        Rise  0.1080 0.1080 0.0300             7.13011  5        12.1301           1       100      F             | 
|    values[106][10]                                Rise  0.1270 0.0190 0.0300    0.0180            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to values[31][14] 
  
 Path Start Point : values_reg[31][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[31][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.53919  15.1944  19.7336           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[31][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[31][14]/Q            DFF_X1        Rise  0.1070 0.1070 0.0300             6.75662  5        11.7566           1       100      F             | 
|    values[31][14]                                Rise  0.1270 0.0200 0.0300    0.0190            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to values[101][2] 
  
 Path Start Point : values_reg[101][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47815  15.1944  19.6726           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][2]/Q             DFF_X1        Rise  0.1110 0.1110 0.0330             8.39022  5        13.3902           1       100      F             | 
|    values[101][2]                                 Rise  0.1260 0.0150 0.0330    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to values[103][10] 
  
 Path Start Point : values_reg[103][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[103][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[103]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[103]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.75438  15.1944  19.9488           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[103][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[103][10]/Q            DFF_X1        Rise  0.1070 0.1070 0.0300             6.70723  5        11.7072           1       100      F             | 
|    values[103][10]                                Rise  0.1260 0.0190 0.0300    0.0180            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to values[103][1] 
  
 Path Start Point : values_reg[103][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[103][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[103]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[103]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.75438  15.1944  19.9488           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[103][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[103][1]/Q             DFF_X1        Rise  0.1080 0.1080 0.0300             6.95705  5        11.957            1       100      F             | 
|    values[103][1]                                 Rise  0.1260 0.0180 0.0300    0.0170            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to values[104][6] 
  
 Path Start Point : values_reg[104][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][6]/Q             DFF_X1        Rise  0.1090 0.1090 0.0310             7.56065  5        12.5607           1       100      F             | 
|    values[104][6]                                 Rise  0.1260 0.0170 0.0310    0.0160            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to values[108][1] 
  
 Path Start Point : values_reg[108][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[108][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[108]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[108]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.16817  15.1944  19.3626           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[108][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[108][1]/Q             DFF_X1        Rise  0.1100 0.1100 0.0330             8.14441  5        13.1444           1       100      F             | 
|    values[108][1]                                 Rise  0.1260 0.0160 0.0330    0.0150            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to values[0][1] 
  
 Path Start Point : values_reg[0][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.60707  15.1944  19.8015           16      100      FA   K        | 
| Data Path:                                                                                                                                                | 
|    values_reg[0][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[0][1]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.12192  5        11.1219           1       100      F             | 
|    values[0][1]                                 Rise  0.1250 0.0190 0.0280    0.0190            5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to values[101][1] 
  
 Path Start Point : values_reg[101][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47815  15.1944  19.6726           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][1]/Q             DFF_X1        Rise  0.1090 0.1090 0.0310             7.48161  5        12.4816           1       100      F             | 
|    values[101][1]                                 Rise  0.1250 0.0160 0.0310    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to values[102][2] 
  
 Path Start Point : values_reg[102][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[102][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[102]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[102]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.95635  15.1944  20.1508           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[102][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[102][2]/Q             DFF_X1        Rise  0.1100 0.1100 0.0330             8.08614  5        13.0861           1       100      F             | 
|    values[102][2]                                 Rise  0.1250 0.0150 0.0330    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to values[106][9] 
  
 Path Start Point : values_reg[106][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.63111  15.1944  19.8256           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][9]/Q             DFF_X1        Rise  0.1080 0.1080 0.0300             7.05613  5        12.0561           1       100      F             | 
|    values[106][9]                                 Rise  0.1250 0.0170 0.0300    0.0160            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to values[110][14] 
  
 Path Start Point : values_reg[110][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[110][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[110]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[110]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7051   15.1944  19.8995           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[110][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[110][14]/Q            DFF_X1        Rise  0.1060 0.1060 0.0290             6.32783  5        11.3278           1       100      F             | 
|    values[110][14]                                Rise  0.1250 0.0190 0.0290    0.0180            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to values[115][0] 
  
 Path Start Point : values_reg[115][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[115][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[115]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[115]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.72306  15.1944  19.9175           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[115][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[115][0]/Q             DFF_X1        Rise  0.1050 0.1050 0.0280             5.84348  5        10.8435           1       100      F             | 
|    values[115][0]                                 Rise  0.1250 0.0200 0.0280    0.0190            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to values[16][5] 
  
 Path Start Point : values_reg[16][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[16][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[16]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[16]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0510             5.85983  15.1944  21.0543           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[16][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[16][5]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.51389  5        11.5139           1       100      F             | 
|    values[16][5]                                 Rise  0.1250 0.0180 0.0290    0.0170            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to values[31][12] 
  
 Path Start Point : values_reg[31][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[31][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.53919  15.1944  19.7336           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[31][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[31][12]/Q            DFF_X1        Rise  0.1070 0.1070 0.0300             6.86657  5        11.8666           1       100      F             | 
|    values[31][12]                                Rise  0.1250 0.0180 0.0300    0.0170            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to values[31][4] 
  
 Path Start Point : values_reg[31][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[31][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.53919  15.1944  19.7336           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[31][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[31][4]/Q             DFF_X1        Rise  0.1060 0.1060 0.0290             6.40956  5        11.4096           1       100      F             | 
|    values[31][4]                                 Rise  0.1250 0.0190 0.0290    0.0180            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to values[0][15] 
  
 Path Start Point : values_reg[0][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.60707  15.1944  19.8015           16      100      FA   K        | 
| Data Path:                                                                                                                                                | 
|    values_reg[0][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[0][15]/Q            DFF_X1        Rise  0.1070 0.1070 0.0290             6.65875  5        11.6587           1       100      F             | 
|    values[0][15]                                Rise  0.1240 0.0170 0.0290    0.0160            5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[0][7] 
  
 Path Start Point : values_reg[0][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.60707  15.1944  19.8015           16      100      FA   K        | 
| Data Path:                                                                                                                                                | 
|    values_reg[0][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[0][7]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.18651  5        11.1865           1       100      F             | 
|    values[0][7]                                 Rise  0.1240 0.0180 0.0280    0.0170            5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[0][2] 
  
 Path Start Point : values_reg[0][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.60707  15.1944  19.8015           16      100      FA   K        | 
| Data Path:                                                                                                                                                | 
|    values_reg[0][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[0][2]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.14787  5        11.1479           1       100      F             | 
|    values[0][2]                                 Rise  0.1240 0.0180 0.0280    0.0170            5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[101][14] 
  
 Path Start Point : values_reg[101][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47815  15.1944  19.6726           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][14]/Q            DFF_X1        Rise  0.1090 0.1090 0.0310             7.44225  5        12.4422           1       100      F             | 
|    values[101][14]                                Rise  0.1240 0.0150 0.0310    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[102][4] 
  
 Path Start Point : values_reg[102][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[102][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[102]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[102]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.95635  15.1944  20.1508           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[102][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[102][4]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.62031  5        11.6203           1       100      F             | 
|    values[102][4]                                 Rise  0.1240 0.0170 0.0290    0.0160            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[103][13] 
  
 Path Start Point : values_reg[103][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[103][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[103]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[103]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.75438  15.1944  19.9488           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[103][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[103][13]/Q            DFF_X1        Rise  0.1090 0.1090 0.0310             7.36206  5        12.3621           1       100      F             | 
|    values[103][13]                                Rise  0.1240 0.0150 0.0310    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[103][7] 
  
 Path Start Point : values_reg[103][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[103][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[103]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[103]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.75438  15.1944  19.9488           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[103][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[103][7]/Q             DFF_X1        Rise  0.1060 0.1060 0.0290             6.38876  5        11.3888           1       100      F             | 
|    values[103][7]                                 Rise  0.1240 0.0180 0.0290    0.0170            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[104][10] 
  
 Path Start Point : values_reg[104][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][10]/Q            DFF_X1        Rise  0.1080 0.1080 0.0310             7.20981  5        12.2098           1       100      F             | 
|    values[104][10]                                Rise  0.1240 0.0160 0.0310    0.0150            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[105][13] 
  
 Path Start Point : values_reg[105][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[105][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[105]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[105]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.84863  15.1944  19.0431           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[105][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[105][13]/Q            DFF_X1        Rise  0.1080 0.1080 0.0300             6.99515  5        11.9951           1       100      F             | 
|    values[105][13]                                Rise  0.1240 0.0160 0.0300    0.0150            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[109][6] 
  
 Path Start Point : values_reg[109][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[109][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[109]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[109]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.37569  15.1944  19.5701           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[109][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[109][6]/Q             DFF_X1        Rise  0.1080 0.1080 0.0300             6.96727  5        11.9673           1       100      F             | 
|    values[109][6]                                 Rise  0.1240 0.0160 0.0300    0.0150            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[31][3] 
  
 Path Start Point : values_reg[31][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[31][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.53919  15.1944  19.7336           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[31][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[31][3]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.24353  5        11.2435           1       100      F             | 
|    values[31][3]                                 Rise  0.1240 0.0180 0.0280    0.0170            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[32][1] 
  
 Path Start Point : values_reg[32][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[32][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[32]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[32]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.00509  15.1944  19.1995           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[32][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[32][1]/Q             DFF_X1        Rise  0.1070 0.1070 0.0300             6.74825  5        11.7483           1       100      F             | 
|    values[32][1]                                 Rise  0.1240 0.0170 0.0300    0.0160            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[0][14] 
  
 Path Start Point : values_reg[0][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.60707  15.1944  19.8015           16      100      FA   K        | 
| Data Path:                                                                                                                                                | 
|    values_reg[0][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[0][14]/Q            DFF_X1        Rise  0.1060 0.1060 0.0290             6.3262   5        11.3262           1       100      F             | 
|    values[0][14]                                Rise  0.1230 0.0170 0.0290    0.0160            5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[101][7] 
  
 Path Start Point : values_reg[101][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47815  15.1944  19.6726           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][7]/Q             DFF_X1        Rise  0.1080 0.1080 0.0310             7.21385  5        12.2139           1       100      F             | 
|    values[101][7]                                 Rise  0.1230 0.0150 0.0310    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[101][5] 
  
 Path Start Point : values_reg[101][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47815  15.1944  19.6726           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][5]/Q             DFF_X1        Rise  0.1080 0.1080 0.0300             7.00876  5        12.0088           1       100      F             | 
|    values[101][5]                                 Rise  0.1230 0.0150 0.0300    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[102][6] 
  
 Path Start Point : values_reg[102][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[102][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[102]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[102]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.95635  15.1944  20.1508           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[102][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[102][6]/Q             DFF_X1        Rise  0.1100 0.1100 0.0320             7.84273  5        12.8427           1       100      F             | 
|    values[102][6]                                 Rise  0.1230 0.0130 0.0320    0.0120            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[106][14] 
  
 Path Start Point : values_reg[106][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.63111  15.1944  19.8256           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][14]/Q            DFF_X1        Rise  0.1080 0.1080 0.0310             7.28982  5        12.2898           1       100      F             | 
|    values[106][14]                                Rise  0.1230 0.0150 0.0310    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[106][12] 
  
 Path Start Point : values_reg[106][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.63111  15.1944  19.8256           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][12]/Q            DFF_X1        Rise  0.1080 0.1080 0.0320             7.4275   5        12.4275           1       100      F             | 
|    values[106][12]                                Rise  0.1230 0.0150 0.0320    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[107][13] 
  
 Path Start Point : values_reg[107][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[107][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[107]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[107]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.62316  15.1944  19.8176           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[107][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[107][13]/Q            DFF_X1        Rise  0.1080 0.1080 0.0300             6.91645  5        11.9165           1       100      F             | 
|    values[107][13]                                Rise  0.1230 0.0150 0.0300    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[108][14] 
  
 Path Start Point : values_reg[108][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[108][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[108]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[108]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.16817  15.1944  19.3626           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[108][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[108][14]/Q            DFF_X1        Rise  0.1080 0.1080 0.0310             7.249    5        12.249            1       100      F             | 
|    values[108][14]                                Rise  0.1230 0.0150 0.0310    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[11][6] 
  
 Path Start Point : values_reg[11][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[11][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.2171   15.1944  19.4115           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[11][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[11][6]/Q             DFF_X1        Rise  0.1060 0.1060 0.0290             6.45282  5        11.4528           1       100      F             | 
|    values[11][6]                                 Rise  0.1230 0.0170 0.0290    0.0160            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[31][7] 
  
 Path Start Point : values_reg[31][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[31][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.53919  15.1944  19.7336           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[31][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[31][7]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.04654  5        11.0465           1       100      F             | 
|    values[31][7]                                 Rise  0.1230 0.0170 0.0280    0.0170            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[32][15] 
  
 Path Start Point : values_reg[32][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[32][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[32]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[32]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.00509  15.1944  19.1995           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[32][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[32][15]/Q            DFF_X1        Rise  0.1060 0.1060 0.0290             6.38674  5        11.3867           1       100      F             | 
|    values[32][15]                                Rise  0.1230 0.0170 0.0290    0.0160            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[49][9] 
  
 Path Start Point : values_reg[49][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[49][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.54601  15.1944  20.7405           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[49][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[49][9]/Q             DFF_X1        Rise  0.1060 0.1060 0.0290             6.47304  5        11.473            1       100      F             | 
|    values[49][9]                                 Rise  0.1230 0.0170 0.0290    0.0160            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to values[0][10] 
  
 Path Start Point : values_reg[0][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.60707  15.1944  19.8015           16      100      FA   K        | 
| Data Path:                                                                                                                                                | 
|    values_reg[0][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[0][10]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.82104  5        10.821            1       100      F             | 
|    values[0][10]                                Rise  0.1220 0.0170 0.0280    0.0160            5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[100][2] 
  
 Path Start Point : values_reg[100][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[100][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[100]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[100]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.6053   15.1944  19.7997           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[100][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[100][2]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.53677  5        11.5368           1       100      F             | 
|    values[100][2]                                 Rise  0.1220 0.0150 0.0290    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[101][9] 
  
 Path Start Point : values_reg[101][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47815  15.1944  19.6726           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][9]/Q             DFF_X1        Rise  0.1080 0.1080 0.0310             7.2369   5        12.2369           1       100      F             | 
|    values[101][9]                                 Rise  0.1220 0.0140 0.0310    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[102][3] 
  
 Path Start Point : values_reg[102][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[102][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[102]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[102]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.95635  15.1944  20.1508           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[102][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[102][3]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.68675  5        11.6867           1       100      F             | 
|    values[102][3]                                 Rise  0.1220 0.0150 0.0290    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[103][6] 
  
 Path Start Point : values_reg[103][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[103][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[103]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[103]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.75438  15.1944  19.9488           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[103][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[103][6]/Q             DFF_X1        Rise  0.1070 0.1070 0.0300             6.72599  5        11.726            1       100      F             | 
|    values[103][6]                                 Rise  0.1220 0.0150 0.0300    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[103][4] 
  
 Path Start Point : values_reg[103][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[103][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[103]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[103]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.75438  15.1944  19.9488           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[103][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[103][4]/Q             DFF_X1        Rise  0.1060 0.1060 0.0290             6.24812  5        11.2481           1       100      F             | 
|    values[103][4]                                 Rise  0.1220 0.0160 0.0290    0.0150            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[105][10] 
  
 Path Start Point : values_reg[105][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[105][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[105]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[105]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.84863  15.1944  19.0431           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[105][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[105][10]/Q            DFF_X1        Rise  0.1070 0.1070 0.0290             6.62397  5        11.624            1       100      F             | 
|    values[105][10]                                Rise  0.1220 0.0150 0.0290    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[107][1] 
  
 Path Start Point : values_reg[107][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[107][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[107]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[107]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.62316  15.1944  19.8176           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[107][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[107][1]/Q             DFF_X1        Rise  0.1080 0.1080 0.0300             6.99573  5        11.9957           1       100      F             | 
|    values[107][1]                                 Rise  0.1220 0.0140 0.0300    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[110][13] 
  
 Path Start Point : values_reg[110][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[110][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[110]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[110]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7051   15.1944  19.8995           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[110][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[110][13]/Q            DFF_X1        Rise  0.1060 0.1060 0.0290             6.34776  5        11.3478           1       100      F             | 
|    values[110][13]                                Rise  0.1220 0.0160 0.0290    0.0150            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[111][13] 
  
 Path Start Point : values_reg[111][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[111][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[111]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[111]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0530             6.53651  15.1944  21.731            16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[111][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[111][13]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.82703  5        10.827            1       100      F             | 
|    values[111][13]                                Rise  0.1220 0.0170 0.0280    0.0160            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[32][12] 
  
 Path Start Point : values_reg[32][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[32][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[32]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[32]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.00509  15.1944  19.1995           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[32][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[32][12]/Q            DFF_X1        Rise  0.1060 0.1060 0.0290             6.2993   5        11.2993           1       100      F             | 
|    values[32][12]                                Rise  0.1220 0.0160 0.0290    0.0150            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[49][10] 
  
 Path Start Point : values_reg[49][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[49][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.54601  15.1944  20.7405           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[49][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[49][10]/Q            DFF_X1        Rise  0.1110 0.1110 0.0340             8.47413  5        13.4741           1       100      F             | 
|    values[49][10]                                Rise  0.1220 0.0110 0.0340    0.0100            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[49][3] 
  
 Path Start Point : values_reg[49][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[49][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.54601  15.1944  20.7405           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[49][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[49][3]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.60638  5        11.6064           1       100      F             | 
|    values[49][3]                                 Rise  0.1220 0.0150 0.0290    0.0140            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[49][1] 
  
 Path Start Point : values_reg[49][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[49][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.54601  15.1944  20.7405           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[49][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[49][1]/Q             DFF_X1        Rise  0.1060 0.1060 0.0290             6.27677  5        11.2768           1       100      F             | 
|    values[49][1]                                 Rise  0.1220 0.0160 0.0290    0.0150            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to values[0][12] 
  
 Path Start Point : values_reg[0][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.60707  15.1944  19.8015           16      100      FA   K        | 
| Data Path:                                                                                                                                                | 
|    values_reg[0][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[0][12]/Q            DFF_X1        Rise  0.1060 0.1060 0.0280             6.13691  5        11.1369           1       100      F             | 
|    values[0][12]                                Rise  0.1210 0.0150 0.0280    0.0140            5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[100][5] 
  
 Path Start Point : values_reg[100][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[100][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[100]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[100]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.6053   15.1944  19.7997           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[100][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[100][5]/Q             DFF_X1        Rise  0.1070 0.1070 0.0300             6.87707  5        11.8771           1       100      F             | 
|    values[100][5]                                 Rise  0.1210 0.0140 0.0300    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[101][12] 
  
 Path Start Point : values_reg[101][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47815  15.1944  19.6726           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][12]/Q            DFF_X1        Rise  0.1080 0.1080 0.0310             7.25045  5        12.2504           1       100      F             | 
|    values[101][12]                                Rise  0.1210 0.0130 0.0310    0.0120            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[101][0] 
  
 Path Start Point : values_reg[101][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47815  15.1944  19.6726           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][0]/Q             DFF_X1        Rise  0.1060 0.1060 0.0290             6.39081  5        11.3908           1       100      F             | 
|    values[101][0]                                 Rise  0.1210 0.0150 0.0290    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[102][15] 
  
 Path Start Point : values_reg[102][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[102][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[102]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[102]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.95635  15.1944  20.1508           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[102][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[102][15]/Q            DFF_X1        Rise  0.1090 0.1090 0.0310             7.40148  5        12.4015           1       100      F             | 
|    values[102][15]                                Rise  0.1210 0.0120 0.0310    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[103][11] 
  
 Path Start Point : values_reg[103][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[103][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[103]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[103]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.75438  15.1944  19.9488           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[103][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[103][11]/Q            DFF_X1        Rise  0.1060 0.1060 0.0290             6.27629  5        11.2763           1       100      F             | 
|    values[103][11]                                Rise  0.1210 0.0150 0.0290    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[107][10] 
  
 Path Start Point : values_reg[107][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[107][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[107]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[107]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.62316  15.1944  19.8176           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[107][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[107][10]/Q            DFF_X1        Rise  0.1060 0.1060 0.0290             6.40371  5        11.4037           1       100      F             | 
|    values[107][10]                                Rise  0.1210 0.0150 0.0290    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[108][7] 
  
 Path Start Point : values_reg[108][7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[108][7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[108]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[108]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.16817  15.1944  19.3626           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[108][7]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[108][7]/Q             DFF_X1        Rise  0.1070 0.1070 0.0300             6.7802   5        11.7802           1       100      F             | 
|    values[108][7]                                 Rise  0.1210 0.0140 0.0300    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[108][4] 
  
 Path Start Point : values_reg[108][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[108][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[108]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[108]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.16817  15.1944  19.3626           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[108][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[108][4]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.65521  5        11.6552           1       100      F             | 
|    values[108][4]                                 Rise  0.1210 0.0140 0.0290    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[109][14] 
  
 Path Start Point : values_reg[109][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[109][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[109]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[109]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.37569  15.1944  19.5701           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[109][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[109][14]/Q            DFF_X1        Rise  0.1080 0.1080 0.0300             6.95016  5        11.9502           1       100      F             | 
|    values[109][14]                                Rise  0.1210 0.0130 0.0300    0.0120            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[109][0] 
  
 Path Start Point : values_reg[109][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[109][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[109]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[109]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.37569  15.1944  19.5701           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[109][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[109][0]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.50901  5        11.509            1       100      F             | 
|    values[109][0]                                 Rise  0.1210 0.0140 0.0290    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[16][6] 
  
 Path Start Point : values_reg[16][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[16][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[16]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[16]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0510             5.85983  15.1944  21.0543           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[16][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[16][6]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.05062  5        11.0506           1       100      F             | 
|    values[16][6]                                 Rise  0.1210 0.0150 0.0280    0.0140            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[41][1] 
  
 Path Start Point : values_reg[41][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[41][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[41]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[41]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.4592   15.1944  20.6537           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[41][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[41][1]/Q             DFF_X1        Rise  0.1060 0.1060 0.0290             6.2982   5        11.2982           1       100      F             | 
|    values[41][1]                                 Rise  0.1210 0.0150 0.0290    0.0140            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[49][15] 
  
 Path Start Point : values_reg[49][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[49][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.54601  15.1944  20.7405           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[49][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[49][15]/Q            DFF_X1        Rise  0.1080 0.1080 0.0300             7.1287   5        12.1287           1       100      F             | 
|    values[49][15]                                Rise  0.1210 0.0130 0.0300    0.0120            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[49][0] 
  
 Path Start Point : values_reg[49][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[49][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[49]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[49]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.54601  15.1944  20.7405           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[49][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[49][0]/Q             DFF_X1        Rise  0.1060 0.1060 0.0290             6.38032  5        11.3803           1       100      F             | 
|    values[49][0]                                 Rise  0.1210 0.0150 0.0290    0.0140            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[68][1] 
  
 Path Start Point : values_reg[68][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[68][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[68]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[68]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.30264  15.1944  20.4971           16      100      FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[68][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[68][1]/Q             DFF_X1        Rise  0.1040 0.1040 0.0270             5.40893  5        10.4089           1       100      F             | 
|    values[68][1]                                 Rise  0.1210 0.0170 0.0270    0.0170            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to values[0][8] 
  
 Path Start Point : values_reg[0][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[0][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[0]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[0]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.60707  15.1944  19.8015           16      100      FA   K        | 
| Data Path:                                                                                                                                                | 
|    values_reg[0][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[0][8]/Q             DFF_X1        Rise  0.1060 0.1060 0.0290             6.39774  5        11.3977           1       100      F             | 
|    values[0][8]                                 Rise  0.1200 0.0140 0.0290    0.0130            5                                           c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to values[102][1] 
  
 Path Start Point : values_reg[102][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[102][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[102]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[102]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.95635  15.1944  20.1508           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[102][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[102][1]/Q             DFF_X1        Rise  0.1080 0.1080 0.0300             6.91802  5        11.918            1       100      F             | 
|    values[102][1]                                 Rise  0.1200 0.0120 0.0300    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to values[103][15] 
  
 Path Start Point : values_reg[103][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[103][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[103]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[103]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.75438  15.1944  19.9488           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[103][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[103][15]/Q            DFF_X1        Rise  0.1060 0.1060 0.0290             6.4755   5        11.4755           1       100      F             | 
|    values[103][15]                                Rise  0.1200 0.0140 0.0290    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to values[104][11] 
  
 Path Start Point : values_reg[104][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][11]/Q            DFF_X1        Rise  0.1080 0.1080 0.0310             7.2564   5        12.2564           1       100      F             | 
|    values[104][11]                                Rise  0.1200 0.0120 0.0310    0.0110            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to values[105][8] 
  
 Path Start Point : values_reg[105][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[105][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[105]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[105]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.84863  15.1944  19.0431           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[105][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[105][8]/Q             DFF_X1        Rise  0.1060 0.1060 0.0280             6.22616  5        11.2262           1       100      F             | 
|    values[105][8]                                 Rise  0.1200 0.0140 0.0280    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to values[106][13] 
  
 Path Start Point : values_reg[106][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.63111  15.1944  19.8256           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][13]/Q            DFF_X1        Rise  0.1100 0.1100 0.0320             7.96113  5        12.9611           1       100      F             | 
|    values[106][13]                                Rise  0.1200 0.0100 0.0320    0.0090            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to values[107][5] 
  
 Path Start Point : values_reg[107][5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[107][5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[107]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[107]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.62316  15.1944  19.8176           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[107][5]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[107][5]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.61751  5        11.6175           1       100      F             | 
|    values[107][5]                                 Rise  0.1200 0.0130 0.0290    0.0120            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to values[110][11] 
  
 Path Start Point : values_reg[110][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[110][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             91.8795  217.464  309.343           120     100      c    K        | 
|    clk_gate_values_reg[110]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[110]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7051   15.1944  19.8995           16      100      FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[110][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[110][11]/Q            DFF_X1        Rise  0.1060 0.1060 0.0290             6.33766  5        11.3377           1       100      F             | 
|    values[110][11]                                Rise  0.1200 0.0140 0.0290    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1870M)
