// Seed: 2457079953
module module_0;
  logic id_1 = id_1;
  assign module_1.id_0 = 0;
  wire [(  1  ) : 1] id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1
);
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_2;
endmodule
module module_3 (
    input uwire id_0,
    input tri0  id_1,
    input wire  id_2,
    input tri1  id_3,
    inout logic id_4,
    input tri0  id_5
);
  always id_4 = id_4 - id_3;
  final
    #(-1) begin : LABEL_0
      fork
        `define pp_7 0
      join
      if (1) id_4 <= 1;
      if ("")
        if (1) id_4 = 1;
        else if (-1) id_4 <= -1;
        else begin : LABEL_1
          `pp_7 = 1;
        end
    end
  module_2 modCall_1 ();
  assign id_4 = -1 == -1;
  assign id_4 = 1;
  assign id_4 = 1'b0;
endmodule
