diff --git a/board/ar10/ddr.h b/board/ar10/ddr.h
index 1d6406a..c3ba37e 100644
--- a/board/ar10/ddr.h
+++ b/board/ar10/ddr.h
@@ -14,7 +14,7 @@
     #ifdef CONFIG_AR10_DDR_8BIT
      #include "ddr2/xrx300_ddr2_8bit_250M_settings.h"
     #else
-     #include "ddr2/xrx300_ddr2_250M_settings.h"
+     #include "ddr2/xrx300_ddr2_300M_settings_CAS5_2.h"
     #endif 
  #endif
 #elif CONFIG_AR10_DDR1
diff --git a/board/ar10/ddr2/xrx300_ddr2_300M_settings_CAS5_2.h b/board/ar10/ddr2/xrx300_ddr2_300M_settings_CAS5_2.h
new file mode 100755
index 0000000..146e527
--- /dev/null
+++ b/board/ar10/ddr2/xrx300_ddr2_300M_settings_CAS5_2.h
@@ -0,0 +1,73 @@
+//#################################################################
+//NEW DDR2 300 MHz values
+
+#define MC_CCR00_VALUE 0x400
+#define MC_CCR01_VALUE 0x0
+#define MC_CCR02_VALUE 0x20101D1
+#define MC_CCR03_VALUE 0x202040A
+#define MC_CCR04_VALUE 0x30E1303
+#define MC_CCR05_VALUE 0x3020305
+#define MC_CCR06_VALUE 0x3035209
+#define MC_CCR07_VALUE 0x1010000
+#define MC_CCR08_VALUE 0x90504
+#define MC_CCR09_VALUE 0x20000C8
+#define MC_CCR10_VALUE 0x500790B
+#define MC_CCR11_VALUE 0x1000000
+#define MC_CCR12_VALUE 0x91C0027
+#define MC_CCR13_VALUE 0x20000
+#define MC_CCR14_VALUE 0x2A00C8
+#define MC_CCR15_VALUE 0x1000000
+#define MC_CCR16_VALUE 0x0
+#define MC_CCR17_VALUE 0x0
+#define MC_CCR18_VALUE 0x0
+#define MC_CCR19_VALUE 0x202
+#define MC_CCR20_VALUE 0x0
+#define MC_CCR21_VALUE 0x85200
+#define MC_CCR22_VALUE 0x4
+#define MC_CCR23_VALUE 0x0
+#define MC_CCR24_VALUE 0x40852
+#define MC_CCR25_VALUE 0x0
+#define MC_CCR26_VALUE 0x6420000
+#define MC_CCR27_VALUE 0x4
+#define MC_CCR28_VALUE 0x0
+#define MC_CCR29_VALUE 0x40642
+#define MC_CCR30_VALUE 0x0
+//Row Address[26:24]; "000"=15, "001"=14, "010"=13, "011"=12, "100"=11 , "101"=10
+//Bank bit 16
+#define MC_CCR31_VALUE 0x01000000  // 0x02000000 for 64MB
+//Col Address[2:0]; "000"=12, "001"=11, "010"=10, "011"=9, 100=8;
+#define MC_CCR32_VALUE 0x0f0f0A02
+#define MC_CCR33_VALUE 0x1010101
+#define MC_CCR34_VALUE 0x101
+#define MC_CCR35_VALUE 0x10001
+#define MC_CCR36_VALUE 0x10006
+#define MC_CCR37_VALUE 0x0
+#define MC_CCR38_VALUE 0x0
+#define MC_CCR39_VALUE 0x0
+#define MC_CCR40_VALUE 0x0
+#define MC_CCR41_VALUE 0x2000100
+#define MC_CCR42_VALUE 0x0
+#define MC_CCR43_VALUE 0x01010000
+#define MC_CCR44_VALUE 0x1020201
+#define MC_CCR45_VALUE 0x200
+#define MC_CCR46_VALUE 0x0
+#define MC_CCR47_VALUE 0x0
+#define MC_CCR48_VALUE 0x600
+#define MC_CCR49_VALUE 0x79900
+#define MC_CCR50_VALUE 0x2000200
+#define MC_CCR51_VALUE 0x2000200
+#define MC_CCR52_VALUE 0x799
+#define MC_CCR53_VALUE 0x25fd
+#define MC_CCR54_VALUE 0x20405
+#define MC_CCR55_VALUE 0x101
+#define MC_PHYR0_VALUE 0xf0100
+#define MC_PHYR1_VALUE 0xf4013827
+#define MC_PHYR2_VALUE 0x188002c0
+#define MC_PHYR3_VALUE 0xf4013827
+#define MC_PHYR4_VALUE 0x188002c0
+#define MC_PHYR5_VALUE 0x5
+#define MC_PHYR6_VALUE 0xc0092405
+#define MC_PHYR7_VALUE 0x92410
+#define MC_PHYR8_VALUE 0xc0092405
+#define MC_PHYR9_VALUE 0x92410
+
