<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3942" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3942{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3942{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3942{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3942{left:95px;bottom:1088px;}
#t5_3942{left:121px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_3942{left:121px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t7_3942{left:69px;bottom:1045px;}
#t8_3942{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3942{left:95px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.72px;}
#ta_3942{left:95px;bottom:1014px;letter-spacing:-0.13px;}
#tb_3942{left:69px;bottom:988px;}
#tc_3942{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#td_3942{left:69px;bottom:933px;letter-spacing:0.13px;}
#te_3942{left:151px;bottom:933px;letter-spacing:0.15px;word-spacing:0.01px;}
#tf_3942{left:69px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tg_3942{left:69px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3942{left:69px;bottom:866px;}
#ti_3942{left:95px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#tj_3942{left:201px;bottom:869px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tk_3942{left:95px;bottom:852px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tl_3942{left:391px;bottom:852px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3942{left:480px;bottom:852px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3942{left:95px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#to_3942{left:546px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#tp_3942{left:653px;bottom:836px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#tq_3942{left:95px;bottom:819px;letter-spacing:-0.13px;}
#tr_3942{left:95px;bottom:796px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ts_3942{left:374px;bottom:803px;}
#tt_3942{left:95px;bottom:771px;letter-spacing:-0.18px;word-spacing:7.51px;}
#tu_3942{left:140px;bottom:771px;letter-spacing:-0.16px;}
#tv_3942{left:188px;bottom:771px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tw_3942{left:95px;bottom:747px;letter-spacing:-0.18px;word-spacing:7.51px;}
#tx_3942{left:140px;bottom:747px;letter-spacing:-0.19px;}
#ty_3942{left:170px;bottom:747px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_3942{left:95px;bottom:723px;letter-spacing:-0.18px;word-spacing:7.51px;}
#t10_3942{left:140px;bottom:723px;letter-spacing:-0.18px;}
#t11_3942{left:218px;bottom:723px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t12_3942{left:596px;bottom:723px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t13_3942{left:677px;bottom:729px;}
#t14_3942{left:689px;bottom:723px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t15_3942{left:121px;bottom:706px;letter-spacing:-0.52px;}
#t16_3942{left:95px;bottom:681px;letter-spacing:-0.18px;word-spacing:7.51px;}
#t17_3942{left:140px;bottom:681px;letter-spacing:-0.16px;}
#t18_3942{left:246px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_3942{left:95px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_3942{left:95px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1b_3942{left:69px;bottom:615px;}
#t1c_3942{left:95px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t1d_3942{left:258px;bottom:619px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1e_3942{left:95px;bottom:602px;letter-spacing:-0.13px;word-spacing:-0.61px;}
#t1f_3942{left:95px;bottom:585px;letter-spacing:-0.2px;word-spacing:-0.33px;}
#t1g_3942{left:69px;bottom:154px;letter-spacing:-0.16px;}
#t1h_3942{left:91px;bottom:154px;letter-spacing:-0.11px;}
#t1i_3942{left:91px;bottom:137px;letter-spacing:-0.11px;}
#t1j_3942{left:69px;bottom:116px;letter-spacing:-0.11px;}
#t1k_3942{left:91px;bottom:116px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1l_3942{left:309px;bottom:551px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1m_3942{left:395px;bottom:551px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1n_3942{left:81px;bottom:519px;letter-spacing:-0.09px;}
#t1o_3942{left:81px;bottom:504px;letter-spacing:-0.11px;}
#t1p_3942{left:183px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1q_3942{left:293px;bottom:519px;letter-spacing:-0.16px;}
#t1r_3942{left:81px;bottom:475px;}
#t1s_3942{left:183px;bottom:475px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_3942{left:293px;bottom:475px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1u_3942{left:666px;bottom:482px;}
#t1v_3942{left:680px;bottom:475px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t1w_3942{left:293px;bottom:458px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_3942{left:293px;bottom:437px;letter-spacing:-0.11px;}
#t1y_3942{left:293px;bottom:420px;letter-spacing:-0.11px;}
#t1z_3942{left:428px;bottom:427px;}
#t20_3942{left:438px;bottom:420px;letter-spacing:-0.1px;}
#t21_3942{left:81px;bottom:391px;}
#t22_3942{left:183px;bottom:391px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t23_3942{left:183px;bottom:374px;letter-spacing:-0.13px;word-spacing:-0.07px;}
#t24_3942{left:293px;bottom:391px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t25_3942{left:807px;bottom:398px;}
#t26_3942{left:822px;bottom:391px;letter-spacing:-0.07px;}
#t27_3942{left:293px;bottom:374px;letter-spacing:-0.12px;}
#t28_3942{left:293px;bottom:353px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#t29_3942{left:293px;bottom:336px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t2a_3942{left:293px;bottom:319px;letter-spacing:-0.09px;word-spacing:-0.26px;}
#t2b_3942{left:603px;bottom:326px;}
#t2c_3942{left:613px;bottom:319px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t2d_3942{left:293px;bottom:302px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2e_3942{left:81px;bottom:273px;}
#t2f_3942{left:183px;bottom:273px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2g_3942{left:293px;bottom:273px;letter-spacing:-0.12px;}
#t2h_3942{left:293px;bottom:257px;letter-spacing:-0.12px;}
#t2i_3942{left:293px;bottom:240px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_3942{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3942{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3942{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3942{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3942{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3942{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3942{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3942{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3942{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3942{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sb_3942{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3942" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3942Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3942" style="-webkit-user-select: none;"><object width="935" height="1210" data="3942/3942.svg" type="image/svg+xml" id="pdf3942" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3942" class="t s1_3942">25-6 </span><span id="t2_3942" class="t s1_3942">Vol. 3C </span>
<span id="t3_3942" class="t s2_3942">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3942" class="t s3_3942">— </span><span id="t5_3942" class="t s3_3942">IA32_PKRS (64 bits). This field is supported only on processors that support the 1-setting of the “load </span>
<span id="t6_3942" class="t s3_3942">PKRS” VM-entry control. </span>
<span id="t7_3942" class="t s4_3942">• </span><span id="t8_3942" class="t s3_3942">The shadow-stack pointer register SSP (64 bits; 32 bits on processors that do not support Intel 64 archi- </span>
<span id="t9_3942" class="t s3_3942">tecture). This field is supported only on processors that support the 1-setting of the “load CET state” VM-entry </span>
<span id="ta_3942" class="t s3_3942">control. </span>
<span id="tb_3942" class="t s4_3942">• </span><span id="tc_3942" class="t s3_3942">The register SMBASE (32 bits). This register contains the base address of the logical processor’s SMRAM image. </span>
<span id="td_3942" class="t s5_3942">25.4.2 </span><span id="te_3942" class="t s5_3942">Guest Non-Register State </span>
<span id="tf_3942" class="t s3_3942">In addition to the register state described in Section 25.4.1, the guest-state area includes the following fields that </span>
<span id="tg_3942" class="t s3_3942">characterize guest state but which do not correspond to processor registers: </span>
<span id="th_3942" class="t s4_3942">• </span><span id="ti_3942" class="t s6_3942">Activity state </span><span id="tj_3942" class="t s3_3942">(32 bits). This field identifies the logical processor’s activity state. When a logical processor is </span>
<span id="tk_3942" class="t s3_3942">executing instructions normally, it is in the </span><span id="tl_3942" class="t s6_3942">active state</span><span id="tm_3942" class="t s3_3942">. Execution of certain instructions and the occurrence </span>
<span id="tn_3942" class="t s3_3942">of certain events may cause a logical processor to transition to an </span><span id="to_3942" class="t s6_3942">inactive state </span><span id="tp_3942" class="t s3_3942">in which it ceases to execute </span>
<span id="tq_3942" class="t s3_3942">instructions. </span>
<span id="tr_3942" class="t s3_3942">The following activity states are defined: </span>
<span id="ts_3942" class="t s7_3942">1 </span>
<span id="tt_3942" class="t s3_3942">— 0: </span><span id="tu_3942" class="t s6_3942">Active</span><span id="tv_3942" class="t s3_3942">. The logical processor is executing instructions normally. </span>
<span id="tw_3942" class="t s3_3942">— 1: </span><span id="tx_3942" class="t s6_3942">HLT</span><span id="ty_3942" class="t s3_3942">. The logical processor is inactive because it executed the HLT instruction. </span>
<span id="tz_3942" class="t s3_3942">— 2: </span><span id="t10_3942" class="t s6_3942">Shutdown</span><span id="t11_3942" class="t s3_3942">. The logical processor is inactive because it incurred a </span><span id="t12_3942" class="t s6_3942">triple fault </span>
<span id="t13_3942" class="t s7_3942">2 </span>
<span id="t14_3942" class="t s3_3942">or some other serious </span>
<span id="t15_3942" class="t s3_3942">error. </span>
<span id="t16_3942" class="t s3_3942">— 3: </span><span id="t17_3942" class="t s6_3942">Wait-for-SIPI</span><span id="t18_3942" class="t s3_3942">. The logical processor is inactive because it is waiting for a startup-IPI (SIPI). </span>
<span id="t19_3942" class="t s3_3942">Future processors may include support for other activity states. Software should read the VMX capability MSR </span>
<span id="t1a_3942" class="t s3_3942">IA32_VMX_MISC (see Appendix A.6) to determine what activity states are supported. </span>
<span id="t1b_3942" class="t s4_3942">• </span><span id="t1c_3942" class="t s6_3942">Interruptibility state </span><span id="t1d_3942" class="t s3_3942">(32 bits). The IA-32 architecture includes features that permit certain events to be </span>
<span id="t1e_3942" class="t s3_3942">blocked for a period of time. This field contains information about such blocking. Details and the format of this </span>
<span id="t1f_3942" class="t s3_3942">field are given in Table 25-3. </span>
<span id="t1g_3942" class="t s8_3942">1. </span><span id="t1h_3942" class="t s8_3942">Execution of the MWAIT instruction may put a logical processor into an inactive state. However, this VMCS field never reflects this </span>
<span id="t1i_3942" class="t s8_3942">state. See Section 28.1. </span>
<span id="t1j_3942" class="t s8_3942">2. </span><span id="t1k_3942" class="t s8_3942">A triple fault occurs when a logical processor encounters an exception while attempting to deliver a double fault. </span>
<span id="t1l_3942" class="t s9_3942">Table 25-3. </span><span id="t1m_3942" class="t s9_3942">Format of Interruptibility State </span>
<span id="t1n_3942" class="t sa_3942">Bit </span>
<span id="t1o_3942" class="t sa_3942">Position(s) </span>
<span id="t1p_3942" class="t sa_3942">Bit Name </span><span id="t1q_3942" class="t sa_3942">Notes </span>
<span id="t1r_3942" class="t s8_3942">0 </span><span id="t1s_3942" class="t s8_3942">Blocking by STI </span><span id="t1t_3942" class="t s8_3942">See the “STI—Set Interrupt Flag” section in Chapter 4 of the Intel </span>
<span id="t1u_3942" class="t s7_3942">® </span>
<span id="t1v_3942" class="t s8_3942">64 and IA-32 Architectures </span>
<span id="t1w_3942" class="t s8_3942">Software Developer’s Manual, Volume 2B. </span>
<span id="t1x_3942" class="t s8_3942">Execution of STI with RFLAGS.IF = 0 blocks maskable interrupts on the instruction boundary </span>
<span id="t1y_3942" class="t s8_3942">following its execution. </span>
<span id="t1z_3942" class="t sb_3942">1 </span>
<span id="t20_3942" class="t s8_3942">Setting this bit indicates that this blocking is in effect. </span>
<span id="t21_3942" class="t s8_3942">1 </span><span id="t22_3942" class="t s8_3942">Blocking by </span>
<span id="t23_3942" class="t s8_3942">MOV SS </span>
<span id="t24_3942" class="t s8_3942">See Section 6.8.3, “Masking Exceptions and Interrupts When Switching Stacks,” in the Intel </span>
<span id="t25_3942" class="t s7_3942">® </span>
<span id="t26_3942" class="t s8_3942">64 </span>
<span id="t27_3942" class="t s8_3942">and IA-32 Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="t28_3942" class="t s8_3942">Execution of a MOV to SS or a POP to SS blocks or suppresses certain debug exceptions as well </span>
<span id="t29_3942" class="t s8_3942">as interrupts (maskable and nonmaskable) on the instruction boundary following its execution. </span>
<span id="t2a_3942" class="t s8_3942">Setting this bit indicates that this blocking is in effect. </span>
<span id="t2b_3942" class="t sb_3942">2 </span>
<span id="t2c_3942" class="t s8_3942">This document uses the term “blocking </span>
<span id="t2d_3942" class="t s8_3942">by MOV SS,” but it applies equally to POP SS. </span>
<span id="t2e_3942" class="t s8_3942">2 </span><span id="t2f_3942" class="t s8_3942">Blocking by SMI </span><span id="t2g_3942" class="t s8_3942">See Section 32.2, “System Management Interrupt (SMI).” System-management interrupts </span>
<span id="t2h_3942" class="t s8_3942">(SMIs) are disabled while the processor is in system-management mode (SMM). Setting this bit </span>
<span id="t2i_3942" class="t s8_3942">indicates that blocking of SMIs is in effect. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
