module top_module(
	output reg out);

/* Output assignment */
always @(out) begin
	out <= 0;
end

endmodule
