<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_xbar_0_synth_1" LaunchDir="C:/Users/openfpga/Desktop/project/golden/example9_4/project_1.runs/system_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_lmb_bram_1_synth_1" LaunchDir="C:/Users/openfpga/Desktop/project/golden/example9_4/project_1.runs/system_lmb_bram_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_dlmb_bram_if_cntlr_1_synth_1" LaunchDir="C:/Users/openfpga/Desktop/project/golden/example9_4/project_1.runs/system_dlmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_ilmb_bram_if_cntlr_1_synth_1" LaunchDir="C:/Users/openfpga/Desktop/project/golden/example9_4/project_1.runs/system_ilmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="system_dlmb_bram_if_cntlr_1_synth_1"/>
	</Run>
	<Run Id="system_mig_7series_0_0_synth_1" LaunchDir="C:/Users/openfpga/Desktop/project/golden/example9_4/project_1.runs/system_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/Users/openfpga/Desktop/project/golden/example9_4/project_1.runs/system_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_bram_ctrl_0_bram_0_synth_1" LaunchDir="C:/Users/openfpga/Desktop/project/golden/example9_4/project_1.runs/system_axi_bram_ctrl_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_auto_ds_9_synth_1" LaunchDir="C:/Users/openfpga/Desktop/project/golden/example9_4/project_1.runs/system_auto_ds_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/openfpga/Desktop/project/golden/example9_4/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_lmb_bram_1_synth_1"/>
		<Parent Id="system_dlmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="system_ilmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="system_mig_7series_0_0_synth_1"/>
		<Parent Id="system_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="system_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="system_auto_ds_9_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/openfpga/Desktop/project/golden/example9_4/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_lmb_bram_1_synth_1"/>
		<Parent Id="system_dlmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="system_ilmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="system_mig_7series_0_0_synth_1"/>
		<Parent Id="system_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="system_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="system_auto_ds_9_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

