// Seed: 4254343776
module module_0;
  id_1 :
  assert property (@(posedge id_1) id_1)
  else begin : LABEL_0
    `define pp_2 0
    id_1 <= `pp_2;
  end
  always @(posedge "" or posedge "")
  fork
    id_1 = 1;
    id_1 <= id_1;
  join : SymbolIdentifier
endmodule
module module_1 #(
    parameter id_3 = 32'd30,
    parameter id_9 = 32'd90
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire _id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  logic id_13 = -1, id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire [-1 : id_9  !=  id_3] id_15;
endmodule
