<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/evsys.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="c68fa51f-81e7-4d0a-9007-2ee4ec5d6faa"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2evsys_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">evsys.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for EVSYS</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_EVSYS_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_EVSYS_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR EVSYS                                        */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- EVSYS_CTRLA : (EVSYS Offset: 0x00) (R/W 8) Control -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define EVSYS_CTRLA_RESETVALUE                _UINT8_(0x00)                                        </span><span class="comment">/*  (EVSYS_CTRLA) Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define EVSYS_CTRLA_SWRST_Pos                 _UINT8_(0)                                           </span><span class="comment">/* (EVSYS_CTRLA) Software Reset Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define EVSYS_CTRLA_SWRST_Msk                 (_UINT8_(0x1) &lt;&lt; EVSYS_CTRLA_SWRST_Pos)              </span><span class="comment">/* (EVSYS_CTRLA) Software Reset Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define EVSYS_CTRLA_SWRST(value)              (EVSYS_CTRLA_SWRST_Msk &amp; (_UINT8_(value) &lt;&lt; EVSYS_CTRLA_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the EVSYS_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define EVSYS_CTRLA_Msk                       _UINT8_(0x01)                                        </span><span class="comment">/* (EVSYS_CTRLA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* -------- EVSYS_CHSTATUS : (EVSYS Offset: 0x0C) ( R/ 32) Channel Status -------- */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_RESETVALUE             _UINT32_(0x00)                                       </span><span class="comment">/*  (EVSYS_CHSTATUS) Channel Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY0_Pos            _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 0 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY0_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY0_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 0 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY0(value)         (EVSYS_CHSTATUS_USRRDY0_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY0_Pos)) </span><span class="comment">/* Assigment of value for USRRDY0 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY1_Pos            _UINT32_(1)                                          </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 1 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY1_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY1_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 1 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY1(value)         (EVSYS_CHSTATUS_USRRDY1_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY1_Pos)) </span><span class="comment">/* Assigment of value for USRRDY1 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY2_Pos            _UINT32_(2)                                          </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 2 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY2_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY2_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 2 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY2(value)         (EVSYS_CHSTATUS_USRRDY2_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY2_Pos)) </span><span class="comment">/* Assigment of value for USRRDY2 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY3_Pos            _UINT32_(3)                                          </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 3 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY3_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY3_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 3 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY3(value)         (EVSYS_CHSTATUS_USRRDY3_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY3_Pos)) </span><span class="comment">/* Assigment of value for USRRDY3 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY4_Pos            _UINT32_(4)                                          </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 4 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY4_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY4_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 4 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY4(value)         (EVSYS_CHSTATUS_USRRDY4_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY4_Pos)) </span><span class="comment">/* Assigment of value for USRRDY4 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY5_Pos            _UINT32_(5)                                          </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 5 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY5_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY5_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 5 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY5(value)         (EVSYS_CHSTATUS_USRRDY5_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY5_Pos)) </span><span class="comment">/* Assigment of value for USRRDY5 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY6_Pos            _UINT32_(6)                                          </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 6 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY6_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY6_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 6 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY6(value)         (EVSYS_CHSTATUS_USRRDY6_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY6_Pos)) </span><span class="comment">/* Assigment of value for USRRDY6 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY7_Pos            _UINT32_(7)                                          </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 7 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY7_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY7_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 7 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY7(value)         (EVSYS_CHSTATUS_USRRDY7_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY7_Pos)) </span><span class="comment">/* Assigment of value for USRRDY7 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY8_Pos            _UINT32_(8)                                          </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 8 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY8_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY8_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 8 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY8(value)         (EVSYS_CHSTATUS_USRRDY8_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY8_Pos)) </span><span class="comment">/* Assigment of value for USRRDY8 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY9_Pos            _UINT32_(9)                                          </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 9 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY9_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY9_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 9 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY9(value)         (EVSYS_CHSTATUS_USRRDY9_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY9_Pos)) </span><span class="comment">/* Assigment of value for USRRDY9 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY10_Pos           _UINT32_(10)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 10 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY10_Msk           (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY10_Pos)       </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 10 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY10(value)        (EVSYS_CHSTATUS_USRRDY10_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY10_Pos)) </span><span class="comment">/* Assigment of value for USRRDY10 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY11_Pos           _UINT32_(11)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 11 User Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY11_Msk           (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_USRRDY11_Pos)       </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 11 User Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY11(value)        (EVSYS_CHSTATUS_USRRDY11_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY11_Pos)) </span><span class="comment">/* Assigment of value for USRRDY11 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY0_Pos            _UINT32_(16)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 0 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY0_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY0_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 0 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY0(value)         (EVSYS_CHSTATUS_CHBUSY0_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY0_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY0 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY1_Pos            _UINT32_(17)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 1 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY1_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY1_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 1 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY1(value)         (EVSYS_CHSTATUS_CHBUSY1_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY1_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY1 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY2_Pos            _UINT32_(18)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 2 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY2_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY2_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 2 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY2(value)         (EVSYS_CHSTATUS_CHBUSY2_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY2_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY2 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY3_Pos            _UINT32_(19)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 3 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY3_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY3_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 3 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY3(value)         (EVSYS_CHSTATUS_CHBUSY3_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY3_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY3 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY4_Pos            _UINT32_(20)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 4 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY4_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY4_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 4 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY4(value)         (EVSYS_CHSTATUS_CHBUSY4_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY4_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY4 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY5_Pos            _UINT32_(21)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 5 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY5_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY5_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 5 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY5(value)         (EVSYS_CHSTATUS_CHBUSY5_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY5_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY5 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY6_Pos            _UINT32_(22)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 6 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY6_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY6_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 6 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY6(value)         (EVSYS_CHSTATUS_CHBUSY6_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY6_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY6 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY7_Pos            _UINT32_(23)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 7 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY7_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY7_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 7 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY7(value)         (EVSYS_CHSTATUS_CHBUSY7_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY7_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY7 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY8_Pos            _UINT32_(24)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 8 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY8_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY8_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 8 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY8(value)         (EVSYS_CHSTATUS_CHBUSY8_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY8_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY8 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY9_Pos            _UINT32_(25)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 9 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY9_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY9_Pos)        </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 9 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY9(value)         (EVSYS_CHSTATUS_CHBUSY9_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY9_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY9 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY10_Pos           _UINT32_(26)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 10 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY10_Msk           (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY10_Pos)       </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 10 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY10(value)        (EVSYS_CHSTATUS_CHBUSY10_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY10_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY10 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY11_Pos           _UINT32_(27)                                         </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 11 Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY11_Msk           (_UINT32_(0x1) &lt;&lt; EVSYS_CHSTATUS_CHBUSY11_Pos)       </span><span class="comment">/* (EVSYS_CHSTATUS) Channel 11 Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY11(value)        (EVSYS_CHSTATUS_CHBUSY11_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY11_Pos)) </span><span class="comment">/* Assigment of value for CHBUSY11 in the EVSYS_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_Msk                    _UINT32_(0x0FFF0FFF)                                 </span><span class="comment">/* (EVSYS_CHSTATUS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY_Pos             _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_CHSTATUS Position) Channel x User Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY_Msk             (_UINT32_(0xFFF) &lt;&lt; EVSYS_CHSTATUS_USRRDY_Pos)       </span><span class="comment">/* (EVSYS_CHSTATUS Mask) USRRDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_USRRDY(value)          (EVSYS_CHSTATUS_USRRDY_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_USRRDY_Pos)) </span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY_Pos             _UINT32_(16)                                         </span><span class="comment">/* (EVSYS_CHSTATUS Position) Channel xx Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY_Msk             (_UINT32_(0xFFF) &lt;&lt; EVSYS_CHSTATUS_CHBUSY_Pos)       </span><span class="comment">/* (EVSYS_CHSTATUS Mask) CHBUSY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_CHBUSY(value)          (EVSYS_CHSTATUS_CHBUSY_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHSTATUS_CHBUSY_Pos)) </span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* -------- EVSYS_INTENCLR : (EVSYS Offset: 0x10) (R/W 32) Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_RESETVALUE             _UINT32_(0x00)                                       </span><span class="comment">/*  (EVSYS_INTENCLR) Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR0_Pos               _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 0 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR0_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR0_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 0 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR0(value)            (EVSYS_INTENCLR_OVR0_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR0_Pos)) </span><span class="comment">/* Assigment of value for OVR0 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR1_Pos               _UINT32_(1)                                          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 1 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR1_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR1_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 1 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR1(value)            (EVSYS_INTENCLR_OVR1_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR1_Pos)) </span><span class="comment">/* Assigment of value for OVR1 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR2_Pos               _UINT32_(2)                                          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 2 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR2_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR2_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 2 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR2(value)            (EVSYS_INTENCLR_OVR2_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR2_Pos)) </span><span class="comment">/* Assigment of value for OVR2 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR3_Pos               _UINT32_(3)                                          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 3 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR3_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR3_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 3 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR3(value)            (EVSYS_INTENCLR_OVR3_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR3_Pos)) </span><span class="comment">/* Assigment of value for OVR3 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR4_Pos               _UINT32_(4)                                          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 4 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR4_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR4_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 4 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR4(value)            (EVSYS_INTENCLR_OVR4_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR4_Pos)) </span><span class="comment">/* Assigment of value for OVR4 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR5_Pos               _UINT32_(5)                                          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 5 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR5_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR5_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 5 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR5(value)            (EVSYS_INTENCLR_OVR5_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR5_Pos)) </span><span class="comment">/* Assigment of value for OVR5 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR6_Pos               _UINT32_(6)                                          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 6 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR6_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR6_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 6 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR6(value)            (EVSYS_INTENCLR_OVR6_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR6_Pos)) </span><span class="comment">/* Assigment of value for OVR6 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR7_Pos               _UINT32_(7)                                          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 7 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR7_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR7_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 7 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR7(value)            (EVSYS_INTENCLR_OVR7_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR7_Pos)) </span><span class="comment">/* Assigment of value for OVR7 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR8_Pos               _UINT32_(8)                                          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 8 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR8_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR8_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 8 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR8(value)            (EVSYS_INTENCLR_OVR8_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR8_Pos)) </span><span class="comment">/* Assigment of value for OVR8 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR9_Pos               _UINT32_(9)                                          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 9 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR9_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR9_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 9 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR9(value)            (EVSYS_INTENCLR_OVR9_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR9_Pos)) </span><span class="comment">/* Assigment of value for OVR9 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR10_Pos              _UINT32_(10)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 10 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR10_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR10_Pos)          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 10 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR10(value)           (EVSYS_INTENCLR_OVR10_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR10_Pos)) </span><span class="comment">/* Assigment of value for OVR10 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR11_Pos              _UINT32_(11)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 11 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR11_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_OVR11_Pos)          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 11 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR11(value)           (EVSYS_INTENCLR_OVR11_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR11_Pos)) </span><span class="comment">/* Assigment of value for OVR11 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD0_Pos               _UINT32_(16)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 0 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD0_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD0_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 0 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD0(value)            (EVSYS_INTENCLR_EVD0_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD0_Pos)) </span><span class="comment">/* Assigment of value for EVD0 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD1_Pos               _UINT32_(17)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 1 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD1_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD1_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 1 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD1(value)            (EVSYS_INTENCLR_EVD1_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD1_Pos)) </span><span class="comment">/* Assigment of value for EVD1 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD2_Pos               _UINT32_(18)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 2 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD2_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD2_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 2 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD2(value)            (EVSYS_INTENCLR_EVD2_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD2_Pos)) </span><span class="comment">/* Assigment of value for EVD2 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD3_Pos               _UINT32_(19)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 3 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD3_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD3_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 3 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD3(value)            (EVSYS_INTENCLR_EVD3_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD3_Pos)) </span><span class="comment">/* Assigment of value for EVD3 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD4_Pos               _UINT32_(20)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 4 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD4_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD4_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 4 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD4(value)            (EVSYS_INTENCLR_EVD4_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD4_Pos)) </span><span class="comment">/* Assigment of value for EVD4 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD5_Pos               _UINT32_(21)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 5 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD5_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD5_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 5 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD5(value)            (EVSYS_INTENCLR_EVD5_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD5_Pos)) </span><span class="comment">/* Assigment of value for EVD5 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD6_Pos               _UINT32_(22)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 6 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD6_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD6_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 6 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD6(value)            (EVSYS_INTENCLR_EVD6_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD6_Pos)) </span><span class="comment">/* Assigment of value for EVD6 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD7_Pos               _UINT32_(23)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 7 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD7_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD7_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 7 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD7(value)            (EVSYS_INTENCLR_EVD7_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD7_Pos)) </span><span class="comment">/* Assigment of value for EVD7 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD8_Pos               _UINT32_(24)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 8 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD8_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD8_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 8 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD8(value)            (EVSYS_INTENCLR_EVD8_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD8_Pos)) </span><span class="comment">/* Assigment of value for EVD8 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD9_Pos               _UINT32_(25)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 9 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD9_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD9_Pos)           </span><span class="comment">/* (EVSYS_INTENCLR) Channel 9 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD9(value)            (EVSYS_INTENCLR_EVD9_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD9_Pos)) </span><span class="comment">/* Assigment of value for EVD9 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD10_Pos              _UINT32_(26)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 10 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD10_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD10_Pos)          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 10 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD10(value)           (EVSYS_INTENCLR_EVD10_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD10_Pos)) </span><span class="comment">/* Assigment of value for EVD10 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD11_Pos              _UINT32_(27)                                         </span><span class="comment">/* (EVSYS_INTENCLR) Channel 11 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD11_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_INTENCLR_EVD11_Pos)          </span><span class="comment">/* (EVSYS_INTENCLR) Channel 11 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD11(value)           (EVSYS_INTENCLR_EVD11_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD11_Pos)) </span><span class="comment">/* Assigment of value for EVD11 in the EVSYS_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_Msk                    _UINT32_(0x0FFF0FFF)                                 </span><span class="comment">/* (EVSYS_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR_Pos                _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_INTENCLR Position) Channel x Overrun Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR_Msk                (_UINT32_(0xFFF) &lt;&lt; EVSYS_INTENCLR_OVR_Pos)          </span><span class="comment">/* (EVSYS_INTENCLR Mask) OVR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_OVR(value)             (EVSYS_INTENCLR_OVR_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_OVR_Pos)) </span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD_Pos                _UINT32_(16)                                         </span><span class="comment">/* (EVSYS_INTENCLR Position) Channel xx Event Detection Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD_Msk                (_UINT32_(0xFFF) &lt;&lt; EVSYS_INTENCLR_EVD_Pos)          </span><span class="comment">/* (EVSYS_INTENCLR Mask) EVD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_EVD(value)             (EVSYS_INTENCLR_EVD_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENCLR_EVD_Pos)) </span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/* -------- EVSYS_INTENSET : (EVSYS Offset: 0x14) (R/W 32) Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_RESETVALUE             _UINT32_(0x00)                                       </span><span class="comment">/*  (EVSYS_INTENSET) Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR0_Pos               _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_INTENSET) Channel 0 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR0_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR0_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 0 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR0(value)            (EVSYS_INTENSET_OVR0_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR0_Pos)) </span><span class="comment">/* Assigment of value for OVR0 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR1_Pos               _UINT32_(1)                                          </span><span class="comment">/* (EVSYS_INTENSET) Channel 1 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR1_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR1_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 1 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR1(value)            (EVSYS_INTENSET_OVR1_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR1_Pos)) </span><span class="comment">/* Assigment of value for OVR1 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR2_Pos               _UINT32_(2)                                          </span><span class="comment">/* (EVSYS_INTENSET) Channel 2 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR2_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR2_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 2 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR2(value)            (EVSYS_INTENSET_OVR2_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR2_Pos)) </span><span class="comment">/* Assigment of value for OVR2 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR3_Pos               _UINT32_(3)                                          </span><span class="comment">/* (EVSYS_INTENSET) Channel 3 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR3_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR3_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 3 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR3(value)            (EVSYS_INTENSET_OVR3_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR3_Pos)) </span><span class="comment">/* Assigment of value for OVR3 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR4_Pos               _UINT32_(4)                                          </span><span class="comment">/* (EVSYS_INTENSET) Channel 4 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR4_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR4_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 4 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR4(value)            (EVSYS_INTENSET_OVR4_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR4_Pos)) </span><span class="comment">/* Assigment of value for OVR4 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR5_Pos               _UINT32_(5)                                          </span><span class="comment">/* (EVSYS_INTENSET) Channel 5 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR5_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR5_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 5 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR5(value)            (EVSYS_INTENSET_OVR5_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR5_Pos)) </span><span class="comment">/* Assigment of value for OVR5 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR6_Pos               _UINT32_(6)                                          </span><span class="comment">/* (EVSYS_INTENSET) Channel 6 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR6_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR6_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 6 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR6(value)            (EVSYS_INTENSET_OVR6_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR6_Pos)) </span><span class="comment">/* Assigment of value for OVR6 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR7_Pos               _UINT32_(7)                                          </span><span class="comment">/* (EVSYS_INTENSET) Channel 7 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR7_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR7_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 7 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR7(value)            (EVSYS_INTENSET_OVR7_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR7_Pos)) </span><span class="comment">/* Assigment of value for OVR7 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR8_Pos               _UINT32_(8)                                          </span><span class="comment">/* (EVSYS_INTENSET) Channel 8 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR8_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR8_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 8 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR8(value)            (EVSYS_INTENSET_OVR8_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR8_Pos)) </span><span class="comment">/* Assigment of value for OVR8 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR9_Pos               _UINT32_(9)                                          </span><span class="comment">/* (EVSYS_INTENSET) Channel 9 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR9_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR9_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 9 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR9(value)            (EVSYS_INTENSET_OVR9_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR9_Pos)) </span><span class="comment">/* Assigment of value for OVR9 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR10_Pos              _UINT32_(10)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 10 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR10_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR10_Pos)          </span><span class="comment">/* (EVSYS_INTENSET) Channel 10 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR10(value)           (EVSYS_INTENSET_OVR10_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR10_Pos)) </span><span class="comment">/* Assigment of value for OVR10 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR11_Pos              _UINT32_(11)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 11 Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR11_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_OVR11_Pos)          </span><span class="comment">/* (EVSYS_INTENSET) Channel 11 Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR11(value)           (EVSYS_INTENSET_OVR11_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR11_Pos)) </span><span class="comment">/* Assigment of value for OVR11 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD0_Pos               _UINT32_(16)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 0 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD0_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD0_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 0 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD0(value)            (EVSYS_INTENSET_EVD0_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD0_Pos)) </span><span class="comment">/* Assigment of value for EVD0 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD1_Pos               _UINT32_(17)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 1 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD1_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD1_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 1 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD1(value)            (EVSYS_INTENSET_EVD1_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD1_Pos)) </span><span class="comment">/* Assigment of value for EVD1 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD2_Pos               _UINT32_(18)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 2 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD2_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD2_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 2 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD2(value)            (EVSYS_INTENSET_EVD2_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD2_Pos)) </span><span class="comment">/* Assigment of value for EVD2 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD3_Pos               _UINT32_(19)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 3 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD3_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD3_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 3 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD3(value)            (EVSYS_INTENSET_EVD3_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD3_Pos)) </span><span class="comment">/* Assigment of value for EVD3 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD4_Pos               _UINT32_(20)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 4 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD4_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD4_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 4 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD4(value)            (EVSYS_INTENSET_EVD4_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD4_Pos)) </span><span class="comment">/* Assigment of value for EVD4 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD5_Pos               _UINT32_(21)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 5 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD5_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD5_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 5 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD5(value)            (EVSYS_INTENSET_EVD5_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD5_Pos)) </span><span class="comment">/* Assigment of value for EVD5 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD6_Pos               _UINT32_(22)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 6 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD6_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD6_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 6 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD6(value)            (EVSYS_INTENSET_EVD6_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD6_Pos)) </span><span class="comment">/* Assigment of value for EVD6 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD7_Pos               _UINT32_(23)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 7 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD7_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD7_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 7 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD7(value)            (EVSYS_INTENSET_EVD7_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD7_Pos)) </span><span class="comment">/* Assigment of value for EVD7 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD8_Pos               _UINT32_(24)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 8 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD8_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD8_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 8 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD8(value)            (EVSYS_INTENSET_EVD8_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD8_Pos)) </span><span class="comment">/* Assigment of value for EVD8 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD9_Pos               _UINT32_(25)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 9 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD9_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD9_Pos)           </span><span class="comment">/* (EVSYS_INTENSET) Channel 9 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD9(value)            (EVSYS_INTENSET_EVD9_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD9_Pos)) </span><span class="comment">/* Assigment of value for EVD9 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD10_Pos              _UINT32_(26)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 10 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD10_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD10_Pos)          </span><span class="comment">/* (EVSYS_INTENSET) Channel 10 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD10(value)           (EVSYS_INTENSET_EVD10_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD10_Pos)) </span><span class="comment">/* Assigment of value for EVD10 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD11_Pos              _UINT32_(27)                                         </span><span class="comment">/* (EVSYS_INTENSET) Channel 11 Event Detection Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD11_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_INTENSET_EVD11_Pos)          </span><span class="comment">/* (EVSYS_INTENSET) Channel 11 Event Detection Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD11(value)           (EVSYS_INTENSET_EVD11_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD11_Pos)) </span><span class="comment">/* Assigment of value for EVD11 in the EVSYS_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_Msk                    _UINT32_(0x0FFF0FFF)                                 </span><span class="comment">/* (EVSYS_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR_Pos                _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_INTENSET Position) Channel x Overrun Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR_Msk                (_UINT32_(0xFFF) &lt;&lt; EVSYS_INTENSET_OVR_Pos)          </span><span class="comment">/* (EVSYS_INTENSET Mask) OVR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_OVR(value)             (EVSYS_INTENSET_OVR_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_OVR_Pos)) </span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD_Pos                _UINT32_(16)                                         </span><span class="comment">/* (EVSYS_INTENSET Position) Channel xx Event Detection Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD_Msk                (_UINT32_(0xFFF) &lt;&lt; EVSYS_INTENSET_EVD_Pos)          </span><span class="comment">/* (EVSYS_INTENSET Mask) EVD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_EVD(value)             (EVSYS_INTENSET_EVD_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTENSET_EVD_Pos)) </span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* -------- EVSYS_INTFLAG : (EVSYS Offset: 0x18) (R/W 32) Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_RESETVALUE              _UINT32_(0x00)                                       </span><span class="comment">/*  (EVSYS_INTFLAG) Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR0_Pos                _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_INTFLAG) Channel 0 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR0_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR0_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 0 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR0(value)             (EVSYS_INTFLAG_OVR0_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR0_Pos)) </span><span class="comment">/* Assigment of value for OVR0 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR1_Pos                _UINT32_(1)                                          </span><span class="comment">/* (EVSYS_INTFLAG) Channel 1 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR1_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR1_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 1 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR1(value)             (EVSYS_INTFLAG_OVR1_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR1_Pos)) </span><span class="comment">/* Assigment of value for OVR1 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR2_Pos                _UINT32_(2)                                          </span><span class="comment">/* (EVSYS_INTFLAG) Channel 2 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR2_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR2_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 2 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR2(value)             (EVSYS_INTFLAG_OVR2_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR2_Pos)) </span><span class="comment">/* Assigment of value for OVR2 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR3_Pos                _UINT32_(3)                                          </span><span class="comment">/* (EVSYS_INTFLAG) Channel 3 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR3_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR3_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 3 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR3(value)             (EVSYS_INTFLAG_OVR3_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR3_Pos)) </span><span class="comment">/* Assigment of value for OVR3 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR4_Pos                _UINT32_(4)                                          </span><span class="comment">/* (EVSYS_INTFLAG) Channel 4 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR4_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR4_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 4 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR4(value)             (EVSYS_INTFLAG_OVR4_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR4_Pos)) </span><span class="comment">/* Assigment of value for OVR4 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR5_Pos                _UINT32_(5)                                          </span><span class="comment">/* (EVSYS_INTFLAG) Channel 5 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR5_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR5_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 5 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR5(value)             (EVSYS_INTFLAG_OVR5_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR5_Pos)) </span><span class="comment">/* Assigment of value for OVR5 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR6_Pos                _UINT32_(6)                                          </span><span class="comment">/* (EVSYS_INTFLAG) Channel 6 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR6_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR6_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 6 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR6(value)             (EVSYS_INTFLAG_OVR6_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR6_Pos)) </span><span class="comment">/* Assigment of value for OVR6 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR7_Pos                _UINT32_(7)                                          </span><span class="comment">/* (EVSYS_INTFLAG) Channel 7 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR7_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR7_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 7 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR7(value)             (EVSYS_INTFLAG_OVR7_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR7_Pos)) </span><span class="comment">/* Assigment of value for OVR7 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR8_Pos                _UINT32_(8)                                          </span><span class="comment">/* (EVSYS_INTFLAG) Channel 8 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR8_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR8_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 8 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR8(value)             (EVSYS_INTFLAG_OVR8_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR8_Pos)) </span><span class="comment">/* Assigment of value for OVR8 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR9_Pos                _UINT32_(9)                                          </span><span class="comment">/* (EVSYS_INTFLAG) Channel 9 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR9_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR9_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 9 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR9(value)             (EVSYS_INTFLAG_OVR9_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR9_Pos)) </span><span class="comment">/* Assigment of value for OVR9 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR10_Pos               _UINT32_(10)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 10 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR10_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR10_Pos)           </span><span class="comment">/* (EVSYS_INTFLAG) Channel 10 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR10(value)            (EVSYS_INTFLAG_OVR10_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR10_Pos)) </span><span class="comment">/* Assigment of value for OVR10 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR11_Pos               _UINT32_(11)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 11 Overrun Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR11_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_OVR11_Pos)           </span><span class="comment">/* (EVSYS_INTFLAG) Channel 11 Overrun Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR11(value)            (EVSYS_INTFLAG_OVR11_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR11_Pos)) </span><span class="comment">/* Assigment of value for OVR11 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD0_Pos                _UINT32_(16)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 0 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD0_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD0_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 0 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD0(value)             (EVSYS_INTFLAG_EVD0_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD0_Pos)) </span><span class="comment">/* Assigment of value for EVD0 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD1_Pos                _UINT32_(17)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 1 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD1_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD1_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 1 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD1(value)             (EVSYS_INTFLAG_EVD1_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD1_Pos)) </span><span class="comment">/* Assigment of value for EVD1 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD2_Pos                _UINT32_(18)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 2 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD2_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD2_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 2 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD2(value)             (EVSYS_INTFLAG_EVD2_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD2_Pos)) </span><span class="comment">/* Assigment of value for EVD2 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD3_Pos                _UINT32_(19)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 3 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD3_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD3_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 3 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD3(value)             (EVSYS_INTFLAG_EVD3_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD3_Pos)) </span><span class="comment">/* Assigment of value for EVD3 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD4_Pos                _UINT32_(20)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 4 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD4_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD4_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 4 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD4(value)             (EVSYS_INTFLAG_EVD4_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD4_Pos)) </span><span class="comment">/* Assigment of value for EVD4 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD5_Pos                _UINT32_(21)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 5 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD5_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD5_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 5 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD5(value)             (EVSYS_INTFLAG_EVD5_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD5_Pos)) </span><span class="comment">/* Assigment of value for EVD5 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD6_Pos                _UINT32_(22)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 6 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD6_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD6_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 6 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD6(value)             (EVSYS_INTFLAG_EVD6_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD6_Pos)) </span><span class="comment">/* Assigment of value for EVD6 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD7_Pos                _UINT32_(23)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 7 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD7_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD7_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 7 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD7(value)             (EVSYS_INTFLAG_EVD7_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD7_Pos)) </span><span class="comment">/* Assigment of value for EVD7 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD8_Pos                _UINT32_(24)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 8 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD8_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD8_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 8 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD8(value)             (EVSYS_INTFLAG_EVD8_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD8_Pos)) </span><span class="comment">/* Assigment of value for EVD8 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD9_Pos                _UINT32_(25)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 9 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD9_Msk                (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD9_Pos)            </span><span class="comment">/* (EVSYS_INTFLAG) Channel 9 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD9(value)             (EVSYS_INTFLAG_EVD9_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD9_Pos)) </span><span class="comment">/* Assigment of value for EVD9 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD10_Pos               _UINT32_(26)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 10 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD10_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD10_Pos)           </span><span class="comment">/* (EVSYS_INTFLAG) Channel 10 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD10(value)            (EVSYS_INTFLAG_EVD10_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD10_Pos)) </span><span class="comment">/* Assigment of value for EVD10 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD11_Pos               _UINT32_(27)                                         </span><span class="comment">/* (EVSYS_INTFLAG) Channel 11 Event Detection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD11_Msk               (_UINT32_(0x1) &lt;&lt; EVSYS_INTFLAG_EVD11_Pos)           </span><span class="comment">/* (EVSYS_INTFLAG) Channel 11 Event Detection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD11(value)            (EVSYS_INTFLAG_EVD11_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD11_Pos)) </span><span class="comment">/* Assigment of value for EVD11 in the EVSYS_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_Msk                     _UINT32_(0x0FFF0FFF)                                 </span><span class="comment">/* (EVSYS_INTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160; </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_INTFLAG Position) Channel x Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR_Msk                 (_UINT32_(0xFFF) &lt;&lt; EVSYS_INTFLAG_OVR_Pos)           </span><span class="comment">/* (EVSYS_INTFLAG Mask) OVR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_OVR(value)              (EVSYS_INTFLAG_OVR_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_OVR_Pos)) </span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD_Pos                 _UINT32_(16)                                         </span><span class="comment">/* (EVSYS_INTFLAG Position) Channel xx Event Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD_Msk                 (_UINT32_(0xFFF) &lt;&lt; EVSYS_INTFLAG_EVD_Pos)           </span><span class="comment">/* (EVSYS_INTFLAG Mask) EVD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_EVD(value)              (EVSYS_INTFLAG_EVD_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_INTFLAG_EVD_Pos)) </span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/* -------- EVSYS_SWEVT : (EVSYS Offset: 0x1C) ( /W 32) Software Event -------- */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_RESETVALUE                _UINT32_(0x00)                                       </span><span class="comment">/*  (EVSYS_SWEVT) Software Event  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL0_Pos              _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_SWEVT) Channel 0 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL0_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL0_Pos)          </span><span class="comment">/* (EVSYS_SWEVT) Channel 0 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL0(value)           (EVSYS_SWEVT_CHANNEL0_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL0_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL0 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL1_Pos              _UINT32_(1)                                          </span><span class="comment">/* (EVSYS_SWEVT) Channel 1 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL1_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL1_Pos)          </span><span class="comment">/* (EVSYS_SWEVT) Channel 1 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL1(value)           (EVSYS_SWEVT_CHANNEL1_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL1_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL1 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL2_Pos              _UINT32_(2)                                          </span><span class="comment">/* (EVSYS_SWEVT) Channel 2 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL2_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL2_Pos)          </span><span class="comment">/* (EVSYS_SWEVT) Channel 2 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL2(value)           (EVSYS_SWEVT_CHANNEL2_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL2_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL2 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL3_Pos              _UINT32_(3)                                          </span><span class="comment">/* (EVSYS_SWEVT) Channel 3 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL3_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL3_Pos)          </span><span class="comment">/* (EVSYS_SWEVT) Channel 3 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL3(value)           (EVSYS_SWEVT_CHANNEL3_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL3_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL3 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL4_Pos              _UINT32_(4)                                          </span><span class="comment">/* (EVSYS_SWEVT) Channel 4 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL4_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL4_Pos)          </span><span class="comment">/* (EVSYS_SWEVT) Channel 4 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL4(value)           (EVSYS_SWEVT_CHANNEL4_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL4_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL4 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL5_Pos              _UINT32_(5)                                          </span><span class="comment">/* (EVSYS_SWEVT) Channel 5 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL5_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL5_Pos)          </span><span class="comment">/* (EVSYS_SWEVT) Channel 5 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL5(value)           (EVSYS_SWEVT_CHANNEL5_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL5_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL5 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL6_Pos              _UINT32_(6)                                          </span><span class="comment">/* (EVSYS_SWEVT) Channel 6 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL6_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL6_Pos)          </span><span class="comment">/* (EVSYS_SWEVT) Channel 6 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL6(value)           (EVSYS_SWEVT_CHANNEL6_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL6_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL6 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL7_Pos              _UINT32_(7)                                          </span><span class="comment">/* (EVSYS_SWEVT) Channel 7 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL7_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL7_Pos)          </span><span class="comment">/* (EVSYS_SWEVT) Channel 7 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL7(value)           (EVSYS_SWEVT_CHANNEL7_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL7_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL7 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL8_Pos              _UINT32_(8)                                          </span><span class="comment">/* (EVSYS_SWEVT) Channel 8 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL8_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL8_Pos)          </span><span class="comment">/* (EVSYS_SWEVT) Channel 8 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL8(value)           (EVSYS_SWEVT_CHANNEL8_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL8_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL8 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL9_Pos              _UINT32_(9)                                          </span><span class="comment">/* (EVSYS_SWEVT) Channel 9 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL9_Msk              (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL9_Pos)          </span><span class="comment">/* (EVSYS_SWEVT) Channel 9 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL9(value)           (EVSYS_SWEVT_CHANNEL9_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL9_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL9 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL10_Pos             _UINT32_(10)                                         </span><span class="comment">/* (EVSYS_SWEVT) Channel 10 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL10_Msk             (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL10_Pos)         </span><span class="comment">/* (EVSYS_SWEVT) Channel 10 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL10(value)          (EVSYS_SWEVT_CHANNEL10_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL10_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL10 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL11_Pos             _UINT32_(11)                                         </span><span class="comment">/* (EVSYS_SWEVT) Channel 11 Software Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL11_Msk             (_UINT32_(0x1) &lt;&lt; EVSYS_SWEVT_CHANNEL11_Pos)         </span><span class="comment">/* (EVSYS_SWEVT) Channel 11 Software Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL11(value)          (EVSYS_SWEVT_CHANNEL11_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL11_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL11 in the EVSYS_SWEVT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_Msk                       _UINT32_(0x00000FFF)                                 </span><span class="comment">/* (EVSYS_SWEVT) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL_Pos               _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_SWEVT Position) Channel xx Software Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL_Msk               (_UINT32_(0xFFF) &lt;&lt; EVSYS_SWEVT_CHANNEL_Pos)         </span><span class="comment">/* (EVSYS_SWEVT Mask) CHANNEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_CHANNEL(value)            (EVSYS_SWEVT_CHANNEL_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_SWEVT_CHANNEL_Pos)) </span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160; </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* -------- EVSYS_CHANNEL : (EVSYS Offset: 0x20) (R/W 32) Channel n -------- */</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_RESETVALUE              _UINT32_(0x8000)                                     </span><span class="comment">/*  (EVSYS_CHANNEL) Channel n  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160; </div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_EVGEN_Pos               _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_CHANNEL) Event Generator Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_EVGEN_Msk               (_UINT32_(0x7F) &lt;&lt; EVSYS_CHANNEL_EVGEN_Pos)          </span><span class="comment">/* (EVSYS_CHANNEL) Event Generator Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_EVGEN(value)            (EVSYS_CHANNEL_EVGEN_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHANNEL_EVGEN_Pos)) </span><span class="comment">/* Assigment of value for EVGEN in the EVSYS_CHANNEL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_PATH_Pos                _UINT32_(8)                                          </span><span class="comment">/* (EVSYS_CHANNEL) Path Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_PATH_Msk                (_UINT32_(0x3) &lt;&lt; EVSYS_CHANNEL_PATH_Pos)            </span><span class="comment">/* (EVSYS_CHANNEL) Path Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_PATH(value)             (EVSYS_CHANNEL_PATH_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHANNEL_PATH_Pos)) </span><span class="comment">/* Assigment of value for PATH in the EVSYS_CHANNEL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define   EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val  _UINT32_(0x0)                                        </span><span class="comment">/* (EVSYS_CHANNEL) Synchronous path  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define   EVSYS_CHANNEL_PATH_RESYNCHRONIZED_Val _UINT32_(0x1)                                        </span><span class="comment">/* (EVSYS_CHANNEL) Resynchronized path  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define   EVSYS_CHANNEL_PATH_ASYNCHRONOUS_Val _UINT32_(0x2)                                        </span><span class="comment">/* (EVSYS_CHANNEL) Asynchronous path  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_PATH_SYNCHRONOUS        (EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val &lt;&lt; EVSYS_CHANNEL_PATH_Pos) </span><span class="comment">/* (EVSYS_CHANNEL) Synchronous path Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_PATH_RESYNCHRONIZED     (EVSYS_CHANNEL_PATH_RESYNCHRONIZED_Val &lt;&lt; EVSYS_CHANNEL_PATH_Pos) </span><span class="comment">/* (EVSYS_CHANNEL) Resynchronized path Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_PATH_ASYNCHRONOUS       (EVSYS_CHANNEL_PATH_ASYNCHRONOUS_Val &lt;&lt; EVSYS_CHANNEL_PATH_Pos) </span><span class="comment">/* (EVSYS_CHANNEL) Asynchronous path Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_EDGSEL_Pos              _UINT32_(10)                                         </span><span class="comment">/* (EVSYS_CHANNEL) Edge Detection Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_EDGSEL_Msk              (_UINT32_(0x3) &lt;&lt; EVSYS_CHANNEL_EDGSEL_Pos)          </span><span class="comment">/* (EVSYS_CHANNEL) Edge Detection Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_EDGSEL(value)           (EVSYS_CHANNEL_EDGSEL_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHANNEL_EDGSEL_Pos)) </span><span class="comment">/* Assigment of value for EDGSEL in the EVSYS_CHANNEL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define   EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val _UINT32_(0x0)                                        </span><span class="comment">/* (EVSYS_CHANNEL) No event output when using the resynchronized or synchronous path  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define   EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val _UINT32_(0x1)                                        </span><span class="comment">/* (EVSYS_CHANNEL) Event detection only on the rising edge of the signal from the event generator when using the resynchronized or synchronous path  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define   EVSYS_CHANNEL_EDGSEL_FALLING_EDGE_Val _UINT32_(0x2)                                        </span><span class="comment">/* (EVSYS_CHANNEL) Event detection only on the falling edge of the signal from the event generator when using the resynchronized or synchronous path  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define   EVSYS_CHANNEL_EDGSEL_BOTH_EDGES_Val _UINT32_(0x3)                                        </span><span class="comment">/* (EVSYS_CHANNEL) Event detection on rising and falling edges of the signal from the event generator when using the resynchronized or synchronous path  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT    (EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val &lt;&lt; EVSYS_CHANNEL_EDGSEL_Pos) </span><span class="comment">/* (EVSYS_CHANNEL) No event output when using the resynchronized or synchronous path Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_EDGSEL_RISING_EDGE      (EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val &lt;&lt; EVSYS_CHANNEL_EDGSEL_Pos) </span><span class="comment">/* (EVSYS_CHANNEL) Event detection only on the rising edge of the signal from the event generator when using the resynchronized or synchronous path Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_EDGSEL_FALLING_EDGE     (EVSYS_CHANNEL_EDGSEL_FALLING_EDGE_Val &lt;&lt; EVSYS_CHANNEL_EDGSEL_Pos) </span><span class="comment">/* (EVSYS_CHANNEL) Event detection only on the falling edge of the signal from the event generator when using the resynchronized or synchronous path Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_EDGSEL_BOTH_EDGES       (EVSYS_CHANNEL_EDGSEL_BOTH_EDGES_Val &lt;&lt; EVSYS_CHANNEL_EDGSEL_Pos) </span><span class="comment">/* (EVSYS_CHANNEL) Event detection on rising and falling edges of the signal from the event generator when using the resynchronized or synchronous path Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_RUNSTDBY_Pos            _UINT32_(14)                                         </span><span class="comment">/* (EVSYS_CHANNEL) Run in standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_RUNSTDBY_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHANNEL_RUNSTDBY_Pos)        </span><span class="comment">/* (EVSYS_CHANNEL) Run in standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_RUNSTDBY(value)         (EVSYS_CHANNEL_RUNSTDBY_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHANNEL_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the EVSYS_CHANNEL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_ONDEMAND_Pos            _UINT32_(15)                                         </span><span class="comment">/* (EVSYS_CHANNEL) Generic Clock On Demand Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_ONDEMAND_Msk            (_UINT32_(0x1) &lt;&lt; EVSYS_CHANNEL_ONDEMAND_Pos)        </span><span class="comment">/* (EVSYS_CHANNEL) Generic Clock On Demand Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_ONDEMAND(value)         (EVSYS_CHANNEL_ONDEMAND_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_CHANNEL_ONDEMAND_Pos)) </span><span class="comment">/* Assigment of value for ONDEMAND in the EVSYS_CHANNEL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_Msk                     _UINT32_(0x0000CF7F)                                 </span><span class="comment">/* (EVSYS_CHANNEL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160; </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160; </div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* -------- EVSYS_USER : (EVSYS Offset: 0x80) (R/W 32) User Multiplexer n -------- */</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define EVSYS_USER_RESETVALUE                 _UINT32_(0x00)                                       </span><span class="comment">/*  (EVSYS_USER) User Multiplexer n  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160; </div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define EVSYS_USER_CHANNEL_Pos                _UINT32_(0)                                          </span><span class="comment">/* (EVSYS_USER) Channel Event Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define EVSYS_USER_CHANNEL_Msk                (_UINT32_(0x1F) &lt;&lt; EVSYS_USER_CHANNEL_Pos)           </span><span class="comment">/* (EVSYS_USER) Channel Event Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define EVSYS_USER_CHANNEL(value)             (EVSYS_USER_CHANNEL_Msk &amp; (_UINT32_(value) &lt;&lt; EVSYS_USER_CHANNEL_Pos)) </span><span class="comment">/* Assigment of value for CHANNEL in the EVSYS_USER register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define EVSYS_USER_Msk                        _UINT32_(0x0000001F)                                 </span><span class="comment">/* (EVSYS_USER) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define EVSYS_CTRLA_REG_OFST           _UINT32_(0x00)      </span><span class="comment">/* (EVSYS_CTRLA) Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define EVSYS_CHSTATUS_REG_OFST        _UINT32_(0x0C)      </span><span class="comment">/* (EVSYS_CHSTATUS) Channel Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define EVSYS_INTENCLR_REG_OFST        _UINT32_(0x10)      </span><span class="comment">/* (EVSYS_INTENCLR) Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define EVSYS_INTENSET_REG_OFST        _UINT32_(0x14)      </span><span class="comment">/* (EVSYS_INTENSET) Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define EVSYS_INTFLAG_REG_OFST         _UINT32_(0x18)      </span><span class="comment">/* (EVSYS_INTFLAG) Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define EVSYS_SWEVT_REG_OFST           _UINT32_(0x1C)      </span><span class="comment">/* (EVSYS_SWEVT) Software Event Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL_REG_OFST         _UINT32_(0x20)      </span><span class="comment">/* (EVSYS_CHANNEL) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL0_REG_OFST        _UINT32_(0x20)      </span><span class="comment">/* (EVSYS_CHANNEL0) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL1_REG_OFST        _UINT32_(0x24)      </span><span class="comment">/* (EVSYS_CHANNEL1) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL2_REG_OFST        _UINT32_(0x28)      </span><span class="comment">/* (EVSYS_CHANNEL2) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL3_REG_OFST        _UINT32_(0x2C)      </span><span class="comment">/* (EVSYS_CHANNEL3) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL4_REG_OFST        _UINT32_(0x30)      </span><span class="comment">/* (EVSYS_CHANNEL4) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL5_REG_OFST        _UINT32_(0x34)      </span><span class="comment">/* (EVSYS_CHANNEL5) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL6_REG_OFST        _UINT32_(0x38)      </span><span class="comment">/* (EVSYS_CHANNEL6) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL7_REG_OFST        _UINT32_(0x3C)      </span><span class="comment">/* (EVSYS_CHANNEL7) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL8_REG_OFST        _UINT32_(0x40)      </span><span class="comment">/* (EVSYS_CHANNEL8) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL9_REG_OFST        _UINT32_(0x44)      </span><span class="comment">/* (EVSYS_CHANNEL9) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL10_REG_OFST       _UINT32_(0x48)      </span><span class="comment">/* (EVSYS_CHANNEL10) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define EVSYS_CHANNEL11_REG_OFST       _UINT32_(0x4C)      </span><span class="comment">/* (EVSYS_CHANNEL11) Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define EVSYS_USER_REG_OFST            _UINT32_(0x80)      </span><span class="comment">/* (EVSYS_USER) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define EVSYS_USER0_REG_OFST           _UINT32_(0x80)      </span><span class="comment">/* (EVSYS_USER0) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define EVSYS_USER1_REG_OFST           _UINT32_(0x84)      </span><span class="comment">/* (EVSYS_USER1) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define EVSYS_USER2_REG_OFST           _UINT32_(0x88)      </span><span class="comment">/* (EVSYS_USER2) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define EVSYS_USER3_REG_OFST           _UINT32_(0x8C)      </span><span class="comment">/* (EVSYS_USER3) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define EVSYS_USER4_REG_OFST           _UINT32_(0x90)      </span><span class="comment">/* (EVSYS_USER4) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define EVSYS_USER5_REG_OFST           _UINT32_(0x94)      </span><span class="comment">/* (EVSYS_USER5) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define EVSYS_USER6_REG_OFST           _UINT32_(0x98)      </span><span class="comment">/* (EVSYS_USER6) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define EVSYS_USER7_REG_OFST           _UINT32_(0x9C)      </span><span class="comment">/* (EVSYS_USER7) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define EVSYS_USER8_REG_OFST           _UINT32_(0xA0)      </span><span class="comment">/* (EVSYS_USER8) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define EVSYS_USER9_REG_OFST           _UINT32_(0xA4)      </span><span class="comment">/* (EVSYS_USER9) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define EVSYS_USER10_REG_OFST          _UINT32_(0xA8)      </span><span class="comment">/* (EVSYS_USER10) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define EVSYS_USER11_REG_OFST          _UINT32_(0xAC)      </span><span class="comment">/* (EVSYS_USER11) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define EVSYS_USER12_REG_OFST          _UINT32_(0xB0)      </span><span class="comment">/* (EVSYS_USER12) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define EVSYS_USER13_REG_OFST          _UINT32_(0xB4)      </span><span class="comment">/* (EVSYS_USER13) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define EVSYS_USER14_REG_OFST          _UINT32_(0xB8)      </span><span class="comment">/* (EVSYS_USER14) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define EVSYS_USER15_REG_OFST          _UINT32_(0xBC)      </span><span class="comment">/* (EVSYS_USER15) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define EVSYS_USER16_REG_OFST          _UINT32_(0xC0)      </span><span class="comment">/* (EVSYS_USER16) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define EVSYS_USER17_REG_OFST          _UINT32_(0xC4)      </span><span class="comment">/* (EVSYS_USER17) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define EVSYS_USER18_REG_OFST          _UINT32_(0xC8)      </span><span class="comment">/* (EVSYS_USER18) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define EVSYS_USER19_REG_OFST          _UINT32_(0xCC)      </span><span class="comment">/* (EVSYS_USER19) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define EVSYS_USER20_REG_OFST          _UINT32_(0xD0)      </span><span class="comment">/* (EVSYS_USER20) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define EVSYS_USER21_REG_OFST          _UINT32_(0xD4)      </span><span class="comment">/* (EVSYS_USER21) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define EVSYS_USER22_REG_OFST          _UINT32_(0xD8)      </span><span class="comment">/* (EVSYS_USER22) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define EVSYS_USER23_REG_OFST          _UINT32_(0xDC)      </span><span class="comment">/* (EVSYS_USER23) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define EVSYS_USER24_REG_OFST          _UINT32_(0xE0)      </span><span class="comment">/* (EVSYS_USER24) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define EVSYS_USER25_REG_OFST          _UINT32_(0xE4)      </span><span class="comment">/* (EVSYS_USER25) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define EVSYS_USER26_REG_OFST          _UINT32_(0xE8)      </span><span class="comment">/* (EVSYS_USER26) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define EVSYS_USER27_REG_OFST          _UINT32_(0xEC)      </span><span class="comment">/* (EVSYS_USER27) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define EVSYS_USER28_REG_OFST          _UINT32_(0xF0)      </span><span class="comment">/* (EVSYS_USER28) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define EVSYS_USER29_REG_OFST          _UINT32_(0xF4)      </span><span class="comment">/* (EVSYS_USER29) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define EVSYS_USER30_REG_OFST          _UINT32_(0xF8)      </span><span class="comment">/* (EVSYS_USER30) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define EVSYS_USER31_REG_OFST          _UINT32_(0xFC)      </span><span class="comment">/* (EVSYS_USER31) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define EVSYS_USER32_REG_OFST          _UINT32_(0x100)     </span><span class="comment">/* (EVSYS_USER32) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define EVSYS_USER33_REG_OFST          _UINT32_(0x104)     </span><span class="comment">/* (EVSYS_USER33) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define EVSYS_USER34_REG_OFST          _UINT32_(0x108)     </span><span class="comment">/* (EVSYS_USER34) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define EVSYS_USER35_REG_OFST          _UINT32_(0x10C)     </span><span class="comment">/* (EVSYS_USER35) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define EVSYS_USER36_REG_OFST          _UINT32_(0x110)     </span><span class="comment">/* (EVSYS_USER36) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define EVSYS_USER37_REG_OFST          _UINT32_(0x114)     </span><span class="comment">/* (EVSYS_USER37) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define EVSYS_USER38_REG_OFST          _UINT32_(0x118)     </span><span class="comment">/* (EVSYS_USER38) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define EVSYS_USER39_REG_OFST          _UINT32_(0x11C)     </span><span class="comment">/* (EVSYS_USER39) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define EVSYS_USER40_REG_OFST          _UINT32_(0x120)     </span><span class="comment">/* (EVSYS_USER40) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define EVSYS_USER41_REG_OFST          _UINT32_(0x124)     </span><span class="comment">/* (EVSYS_USER41) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define EVSYS_USER42_REG_OFST          _UINT32_(0x128)     </span><span class="comment">/* (EVSYS_USER42) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define EVSYS_USER43_REG_OFST          _UINT32_(0x12C)     </span><span class="comment">/* (EVSYS_USER43) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define EVSYS_USER44_REG_OFST          _UINT32_(0x130)     </span><span class="comment">/* (EVSYS_USER44) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define EVSYS_USER45_REG_OFST          _UINT32_(0x134)     </span><span class="comment">/* (EVSYS_USER45) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define EVSYS_USER46_REG_OFST          _UINT32_(0x138)     </span><span class="comment">/* (EVSYS_USER46) User Multiplexer n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160; </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="structevsys__registers__t.html">  536</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;{  <span class="comment">/* Event System Interface */</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="structevsys__registers__t.html#ac4ef50a18c3e4f6e97cea996b6f0770a">  538</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structevsys__registers__t.html#ac4ef50a18c3e4f6e97cea996b6f0770a">EVSYS_CTRLA</a>;        </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x0B];</div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="structevsys__registers__t.html#abf7622339a1b57b3d3249b85bda19c81">  540</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structevsys__registers__t.html#abf7622339a1b57b3d3249b85bda19c81">EVSYS_CHSTATUS</a>;     </div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="structevsys__registers__t.html#a34f3fef06010592f0d2b4d5ba445ca99">  541</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structevsys__registers__t.html#a34f3fef06010592f0d2b4d5ba445ca99">EVSYS_INTENCLR</a>;     </div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="structevsys__registers__t.html#a6f073786df8cb13061f1a0c468a8173f">  542</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structevsys__registers__t.html#a6f073786df8cb13061f1a0c468a8173f">EVSYS_INTENSET</a>;     </div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="structevsys__registers__t.html#a4fe22d52dd709e44a18de537f612069d">  543</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structevsys__registers__t.html#a4fe22d52dd709e44a18de537f612069d">EVSYS_INTFLAG</a>;      </div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="structevsys__registers__t.html#a38b8161c8ebd1bae7a425b392b717bbc">  544</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>   uint32_t                       <a class="code" href="structevsys__registers__t.html#a38b8161c8ebd1bae7a425b392b717bbc">EVSYS_SWEVT</a>;        </div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="structevsys__registers__t.html#abcf948e0896a46d7e9d2d7639b915887">  545</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       EVSYS_CHANNEL[12];  </div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x30];</div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="structevsys__registers__t.html#a88a8800b35a36e63274fdcf42f522f5b">  547</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       EVSYS_USER[47];     </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;} <a class="code" href="structevsys__registers__t.html">evsys_registers_t</a>;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160; </div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_EVSYS_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:174</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructevsys__registers__t_html"><div class="ttname"><a href="structevsys__registers__t.html">evsys_registers_t</a></div><div class="ttdoc">EVSYS register API structure.</div><div class="ttdef"><b>Definition:</b> evsys.h:537</div></div>
<div class="ttc" id="astructevsys__registers__t_html_a34f3fef06010592f0d2b4d5ba445ca99"><div class="ttname"><a href="structevsys__registers__t.html#a34f3fef06010592f0d2b4d5ba445ca99">evsys_registers_t::EVSYS_INTENCLR</a></div><div class="ttdeci">__IO uint32_t EVSYS_INTENCLR</div><div class="ttdef"><b>Definition:</b> evsys.h:541</div></div>
<div class="ttc" id="astructevsys__registers__t_html_a38b8161c8ebd1bae7a425b392b717bbc"><div class="ttname"><a href="structevsys__registers__t.html#a38b8161c8ebd1bae7a425b392b717bbc">evsys_registers_t::EVSYS_SWEVT</a></div><div class="ttdeci">__O uint32_t EVSYS_SWEVT</div><div class="ttdef"><b>Definition:</b> evsys.h:544</div></div>
<div class="ttc" id="astructevsys__registers__t_html_a4fe22d52dd709e44a18de537f612069d"><div class="ttname"><a href="structevsys__registers__t.html#a4fe22d52dd709e44a18de537f612069d">evsys_registers_t::EVSYS_INTFLAG</a></div><div class="ttdeci">__IO uint32_t EVSYS_INTFLAG</div><div class="ttdef"><b>Definition:</b> evsys.h:543</div></div>
<div class="ttc" id="astructevsys__registers__t_html_a6f073786df8cb13061f1a0c468a8173f"><div class="ttname"><a href="structevsys__registers__t.html#a6f073786df8cb13061f1a0c468a8173f">evsys_registers_t::EVSYS_INTENSET</a></div><div class="ttdeci">__IO uint32_t EVSYS_INTENSET</div><div class="ttdef"><b>Definition:</b> evsys.h:542</div></div>
<div class="ttc" id="astructevsys__registers__t_html_abf7622339a1b57b3d3249b85bda19c81"><div class="ttname"><a href="structevsys__registers__t.html#abf7622339a1b57b3d3249b85bda19c81">evsys_registers_t::EVSYS_CHSTATUS</a></div><div class="ttdeci">__I uint32_t EVSYS_CHSTATUS</div><div class="ttdef"><b>Definition:</b> evsys.h:540</div></div>
<div class="ttc" id="astructevsys__registers__t_html_ac4ef50a18c3e4f6e97cea996b6f0770a"><div class="ttname"><a href="structevsys__registers__t.html#ac4ef50a18c3e4f6e97cea996b6f0770a">evsys_registers_t::EVSYS_CTRLA</a></div><div class="ttdeci">__IO uint8_t EVSYS_CTRLA</div><div class="ttdef"><b>Definition:</b> evsys.h:538</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>evsys.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
