[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_aluOp",
    "sources":[
      "~Controller|Controller>io_instr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_memWe",
    "sources":[
      "~Controller|Controller>io_instr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_regWe",
    "sources":[
      "~Controller|Controller>io_instr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_pcSel",
    "sources":[
      "~Controller|Controller>io_zero",
      "~Controller|Controller>io_instr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_regWsel",
    "sources":[
      "~Controller|Controller>io_instr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_srcBSel",
    "sources":[
      "~Controller|Controller>io_instr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_arEn",
    "sources":[
      "~Controller|Controller>io_instr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_pcAdrSel",
    "sources":[
      "~Controller|Controller>io_instr"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Verilog"
  }
]