0.7
2020.2
May 22 2024
19:03:11
C:/Users/wheel/vhdl_prac/lab4_proj/lab4_proj.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/wheel/vhdl_prac/lab4_proj/lab4_proj.srcs/sim_1/new/adder_demux_tb.v,1727409822,verilog,,,,adder_demux_tb,,,,,,,,
C:/Users/wheel/vhdl_prac/lab4_proj/lab4_proj.srcs/sim_1/new/demux1x8_tb.v,1727409478,verilog,,,,demux1x8_tb,,,,,,,,
C:/Users/wheel/vhdl_prac/lab4_proj/lab4_proj.srcs/sim_1/new/demux_varwidth_tb.v,1727414852,verilog,,,,demux_varwidth_tb,,uvm,,,,,,
C:/Users/wheel/vhdl_prac/lab4_proj/lab4_proj.srcs/sim_1/new/sv_demux_varwidth_tb.sv,1727839183,systemVerilog,,,,sv_demux_varwidth_tb,,uvm,,,,,,
C:/Users/wheel/vhdl_prac/lab4_proj/lab4_proj.srcs/sources_1/new/adder_demux.v,1727409843,verilog,,C:/Users/wheel/vhdl_prac/lab4_proj/lab4_proj.srcs/sources_1/new/demux1x8.v,,adder_demux,,,,,,,,
C:/Users/wheel/vhdl_prac/lab4_proj/lab4_proj.srcs/sources_1/new/demux1x8.v,1727418728,verilog,,C:/Users/wheel/vhdl_prac/lab4_proj/lab4_proj.srcs/sim_1/new/adder_demux_tb.v,,demux1x8,,,,,,,,
C:/Users/wheel/vhdl_prac/lab4_proj/lab4_proj.srcs/sources_1/new/demux_varwidth.sv,1727839130,systemVerilog,,C:/Users/wheel/vhdl_prac/lab4_proj/lab4_proj.srcs/sim_1/new/sv_demux_varwidth_tb.sv,,demux_varwidth,,uvm,,,,,,
