<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/arm/nativeInst_arm_32.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_arm.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="register_arm.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/arm/nativeInst_arm_32.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #ifndef CPU_ARM_NATIVEINST_ARM_32_HPP
 26 #define CPU_ARM_NATIVEINST_ARM_32_HPP
 27 
 28 #include &quot;asm/macroAssembler.hpp&quot;
 29 #include &quot;code/codeCache.hpp&quot;
 30 #include &quot;runtime/icache.hpp&quot;

 31 #include &quot;runtime/os.hpp&quot;
 32 #include &quot;runtime/thread.hpp&quot;
 33 #include &quot;register_arm.hpp&quot;
 34 
 35 // -------------------------------------------------------------------
 36 
 37 // Some experimental projects extend the ARM back-end by implementing
 38 // what the front-end usually assumes is a single native instruction
 39 // with a sequence of instructions.
 40 //
 41 // The &#39;Raw&#39; variants are the low level initial code (usually one
 42 // instruction wide but some of them were already composed
 43 // instructions). They should be used only by the back-end.
 44 //
 45 // The non-raw classes are the front-end entry point, hiding potential
 46 // back-end extensions or the actual instructions size.
 47 class NativeInstruction;
 48 class NativeCall;
 49 
 50 class RawNativeInstruction {
</pre>
<hr />
<pre>
332 
333   void verify_alignment() {
334     // Nothing to do on ARM
335   }
336 
337   static bool is_call_before(address return_address);
338 };
339 
340 inline RawNativeCall* rawNativeCall_at(address address) {
341   assert(rawNativeInstruction_at(address)-&gt;is_call(), &quot;must be&quot;);
342   return (RawNativeCall*)address;
343 }
344 
345 NativeCall* rawNativeCall_before(address return_address);
346 
347 // -------------------------------------------------------------------
348 // NativeMovRegMem need not be extended with indirection support.
349 // (field access patching is handled differently in that case)
350 class NativeMovRegMem: public NativeInstruction {
351  public:





352 
353   int offset() const;
354   void set_offset(int x);
355 
356   void add_offset_in_bytes(int add_offset) {
357     set_offset(offset() + add_offset);
358   }
359 
360 };
361 
362 inline NativeMovRegMem* nativeMovRegMem_at(address address) {
363   NativeMovRegMem* instr = (NativeMovRegMem*)address;
364   assert(instr-&gt;kind() == NativeInstruction::instr_ldr_str   ||
365          instr-&gt;kind() == NativeInstruction::instr_ldrh_strh ||
366          instr-&gt;kind() == NativeInstruction::instr_fld_fst, &quot;must be&quot;);
367   return instr;
368 }
369 
370 // -------------------------------------------------------------------
371 // NativeMovConstReg is primarily for loading oops and metadata
</pre>
</td>
<td>
<hr />
<pre>
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #ifndef CPU_ARM_NATIVEINST_ARM_32_HPP
 26 #define CPU_ARM_NATIVEINST_ARM_32_HPP
 27 
 28 #include &quot;asm/macroAssembler.hpp&quot;
 29 #include &quot;code/codeCache.hpp&quot;
 30 #include &quot;runtime/icache.hpp&quot;
<span class="line-added"> 31 #include &quot;runtime/orderAccess.hpp&quot;</span>
 32 #include &quot;runtime/os.hpp&quot;
 33 #include &quot;runtime/thread.hpp&quot;
 34 #include &quot;register_arm.hpp&quot;
 35 
 36 // -------------------------------------------------------------------
 37 
 38 // Some experimental projects extend the ARM back-end by implementing
 39 // what the front-end usually assumes is a single native instruction
 40 // with a sequence of instructions.
 41 //
 42 // The &#39;Raw&#39; variants are the low level initial code (usually one
 43 // instruction wide but some of them were already composed
 44 // instructions). They should be used only by the back-end.
 45 //
 46 // The non-raw classes are the front-end entry point, hiding potential
 47 // back-end extensions or the actual instructions size.
 48 class NativeInstruction;
 49 class NativeCall;
 50 
 51 class RawNativeInstruction {
</pre>
<hr />
<pre>
333 
334   void verify_alignment() {
335     // Nothing to do on ARM
336   }
337 
338   static bool is_call_before(address return_address);
339 };
340 
341 inline RawNativeCall* rawNativeCall_at(address address) {
342   assert(rawNativeInstruction_at(address)-&gt;is_call(), &quot;must be&quot;);
343   return (RawNativeCall*)address;
344 }
345 
346 NativeCall* rawNativeCall_before(address return_address);
347 
348 // -------------------------------------------------------------------
349 // NativeMovRegMem need not be extended with indirection support.
350 // (field access patching is handled differently in that case)
351 class NativeMovRegMem: public NativeInstruction {
352  public:
<span class="line-added">353   enum arm_specific_constants {</span>
<span class="line-added">354     instruction_size = 8</span>
<span class="line-added">355   };</span>
<span class="line-added">356 </span>
<span class="line-added">357   int num_bytes_to_end_of_patch() const { return instruction_size; }</span>
358 
359   int offset() const;
360   void set_offset(int x);
361 
362   void add_offset_in_bytes(int add_offset) {
363     set_offset(offset() + add_offset);
364   }
365 
366 };
367 
368 inline NativeMovRegMem* nativeMovRegMem_at(address address) {
369   NativeMovRegMem* instr = (NativeMovRegMem*)address;
370   assert(instr-&gt;kind() == NativeInstruction::instr_ldr_str   ||
371          instr-&gt;kind() == NativeInstruction::instr_ldrh_strh ||
372          instr-&gt;kind() == NativeInstruction::instr_fld_fst, &quot;must be&quot;);
373   return instr;
374 }
375 
376 // -------------------------------------------------------------------
377 // NativeMovConstReg is primarily for loading oops and metadata
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_arm.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="register_arm.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>