%TF.GenerationSoftware,KiCad,Pcbnew,9.0.6*%
%TF.CreationDate,2026-01-31T12:13:37-08:00*%
%TF.ProjectId,techin514_final_sensor_pcb,74656368-696e-4353-9134-5f66696e616c,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.6) date 2026-01-31 12:13:37*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,0.850000X0.850000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,0.850000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12RoundRect,0.250000X-1.250000X-1.250000X1.250000X-1.250000X1.250000X1.250000X-1.250000X1.250000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13C,3.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14R,1.500000X1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16RoundRect,0.250000X0.550000X0.550000X-0.550000X0.550000X-0.550000X-0.550000X0.550000X-0.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,1.600000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J1,1,Pin_1*%
%TO.N,Net-(J1-Pin_1)*%
X137000000Y-92500000D03*
D11*
%TO.P,J1,2,Pin_2*%
%TO.N,Net-(J1-Pin_2)*%
X136000000Y-92500000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,Net-(J1-Pin_3)*%
X135000000Y-92500000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,Net-(J1-Pin_4)*%
X134000000Y-92500000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,/BATT(5V)*%
X133000000Y-92500000D03*
%TD*%
D12*
%TO.P,BT1,1,+*%
%TO.N,/BATT*%
X58487500Y-56330000D03*
D13*
%TO.P,BT1,2,-*%
%TO.N,GND*%
X107387500Y-56330000D03*
%TD*%
D14*
%TO.P,U2,1,GND*%
%TO.N,GND*%
X155640000Y-68545000D03*
D15*
%TO.P,U2,2,3V3*%
%TO.N,Net-(U2-3V3-Pad2)*%
X155640000Y-71085000D03*
%TO.P,U2,3,3V3*%
X155640000Y-73625000D03*
%TO.P,U2,4,IO2*%
%TO.N,Net-(U2-IO2)*%
X155640000Y-76165000D03*
%TO.P,U2,5,IO3*%
%TO.N,Net-(U2-IO3)*%
X155640000Y-78705000D03*
%TO.P,U2,6,GND*%
%TO.N,GND*%
X155640000Y-81245000D03*
%TO.P,U2,7,RST*%
%TO.N,unconnected-(U2-RST-Pad7)*%
X155640000Y-83785000D03*
%TO.P,U2,8,GND*%
%TO.N,GND*%
X155640000Y-86325000D03*
%TO.P,U2,9,IO0*%
%TO.N,Net-(U2-IO0)*%
X155640000Y-88865000D03*
%TO.P,U2,10,IO1*%
%TO.N,Net-(U2-IO1)*%
X155640000Y-91405000D03*
%TO.P,U2,11,IO10*%
%TO.N,unconnected-(U2-IO10-Pad11)*%
X155640000Y-93945000D03*
%TO.P,U2,12,GND*%
%TO.N,GND*%
X155640000Y-96485000D03*
%TO.P,U2,13,5V*%
%TO.N,/BATT(5V)*%
X155640000Y-99025000D03*
%TO.P,U2,14,5V*%
X155640000Y-101565000D03*
%TO.P,U2,15,GND*%
%TO.N,GND*%
X155640000Y-104105000D03*
%TO.P,U2,16,GND*%
X178500000Y-104105000D03*
%TO.P,U2,17,IO19*%
%TO.N,unconnected-(U2-IO19-Pad17)*%
X178500000Y-101565000D03*
%TO.P,U2,18,IO18*%
%TO.N,unconnected-(U2-IO18-Pad18)*%
X178500000Y-99025000D03*
%TO.P,U2,19,GND*%
%TO.N,GND*%
X178500000Y-96485000D03*
%TO.P,U2,20,IO4*%
%TO.N,Net-(D1-DIN)*%
X178500000Y-93945000D03*
%TO.P,U2,21,IO5*%
%TO.N,Net-(U2-IO5)*%
X178500000Y-91405000D03*
%TO.P,U2,22,IO6*%
%TO.N,unconnected-(U2-IO6-Pad22)*%
X178500000Y-88865000D03*
%TO.P,U2,23,IO7*%
%TO.N,unconnected-(U2-IO7-Pad23)*%
X178500000Y-86325000D03*
%TO.P,U2,24,GND*%
%TO.N,GND*%
X178500000Y-83785000D03*
%TO.P,U2,25,IO8*%
%TO.N,unconnected-(U2-IO8-Pad25)*%
X178500000Y-81245000D03*
%TO.P,U2,26,IO9*%
%TO.N,unconnected-(U2-IO9-Pad26)*%
X178500000Y-78705000D03*
%TO.P,U2,27,GND*%
%TO.N,GND*%
X178500000Y-76165000D03*
%TO.P,U2,28,RX*%
%TO.N,unconnected-(U2-RX-Pad28)*%
X178500000Y-73625000D03*
%TO.P,U2,29,TX*%
%TO.N,unconnected-(U2-TX-Pad29)*%
X178500000Y-71085000D03*
%TO.P,U2,30,GND*%
%TO.N,GND*%
X178500000Y-68545000D03*
%TD*%
D14*
%TO.P,U1,1,GND*%
%TO.N,GND*%
X67140000Y-74340000D03*
D15*
%TO.P,U1,2,3V3*%
%TO.N,+3V3*%
X67140000Y-76880000D03*
%TO.P,U1,3,3V3*%
X67140000Y-79420000D03*
%TO.P,U1,4,IO2*%
%TO.N,unconnected-(U1-IO2-Pad4)*%
X67140000Y-81960000D03*
%TO.P,U1,5,IO3*%
%TO.N,unconnected-(U1-IO3-Pad5)*%
X67140000Y-84500000D03*
%TO.P,U1,6,GND*%
%TO.N,GND*%
X67140000Y-87040000D03*
%TO.P,U1,7,RST*%
%TO.N,unconnected-(U1-RST-Pad7)*%
X67140000Y-89580000D03*
%TO.P,U1,8,GND*%
%TO.N,GND*%
X67140000Y-92120000D03*
%TO.P,U1,9,IO0*%
%TO.N,Net-(U1-IO0)*%
X67140000Y-94660000D03*
%TO.P,U1,10,IO1*%
%TO.N,Net-(U1-IO1)*%
X67140000Y-97200000D03*
%TO.P,U1,11,IO10*%
%TO.N,unconnected-(U1-IO10-Pad11)*%
X67140000Y-99740000D03*
%TO.P,U1,12,GND*%
%TO.N,GND*%
X67140000Y-102280000D03*
%TO.P,U1,13,5V*%
%TO.N,Net-(U1-5V-Pad13)*%
X67140000Y-104820000D03*
%TO.P,U1,14,5V*%
X67140000Y-107360000D03*
%TO.P,U1,15,GND*%
%TO.N,GND*%
X67140000Y-109900000D03*
%TO.P,U1,16,GND*%
X90000000Y-109900000D03*
%TO.P,U1,17,IO19*%
%TO.N,unconnected-(U1-IO19-Pad17)*%
X90000000Y-107360000D03*
%TO.P,U1,18,IO18*%
%TO.N,unconnected-(U1-IO18-Pad18)*%
X90000000Y-104820000D03*
%TO.P,U1,19,GND*%
%TO.N,GND*%
X90000000Y-102280000D03*
%TO.P,U1,20,IO4*%
%TO.N,unconnected-(U1-IO4-Pad20)*%
X90000000Y-99740000D03*
%TO.P,U1,21,IO5*%
%TO.N,unconnected-(U1-IO5-Pad21)*%
X90000000Y-97200000D03*
%TO.P,U1,22,IO6*%
%TO.N,unconnected-(U1-IO6-Pad22)*%
X90000000Y-94660000D03*
%TO.P,U1,23,IO7*%
%TO.N,unconnected-(U1-IO7-Pad23)*%
X90000000Y-92120000D03*
%TO.P,U1,24,GND*%
%TO.N,GND*%
X90000000Y-89580000D03*
%TO.P,U1,25,IO8*%
%TO.N,unconnected-(U1-IO8-Pad25)*%
X90000000Y-87040000D03*
%TO.P,U1,26,IO9*%
%TO.N,unconnected-(U1-IO9-Pad26)*%
X90000000Y-84500000D03*
%TO.P,U1,27,GND*%
%TO.N,GND*%
X90000000Y-81960000D03*
%TO.P,U1,28,RX*%
%TO.N,unconnected-(U1-RX-Pad28)*%
X90000000Y-79420000D03*
%TO.P,U1,29,TX*%
%TO.N,unconnected-(U1-TX-Pad29)*%
X90000000Y-76880000D03*
%TO.P,U1,30,GND*%
%TO.N,GND*%
X90000000Y-74340000D03*
%TD*%
D10*
%TO.P,BT2,1,+*%
%TO.N,/BATT(5V)*%
X150500000Y-102500000D03*
D11*
%TO.P,BT2,2,-*%
%TO.N,GND*%
X150500000Y-103500000D03*
%TD*%
D16*
%TO.P,U4,1,I1*%
%TO.N,Net-(U2-IO0)*%
X150120000Y-96500000D03*
D17*
%TO.P,U4,2,I2*%
%TO.N,Net-(U2-IO1)*%
X150120000Y-93960000D03*
%TO.P,U4,3,I3*%
%TO.N,Net-(U2-IO2)*%
X150120000Y-91420000D03*
%TO.P,U4,4,I4*%
%TO.N,Net-(U2-IO3)*%
X150120000Y-88880000D03*
%TO.P,U4,5,I5*%
%TO.N,unconnected-(U4-I5-Pad5)*%
X150120000Y-86340000D03*
%TO.P,U4,6,I6*%
%TO.N,unconnected-(U4-I6-Pad6)*%
X150120000Y-83800000D03*
%TO.P,U4,7,I7*%
%TO.N,unconnected-(U4-I7-Pad7)*%
X150120000Y-81260000D03*
%TO.P,U4,8,GND*%
%TO.N,unconnected-(U4-GND-Pad8)*%
X150120000Y-78720000D03*
%TO.P,U4,9,COM*%
%TO.N,unconnected-(U4-COM-Pad9)*%
X142500000Y-78720000D03*
%TO.P,U4,10,O7*%
%TO.N,unconnected-(U4-O7-Pad10)*%
X142500000Y-81260000D03*
%TO.P,U4,11,O6*%
%TO.N,unconnected-(U4-O6-Pad11)*%
X142500000Y-83800000D03*
%TO.P,U4,12,O5*%
%TO.N,unconnected-(U4-O5-Pad12)*%
X142500000Y-86340000D03*
%TO.P,U4,13,O4*%
%TO.N,Net-(J1-Pin_4)*%
X142500000Y-88880000D03*
%TO.P,U4,14,O3*%
%TO.N,Net-(J1-Pin_3)*%
X142500000Y-91420000D03*
%TO.P,U4,15,O2*%
%TO.N,Net-(J1-Pin_2)*%
X142500000Y-93960000D03*
%TO.P,U4,16,O1*%
%TO.N,Net-(J1-Pin_1)*%
X142500000Y-96500000D03*
%TD*%
M02*
