$date
	Sun Aug  1 19:20:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cmos_and_tb $end
$var wire 1 ! y $end
$var reg 1 " a1 $end
$var reg 1 # a2 $end
$var integer 32 $ i [31:0] $end
$scope module AND $end
$var wire 1 % GND $end
$var wire 1 & PWR $end
$var wire 1 " a1 $end
$var wire 1 # a2 $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ! y $end
$scope module INV $end
$var wire 1 ) GND $end
$var wire 1 * PWR $end
$var wire 1 ' a $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
z(
1'
1&
0%
b0 $
0#
0"
0!
$end
#5
b1 $
#10
b10 $
1"
#15
b11 $
0(
1#
0"
#20
b100 $
1!
0'
1"
