/// Auto-generated bit field definitions for PIOB
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::piob {

using namespace alloy::hal::bitfields;

// ============================================================================
// PIOB Bit Field Definitions
// ============================================================================

/// PER - PIO Enable Register
namespace per {
    /// PIO Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// PIO Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// PIO Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// PIO Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// PIO Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// PIO Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// PIO Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// PIO Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// PIO Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// PIO Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// PIO Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// PIO Enable
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// PIO Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// PIO Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// PIO Enable
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// PIO Enable
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// PIO Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// PIO Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// PIO Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// PIO Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// PIO Enable
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// PIO Enable
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// PIO Enable
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// PIO Enable
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// PIO Enable
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// PIO Enable
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// PIO Enable
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// PIO Enable
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// PIO Enable
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// PIO Enable
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// PIO Enable
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// PIO Enable
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace per

/// PDR - PIO Disable Register
namespace pdr {
    /// PIO Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// PIO Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// PIO Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// PIO Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// PIO Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// PIO Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// PIO Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// PIO Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// PIO Disable
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// PIO Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// PIO Disable
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// PIO Disable
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// PIO Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// PIO Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// PIO Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// PIO Disable
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// PIO Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// PIO Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// PIO Disable
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// PIO Disable
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// PIO Disable
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// PIO Disable
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// PIO Disable
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// PIO Disable
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// PIO Disable
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// PIO Disable
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// PIO Disable
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// PIO Disable
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// PIO Disable
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// PIO Disable
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// PIO Disable
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// PIO Disable
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace pdr

/// PSR - PIO Status Register
namespace psr {
    /// PIO Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// PIO Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// PIO Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// PIO Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// PIO Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// PIO Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// PIO Status
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// PIO Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// PIO Status
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// PIO Status
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// PIO Status
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// PIO Status
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// PIO Status
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// PIO Status
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// PIO Status
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// PIO Status
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// PIO Status
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// PIO Status
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// PIO Status
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// PIO Status
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// PIO Status
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// PIO Status
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// PIO Status
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// PIO Status
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// PIO Status
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// PIO Status
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// PIO Status
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// PIO Status
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// PIO Status
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// PIO Status
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// PIO Status
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// PIO Status
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace psr

/// OER - Output Enable Register
namespace oer {
    /// Output Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Enable
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Enable
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Enable
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Enable
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Enable
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Enable
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Enable
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Enable
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Enable
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Enable
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Enable
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Enable
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Enable
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Enable
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Enable
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace oer

/// ODR - Output Disable Register
namespace odr {
    /// Output Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Disable
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Disable
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Disable
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Disable
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Disable
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Disable
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Disable
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Disable
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Disable
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Disable
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Disable
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Disable
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Disable
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Disable
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Disable
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Disable
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Disable
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Disable
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace odr

/// OSR - Output Status Register
namespace osr {
    /// Output Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Status
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Status
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Status
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Status
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Status
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Status
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Status
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Status
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Status
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Status
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Status
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Status
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Status
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Status
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Status
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Status
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Status
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Status
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Status
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Status
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Status
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Status
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Status
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Status
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Status
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace osr

/// IFER - Glitch Input Filter Enable Register
namespace ifer {
    /// Input Filter Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Filter Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Filter Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Filter Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Filter Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Filter Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Filter Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Filter Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Filter Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Filter Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Filter Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Filter Enable
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Filter Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Filter Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Filter Enable
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Filter Enable
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Filter Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Filter Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Filter Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Filter Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Filter Enable
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Filter Enable
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Filter Enable
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Filter Enable
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Filter Enable
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Filter Enable
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Filter Enable
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Filter Enable
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Filter Enable
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Filter Enable
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Filter Enable
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Filter Enable
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ifer

/// IFDR - Glitch Input Filter Disable Register
namespace ifdr {
    /// Input Filter Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Filter Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Filter Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Filter Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Filter Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Filter Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Filter Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Filter Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Filter Disable
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Filter Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Filter Disable
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Filter Disable
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Filter Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Filter Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Filter Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Filter Disable
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Filter Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Filter Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Filter Disable
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Filter Disable
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Filter Disable
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Filter Disable
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Filter Disable
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Filter Disable
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Filter Disable
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Filter Disable
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Filter Disable
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Filter Disable
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Filter Disable
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Filter Disable
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Filter Disable
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Filter Disable
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ifdr

/// IFSR - Glitch Input Filter Status Register
namespace ifsr {
    /// Input Filer Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Filer Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Filer Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Filer Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Filer Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Filer Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Filer Status
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Filer Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Filer Status
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Filer Status
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Filer Status
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Filer Status
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Filer Status
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Filer Status
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Filer Status
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Filer Status
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Filer Status
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Filer Status
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Filer Status
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Filer Status
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Filer Status
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Filer Status
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Filer Status
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Filer Status
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Filer Status
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Filer Status
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Filer Status
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Filer Status
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Filer Status
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Filer Status
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Filer Status
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Filer Status
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ifsr

/// SODR - Set Output Data Register
namespace sodr {
    /// Set Output Data
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Set Output Data
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Set Output Data
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Set Output Data
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Set Output Data
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Set Output Data
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Set Output Data
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Set Output Data
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Set Output Data
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Set Output Data
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Set Output Data
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Set Output Data
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Set Output Data
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Set Output Data
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Set Output Data
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Set Output Data
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Set Output Data
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Set Output Data
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Set Output Data
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Set Output Data
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Set Output Data
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Set Output Data
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Set Output Data
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Set Output Data
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Set Output Data
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Set Output Data
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Set Output Data
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Set Output Data
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Set Output Data
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Set Output Data
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Set Output Data
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Set Output Data
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace sodr

/// CODR - Clear Output Data Register
namespace codr {
    /// Clear Output Data
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Clear Output Data
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Clear Output Data
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Clear Output Data
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Clear Output Data
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Clear Output Data
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Clear Output Data
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Clear Output Data
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Clear Output Data
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Clear Output Data
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Clear Output Data
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Clear Output Data
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Clear Output Data
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Clear Output Data
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Clear Output Data
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Clear Output Data
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Clear Output Data
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Clear Output Data
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Clear Output Data
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Clear Output Data
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Clear Output Data
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Clear Output Data
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Clear Output Data
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Clear Output Data
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Clear Output Data
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Clear Output Data
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Clear Output Data
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Clear Output Data
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Clear Output Data
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Clear Output Data
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Clear Output Data
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Clear Output Data
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace codr

/// ODSR - Output Data Status Register
namespace odsr {
    /// Output Data Status
    /// Position: 0, Width: 1
    /// Access: read-write
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Data Status
    /// Position: 1, Width: 1
    /// Access: read-write
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Data Status
    /// Position: 2, Width: 1
    /// Access: read-write
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Data Status
    /// Position: 3, Width: 1
    /// Access: read-write
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Data Status
    /// Position: 4, Width: 1
    /// Access: read-write
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Data Status
    /// Position: 5, Width: 1
    /// Access: read-write
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Data Status
    /// Position: 6, Width: 1
    /// Access: read-write
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Data Status
    /// Position: 7, Width: 1
    /// Access: read-write
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Data Status
    /// Position: 8, Width: 1
    /// Access: read-write
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Data Status
    /// Position: 9, Width: 1
    /// Access: read-write
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Data Status
    /// Position: 10, Width: 1
    /// Access: read-write
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Data Status
    /// Position: 11, Width: 1
    /// Access: read-write
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Data Status
    /// Position: 12, Width: 1
    /// Access: read-write
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Data Status
    /// Position: 13, Width: 1
    /// Access: read-write
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Data Status
    /// Position: 14, Width: 1
    /// Access: read-write
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Data Status
    /// Position: 15, Width: 1
    /// Access: read-write
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Data Status
    /// Position: 16, Width: 1
    /// Access: read-write
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Data Status
    /// Position: 17, Width: 1
    /// Access: read-write
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Data Status
    /// Position: 18, Width: 1
    /// Access: read-write
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Data Status
    /// Position: 19, Width: 1
    /// Access: read-write
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Data Status
    /// Position: 20, Width: 1
    /// Access: read-write
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Data Status
    /// Position: 21, Width: 1
    /// Access: read-write
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Data Status
    /// Position: 22, Width: 1
    /// Access: read-write
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Data Status
    /// Position: 23, Width: 1
    /// Access: read-write
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Data Status
    /// Position: 24, Width: 1
    /// Access: read-write
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Data Status
    /// Position: 25, Width: 1
    /// Access: read-write
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Data Status
    /// Position: 26, Width: 1
    /// Access: read-write
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Data Status
    /// Position: 27, Width: 1
    /// Access: read-write
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Data Status
    /// Position: 28, Width: 1
    /// Access: read-write
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Data Status
    /// Position: 29, Width: 1
    /// Access: read-write
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Data Status
    /// Position: 30, Width: 1
    /// Access: read-write
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Data Status
    /// Position: 31, Width: 1
    /// Access: read-write
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace odsr

/// PDSR - Pin Data Status Register
namespace pdsr {
    /// Output Data Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Data Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Data Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Data Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Data Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Data Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Data Status
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Data Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Data Status
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Data Status
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Data Status
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Data Status
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Data Status
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Data Status
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Data Status
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Data Status
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Data Status
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Data Status
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Data Status
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Data Status
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Data Status
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Data Status
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Data Status
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Data Status
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Data Status
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Data Status
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Data Status
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Data Status
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Data Status
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Data Status
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Data Status
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Data Status
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace pdsr

/// IER - Interrupt Enable Register
namespace ier {
    /// Input Change Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Change Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Change Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Change Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Change Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Change Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Change Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Change Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Change Interrupt Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Change Interrupt Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Change Interrupt Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Change Interrupt Enable
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Change Interrupt Enable
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Change Interrupt Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Change Interrupt Enable
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Change Interrupt Enable
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Change Interrupt Enable
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Change Interrupt Enable
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Change Interrupt Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Change Interrupt Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Change Interrupt Enable
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Change Interrupt Enable
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Change Interrupt Enable
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Change Interrupt Enable
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Change Interrupt Enable
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Change Interrupt Enable
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Change Interrupt Enable
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Change Interrupt Enable
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Change Interrupt Enable
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Change Interrupt Enable
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Change Interrupt Enable
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Change Interrupt Enable
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Input Change Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Change Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Change Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Change Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Change Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Change Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Change Interrupt Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Change Interrupt Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Change Interrupt Disable
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Change Interrupt Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Change Interrupt Disable
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Change Interrupt Disable
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Change Interrupt Disable
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Change Interrupt Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Change Interrupt Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Change Interrupt Disable
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Change Interrupt Disable
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Change Interrupt Disable
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Change Interrupt Disable
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Change Interrupt Disable
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Change Interrupt Disable
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Change Interrupt Disable
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Change Interrupt Disable
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Change Interrupt Disable
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Change Interrupt Disable
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Change Interrupt Disable
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Change Interrupt Disable
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Change Interrupt Disable
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Change Interrupt Disable
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Change Interrupt Disable
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Change Interrupt Disable
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Change Interrupt Disable
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Input Change Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Change Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Change Interrupt Mask
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Change Interrupt Mask
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Change Interrupt Mask
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Change Interrupt Mask
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Change Interrupt Mask
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Change Interrupt Mask
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Change Interrupt Mask
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Change Interrupt Mask
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Change Interrupt Mask
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Change Interrupt Mask
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Change Interrupt Mask
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Change Interrupt Mask
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Change Interrupt Mask
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Change Interrupt Mask
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Change Interrupt Mask
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Change Interrupt Mask
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Change Interrupt Mask
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Change Interrupt Mask
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Change Interrupt Mask
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Change Interrupt Mask
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Change Interrupt Mask
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Change Interrupt Mask
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Change Interrupt Mask
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Change Interrupt Mask
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Change Interrupt Mask
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Change Interrupt Mask
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Change Interrupt Mask
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Change Interrupt Mask
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Change Interrupt Mask
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Change Interrupt Mask
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace imr

/// ISR - Interrupt Status Register
namespace isr {
    /// Input Change Interrupt Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Input Change Interrupt Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Input Change Interrupt Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Input Change Interrupt Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Input Change Interrupt Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Input Change Interrupt Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Input Change Interrupt Status
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Input Change Interrupt Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Input Change Interrupt Status
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Input Change Interrupt Status
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Input Change Interrupt Status
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Input Change Interrupt Status
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Input Change Interrupt Status
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Input Change Interrupt Status
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Input Change Interrupt Status
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Input Change Interrupt Status
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Input Change Interrupt Status
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Input Change Interrupt Status
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Input Change Interrupt Status
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Input Change Interrupt Status
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Input Change Interrupt Status
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Input Change Interrupt Status
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Input Change Interrupt Status
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Input Change Interrupt Status
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Input Change Interrupt Status
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Input Change Interrupt Status
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Input Change Interrupt Status
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Input Change Interrupt Status
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Input Change Interrupt Status
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Input Change Interrupt Status
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Input Change Interrupt Status
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Input Change Interrupt Status
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace isr

/// MDER - Multi-driver Enable Register
namespace mder {
    /// Multi Drive Enable.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Multi Drive Enable.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Multi Drive Enable.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Multi Drive Enable.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Multi Drive Enable.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Multi Drive Enable.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Multi Drive Enable.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Multi Drive Enable.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Multi Drive Enable.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Multi Drive Enable.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Multi Drive Enable.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Multi Drive Enable.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Multi Drive Enable.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Multi Drive Enable.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Multi Drive Enable.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Multi Drive Enable.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Multi Drive Enable.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Multi Drive Enable.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Multi Drive Enable.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Multi Drive Enable.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Multi Drive Enable.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Multi Drive Enable.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Multi Drive Enable.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Multi Drive Enable.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Multi Drive Enable.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Multi Drive Enable.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Multi Drive Enable.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Multi Drive Enable.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Multi Drive Enable.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Multi Drive Enable.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Multi Drive Enable.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Multi Drive Enable.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace mder

/// MDDR - Multi-driver Disable Register
namespace mddr {
    /// Multi Drive Disable.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Multi Drive Disable.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Multi Drive Disable.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Multi Drive Disable.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Multi Drive Disable.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Multi Drive Disable.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Multi Drive Disable.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Multi Drive Disable.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Multi Drive Disable.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Multi Drive Disable.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Multi Drive Disable.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Multi Drive Disable.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Multi Drive Disable.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Multi Drive Disable.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Multi Drive Disable.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Multi Drive Disable.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Multi Drive Disable.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Multi Drive Disable.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Multi Drive Disable.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Multi Drive Disable.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Multi Drive Disable.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Multi Drive Disable.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Multi Drive Disable.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Multi Drive Disable.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Multi Drive Disable.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Multi Drive Disable.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Multi Drive Disable.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Multi Drive Disable.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Multi Drive Disable.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Multi Drive Disable.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Multi Drive Disable.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Multi Drive Disable.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace mddr

/// MDSR - Multi-driver Status Register
namespace mdsr {
    /// Multi Drive Status.
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Multi Drive Status.
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Multi Drive Status.
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Multi Drive Status.
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Multi Drive Status.
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Multi Drive Status.
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Multi Drive Status.
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Multi Drive Status.
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Multi Drive Status.
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Multi Drive Status.
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Multi Drive Status.
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Multi Drive Status.
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Multi Drive Status.
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Multi Drive Status.
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Multi Drive Status.
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Multi Drive Status.
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Multi Drive Status.
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Multi Drive Status.
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Multi Drive Status.
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Multi Drive Status.
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Multi Drive Status.
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Multi Drive Status.
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Multi Drive Status.
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Multi Drive Status.
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Multi Drive Status.
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Multi Drive Status.
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Multi Drive Status.
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Multi Drive Status.
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Multi Drive Status.
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Multi Drive Status.
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Multi Drive Status.
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Multi Drive Status.
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace mdsr

/// PUDR - Pull-up Disable Register
namespace pudr {
    /// Pull Up Disable.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Pull Up Disable.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Pull Up Disable.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Pull Up Disable.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Pull Up Disable.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Pull Up Disable.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Pull Up Disable.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Pull Up Disable.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Pull Up Disable.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Pull Up Disable.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Pull Up Disable.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Pull Up Disable.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Pull Up Disable.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Pull Up Disable.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Pull Up Disable.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Pull Up Disable.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Pull Up Disable.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Pull Up Disable.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Pull Up Disable.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Pull Up Disable.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Pull Up Disable.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Pull Up Disable.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Pull Up Disable.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Pull Up Disable.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Pull Up Disable.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Pull Up Disable.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Pull Up Disable.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Pull Up Disable.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Pull Up Disable.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Pull Up Disable.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Pull Up Disable.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Pull Up Disable.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace pudr

/// PUER - Pull-up Enable Register
namespace puer {
    /// Pull Up Enable.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Pull Up Enable.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Pull Up Enable.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Pull Up Enable.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Pull Up Enable.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Pull Up Enable.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Pull Up Enable.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Pull Up Enable.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Pull Up Enable.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Pull Up Enable.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Pull Up Enable.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Pull Up Enable.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Pull Up Enable.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Pull Up Enable.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Pull Up Enable.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Pull Up Enable.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Pull Up Enable.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Pull Up Enable.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Pull Up Enable.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Pull Up Enable.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Pull Up Enable.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Pull Up Enable.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Pull Up Enable.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Pull Up Enable.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Pull Up Enable.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Pull Up Enable.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Pull Up Enable.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Pull Up Enable.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Pull Up Enable.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Pull Up Enable.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Pull Up Enable.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Pull Up Enable.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace puer

/// PUSR - Pad Pull-up Status Register
namespace pusr {
    /// Pull Up Status.
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Pull Up Status.
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Pull Up Status.
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Pull Up Status.
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Pull Up Status.
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Pull Up Status.
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Pull Up Status.
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Pull Up Status.
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Pull Up Status.
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Pull Up Status.
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Pull Up Status.
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Pull Up Status.
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Pull Up Status.
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Pull Up Status.
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Pull Up Status.
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Pull Up Status.
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Pull Up Status.
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Pull Up Status.
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Pull Up Status.
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Pull Up Status.
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Pull Up Status.
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Pull Up Status.
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Pull Up Status.
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Pull Up Status.
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Pull Up Status.
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Pull Up Status.
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Pull Up Status.
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Pull Up Status.
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Pull Up Status.
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Pull Up Status.
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Pull Up Status.
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Pull Up Status.
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace pusr

/// ABSR - Peripheral AB Select Register
namespace absr {
    /// Peripheral A Select.
    /// Position: 0, Width: 1
    /// Access: read-write
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Peripheral A Select.
    /// Position: 1, Width: 1
    /// Access: read-write
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Peripheral A Select.
    /// Position: 2, Width: 1
    /// Access: read-write
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Peripheral A Select.
    /// Position: 3, Width: 1
    /// Access: read-write
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Peripheral A Select.
    /// Position: 4, Width: 1
    /// Access: read-write
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Peripheral A Select.
    /// Position: 5, Width: 1
    /// Access: read-write
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Peripheral A Select.
    /// Position: 6, Width: 1
    /// Access: read-write
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Peripheral A Select.
    /// Position: 7, Width: 1
    /// Access: read-write
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Peripheral A Select.
    /// Position: 8, Width: 1
    /// Access: read-write
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Peripheral A Select.
    /// Position: 9, Width: 1
    /// Access: read-write
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Peripheral A Select.
    /// Position: 10, Width: 1
    /// Access: read-write
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Peripheral A Select.
    /// Position: 11, Width: 1
    /// Access: read-write
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Peripheral A Select.
    /// Position: 12, Width: 1
    /// Access: read-write
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Peripheral A Select.
    /// Position: 13, Width: 1
    /// Access: read-write
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Peripheral A Select.
    /// Position: 14, Width: 1
    /// Access: read-write
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Peripheral A Select.
    /// Position: 15, Width: 1
    /// Access: read-write
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Peripheral A Select.
    /// Position: 16, Width: 1
    /// Access: read-write
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Peripheral A Select.
    /// Position: 17, Width: 1
    /// Access: read-write
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Peripheral A Select.
    /// Position: 18, Width: 1
    /// Access: read-write
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Peripheral A Select.
    /// Position: 19, Width: 1
    /// Access: read-write
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Peripheral A Select.
    /// Position: 20, Width: 1
    /// Access: read-write
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Peripheral A Select.
    /// Position: 21, Width: 1
    /// Access: read-write
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Peripheral A Select.
    /// Position: 22, Width: 1
    /// Access: read-write
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Peripheral A Select.
    /// Position: 23, Width: 1
    /// Access: read-write
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Peripheral A Select.
    /// Position: 24, Width: 1
    /// Access: read-write
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Peripheral A Select.
    /// Position: 25, Width: 1
    /// Access: read-write
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Peripheral A Select.
    /// Position: 26, Width: 1
    /// Access: read-write
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Peripheral A Select.
    /// Position: 27, Width: 1
    /// Access: read-write
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Peripheral A Select.
    /// Position: 28, Width: 1
    /// Access: read-write
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Peripheral A Select.
    /// Position: 29, Width: 1
    /// Access: read-write
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Peripheral A Select.
    /// Position: 30, Width: 1
    /// Access: read-write
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Peripheral A Select.
    /// Position: 31, Width: 1
    /// Access: read-write
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace absr

/// SCIFSR - System Clock Glitch Input Filter Select Register
namespace scifsr {
    /// System Clock Glitch Filtering Select.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// System Clock Glitch Filtering Select.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace scifsr

/// DIFSR - Debouncing Input Filter Select Register
namespace difsr {
    /// Debouncing Filtering Select.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Debouncing Filtering Select.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Debouncing Filtering Select.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Debouncing Filtering Select.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Debouncing Filtering Select.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Debouncing Filtering Select.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Debouncing Filtering Select.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Debouncing Filtering Select.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Debouncing Filtering Select.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Debouncing Filtering Select.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Debouncing Filtering Select.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Debouncing Filtering Select.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Debouncing Filtering Select.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Debouncing Filtering Select.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Debouncing Filtering Select.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Debouncing Filtering Select.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Debouncing Filtering Select.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Debouncing Filtering Select.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Debouncing Filtering Select.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Debouncing Filtering Select.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Debouncing Filtering Select.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Debouncing Filtering Select.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Debouncing Filtering Select.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Debouncing Filtering Select.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Debouncing Filtering Select.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Debouncing Filtering Select.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Debouncing Filtering Select.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Debouncing Filtering Select.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Debouncing Filtering Select.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Debouncing Filtering Select.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Debouncing Filtering Select.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Debouncing Filtering Select.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace difsr

/// IFDGSR - Glitch or Debouncing Input Filter Clock Selection Status Register
namespace ifdgsr {
    /// Glitch or Debouncing Filter Selection Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Glitch or Debouncing Filter Selection Status
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ifdgsr

/// SCDR - Slow Clock Divider Debouncing Register
namespace scdr {
    /// Slow Clock Divider Selection for Debouncing
    /// Position: 0, Width: 14
    /// Access: read-write
    using DIV = BitField<0, 14>;
    constexpr uint32_t DIV_Pos = 0;
    constexpr uint32_t DIV_Msk = DIV::mask;

}  // namespace scdr

/// OWER - Output Write Enable
namespace ower {
    /// Output Write Enable.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Write Enable.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Write Enable.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Write Enable.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Write Enable.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Write Enable.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Write Enable.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Write Enable.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Write Enable.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Write Enable.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Write Enable.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Write Enable.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Write Enable.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Write Enable.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Write Enable.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Write Enable.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Write Enable.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Write Enable.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Write Enable.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Write Enable.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Write Enable.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Write Enable.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Write Enable.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Write Enable.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Write Enable.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Write Enable.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Write Enable.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Write Enable.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Write Enable.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Write Enable.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Write Enable.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Write Enable.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace ower

/// OWDR - Output Write Disable
namespace owdr {
    /// Output Write Disable.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Write Disable.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Write Disable.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Write Disable.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Write Disable.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Write Disable.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Write Disable.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Write Disable.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Write Disable.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Write Disable.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Write Disable.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Write Disable.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Write Disable.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Write Disable.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Write Disable.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Write Disable.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Write Disable.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Write Disable.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Write Disable.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Write Disable.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Write Disable.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Write Disable.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Write Disable.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Write Disable.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Write Disable.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Write Disable.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Write Disable.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Write Disable.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Write Disable.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Write Disable.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Write Disable.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Write Disable.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace owdr

/// OWSR - Output Write Status Register
namespace owsr {
    /// Output Write Status.
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Output Write Status.
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Output Write Status.
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Output Write Status.
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Output Write Status.
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Output Write Status.
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Output Write Status.
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Output Write Status.
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Output Write Status.
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Output Write Status.
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Output Write Status.
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Output Write Status.
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Output Write Status.
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Output Write Status.
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Output Write Status.
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Output Write Status.
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Output Write Status.
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Output Write Status.
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Output Write Status.
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Output Write Status.
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Output Write Status.
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Output Write Status.
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Output Write Status.
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Output Write Status.
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Output Write Status.
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Output Write Status.
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Output Write Status.
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Output Write Status.
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Output Write Status.
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Output Write Status.
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Output Write Status.
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Output Write Status.
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace owsr

/// AIMER - Additional Interrupt Modes Enable Register
namespace aimer {
    /// Additional Interrupt Modes Enable.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Additional Interrupt Modes Enable.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace aimer

/// AIMDR - Additional Interrupt Modes Disables Register
namespace aimdr {
    /// Additional Interrupt Modes Disable.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Additional Interrupt Modes Disable.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace aimdr

/// AIMMR - Additional Interrupt Modes Mask Register
namespace aimmr {
    /// Peripheral CD Status.
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Peripheral CD Status.
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Peripheral CD Status.
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Peripheral CD Status.
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Peripheral CD Status.
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Peripheral CD Status.
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Peripheral CD Status.
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Peripheral CD Status.
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Peripheral CD Status.
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Peripheral CD Status.
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Peripheral CD Status.
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Peripheral CD Status.
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Peripheral CD Status.
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Peripheral CD Status.
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Peripheral CD Status.
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Peripheral CD Status.
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Peripheral CD Status.
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Peripheral CD Status.
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Peripheral CD Status.
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Peripheral CD Status.
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Peripheral CD Status.
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Peripheral CD Status.
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Peripheral CD Status.
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Peripheral CD Status.
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Peripheral CD Status.
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Peripheral CD Status.
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Peripheral CD Status.
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Peripheral CD Status.
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Peripheral CD Status.
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Peripheral CD Status.
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Peripheral CD Status.
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Peripheral CD Status.
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace aimmr

/// ESR - Edge Select Register
namespace esr {
    /// Edge Interrupt Selection.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Edge Interrupt Selection.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Edge Interrupt Selection.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Edge Interrupt Selection.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Edge Interrupt Selection.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Edge Interrupt Selection.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Edge Interrupt Selection.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Edge Interrupt Selection.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Edge Interrupt Selection.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Edge Interrupt Selection.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Edge Interrupt Selection.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Edge Interrupt Selection.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Edge Interrupt Selection.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Edge Interrupt Selection.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Edge Interrupt Selection.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Edge Interrupt Selection.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Edge Interrupt Selection.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Edge Interrupt Selection.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Edge Interrupt Selection.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Edge Interrupt Selection.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Edge Interrupt Selection.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Edge Interrupt Selection.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Edge Interrupt Selection.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Edge Interrupt Selection.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Edge Interrupt Selection.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Edge Interrupt Selection.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Edge Interrupt Selection.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Edge Interrupt Selection.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Edge Interrupt Selection.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Edge Interrupt Selection.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Edge Interrupt Selection.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Edge Interrupt Selection.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace esr

/// LSR - Level Select Register
namespace lsr {
    /// Level Interrupt Selection.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Level Interrupt Selection.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Level Interrupt Selection.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Level Interrupt Selection.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Level Interrupt Selection.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Level Interrupt Selection.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Level Interrupt Selection.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Level Interrupt Selection.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Level Interrupt Selection.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Level Interrupt Selection.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Level Interrupt Selection.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Level Interrupt Selection.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Level Interrupt Selection.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Level Interrupt Selection.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Level Interrupt Selection.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Level Interrupt Selection.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Level Interrupt Selection.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Level Interrupt Selection.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Level Interrupt Selection.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Level Interrupt Selection.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Level Interrupt Selection.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Level Interrupt Selection.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Level Interrupt Selection.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Level Interrupt Selection.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Level Interrupt Selection.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Level Interrupt Selection.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Level Interrupt Selection.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Level Interrupt Selection.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Level Interrupt Selection.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Level Interrupt Selection.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Level Interrupt Selection.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Level Interrupt Selection.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace lsr

/// ELSR - Edge/Level Status Register
namespace elsr {
    /// Edge/Level Interrupt source selection.
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Edge/Level Interrupt source selection.
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace elsr

/// FELLSR - Falling Edge/Low Level Select Register
namespace fellsr {
    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Falling Edge/Low Level Interrupt Selection.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace fellsr

/// REHLSR - Rising Edge/ High Level Select Register
namespace rehlsr {
    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 0, Width: 1
    /// Access: write-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 1, Width: 1
    /// Access: write-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 2, Width: 1
    /// Access: write-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 3, Width: 1
    /// Access: write-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 4, Width: 1
    /// Access: write-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 5, Width: 1
    /// Access: write-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 6, Width: 1
    /// Access: write-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 7, Width: 1
    /// Access: write-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 8, Width: 1
    /// Access: write-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 9, Width: 1
    /// Access: write-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 10, Width: 1
    /// Access: write-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 11, Width: 1
    /// Access: write-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 12, Width: 1
    /// Access: write-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 13, Width: 1
    /// Access: write-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 14, Width: 1
    /// Access: write-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 15, Width: 1
    /// Access: write-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 16, Width: 1
    /// Access: write-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 17, Width: 1
    /// Access: write-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 18, Width: 1
    /// Access: write-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 19, Width: 1
    /// Access: write-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 20, Width: 1
    /// Access: write-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 21, Width: 1
    /// Access: write-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 22, Width: 1
    /// Access: write-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 23, Width: 1
    /// Access: write-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 24, Width: 1
    /// Access: write-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 25, Width: 1
    /// Access: write-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 26, Width: 1
    /// Access: write-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 27, Width: 1
    /// Access: write-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 28, Width: 1
    /// Access: write-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 29, Width: 1
    /// Access: write-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 30, Width: 1
    /// Access: write-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Rising Edge /High Level Interrupt Selection.
    /// Position: 31, Width: 1
    /// Access: write-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace rehlsr

/// FRLHSR - Fall/Rise - Low/High Status Register
namespace frlhsr {
    /// Edge /Level Interrupt Source Selection.
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Edge /Level Interrupt Source Selection.
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace frlhsr

/// LOCKSR - Lock Status
namespace locksr {
    /// Lock Status.
    /// Position: 0, Width: 1
    /// Access: read-only
    using P0 = BitField<0, 1>;
    constexpr uint32_t P0_Pos = 0;
    constexpr uint32_t P0_Msk = P0::mask;

    /// Lock Status.
    /// Position: 1, Width: 1
    /// Access: read-only
    using P1 = BitField<1, 1>;
    constexpr uint32_t P1_Pos = 1;
    constexpr uint32_t P1_Msk = P1::mask;

    /// Lock Status.
    /// Position: 2, Width: 1
    /// Access: read-only
    using P2 = BitField<2, 1>;
    constexpr uint32_t P2_Pos = 2;
    constexpr uint32_t P2_Msk = P2::mask;

    /// Lock Status.
    /// Position: 3, Width: 1
    /// Access: read-only
    using P3 = BitField<3, 1>;
    constexpr uint32_t P3_Pos = 3;
    constexpr uint32_t P3_Msk = P3::mask;

    /// Lock Status.
    /// Position: 4, Width: 1
    /// Access: read-only
    using P4 = BitField<4, 1>;
    constexpr uint32_t P4_Pos = 4;
    constexpr uint32_t P4_Msk = P4::mask;

    /// Lock Status.
    /// Position: 5, Width: 1
    /// Access: read-only
    using P5 = BitField<5, 1>;
    constexpr uint32_t P5_Pos = 5;
    constexpr uint32_t P5_Msk = P5::mask;

    /// Lock Status.
    /// Position: 6, Width: 1
    /// Access: read-only
    using P6 = BitField<6, 1>;
    constexpr uint32_t P6_Pos = 6;
    constexpr uint32_t P6_Msk = P6::mask;

    /// Lock Status.
    /// Position: 7, Width: 1
    /// Access: read-only
    using P7 = BitField<7, 1>;
    constexpr uint32_t P7_Pos = 7;
    constexpr uint32_t P7_Msk = P7::mask;

    /// Lock Status.
    /// Position: 8, Width: 1
    /// Access: read-only
    using P8 = BitField<8, 1>;
    constexpr uint32_t P8_Pos = 8;
    constexpr uint32_t P8_Msk = P8::mask;

    /// Lock Status.
    /// Position: 9, Width: 1
    /// Access: read-only
    using P9 = BitField<9, 1>;
    constexpr uint32_t P9_Pos = 9;
    constexpr uint32_t P9_Msk = P9::mask;

    /// Lock Status.
    /// Position: 10, Width: 1
    /// Access: read-only
    using P10 = BitField<10, 1>;
    constexpr uint32_t P10_Pos = 10;
    constexpr uint32_t P10_Msk = P10::mask;

    /// Lock Status.
    /// Position: 11, Width: 1
    /// Access: read-only
    using P11 = BitField<11, 1>;
    constexpr uint32_t P11_Pos = 11;
    constexpr uint32_t P11_Msk = P11::mask;

    /// Lock Status.
    /// Position: 12, Width: 1
    /// Access: read-only
    using P12 = BitField<12, 1>;
    constexpr uint32_t P12_Pos = 12;
    constexpr uint32_t P12_Msk = P12::mask;

    /// Lock Status.
    /// Position: 13, Width: 1
    /// Access: read-only
    using P13 = BitField<13, 1>;
    constexpr uint32_t P13_Pos = 13;
    constexpr uint32_t P13_Msk = P13::mask;

    /// Lock Status.
    /// Position: 14, Width: 1
    /// Access: read-only
    using P14 = BitField<14, 1>;
    constexpr uint32_t P14_Pos = 14;
    constexpr uint32_t P14_Msk = P14::mask;

    /// Lock Status.
    /// Position: 15, Width: 1
    /// Access: read-only
    using P15 = BitField<15, 1>;
    constexpr uint32_t P15_Pos = 15;
    constexpr uint32_t P15_Msk = P15::mask;

    /// Lock Status.
    /// Position: 16, Width: 1
    /// Access: read-only
    using P16 = BitField<16, 1>;
    constexpr uint32_t P16_Pos = 16;
    constexpr uint32_t P16_Msk = P16::mask;

    /// Lock Status.
    /// Position: 17, Width: 1
    /// Access: read-only
    using P17 = BitField<17, 1>;
    constexpr uint32_t P17_Pos = 17;
    constexpr uint32_t P17_Msk = P17::mask;

    /// Lock Status.
    /// Position: 18, Width: 1
    /// Access: read-only
    using P18 = BitField<18, 1>;
    constexpr uint32_t P18_Pos = 18;
    constexpr uint32_t P18_Msk = P18::mask;

    /// Lock Status.
    /// Position: 19, Width: 1
    /// Access: read-only
    using P19 = BitField<19, 1>;
    constexpr uint32_t P19_Pos = 19;
    constexpr uint32_t P19_Msk = P19::mask;

    /// Lock Status.
    /// Position: 20, Width: 1
    /// Access: read-only
    using P20 = BitField<20, 1>;
    constexpr uint32_t P20_Pos = 20;
    constexpr uint32_t P20_Msk = P20::mask;

    /// Lock Status.
    /// Position: 21, Width: 1
    /// Access: read-only
    using P21 = BitField<21, 1>;
    constexpr uint32_t P21_Pos = 21;
    constexpr uint32_t P21_Msk = P21::mask;

    /// Lock Status.
    /// Position: 22, Width: 1
    /// Access: read-only
    using P22 = BitField<22, 1>;
    constexpr uint32_t P22_Pos = 22;
    constexpr uint32_t P22_Msk = P22::mask;

    /// Lock Status.
    /// Position: 23, Width: 1
    /// Access: read-only
    using P23 = BitField<23, 1>;
    constexpr uint32_t P23_Pos = 23;
    constexpr uint32_t P23_Msk = P23::mask;

    /// Lock Status.
    /// Position: 24, Width: 1
    /// Access: read-only
    using P24 = BitField<24, 1>;
    constexpr uint32_t P24_Pos = 24;
    constexpr uint32_t P24_Msk = P24::mask;

    /// Lock Status.
    /// Position: 25, Width: 1
    /// Access: read-only
    using P25 = BitField<25, 1>;
    constexpr uint32_t P25_Pos = 25;
    constexpr uint32_t P25_Msk = P25::mask;

    /// Lock Status.
    /// Position: 26, Width: 1
    /// Access: read-only
    using P26 = BitField<26, 1>;
    constexpr uint32_t P26_Pos = 26;
    constexpr uint32_t P26_Msk = P26::mask;

    /// Lock Status.
    /// Position: 27, Width: 1
    /// Access: read-only
    using P27 = BitField<27, 1>;
    constexpr uint32_t P27_Pos = 27;
    constexpr uint32_t P27_Msk = P27::mask;

    /// Lock Status.
    /// Position: 28, Width: 1
    /// Access: read-only
    using P28 = BitField<28, 1>;
    constexpr uint32_t P28_Pos = 28;
    constexpr uint32_t P28_Msk = P28::mask;

    /// Lock Status.
    /// Position: 29, Width: 1
    /// Access: read-only
    using P29 = BitField<29, 1>;
    constexpr uint32_t P29_Pos = 29;
    constexpr uint32_t P29_Msk = P29::mask;

    /// Lock Status.
    /// Position: 30, Width: 1
    /// Access: read-only
    using P30 = BitField<30, 1>;
    constexpr uint32_t P30_Pos = 30;
    constexpr uint32_t P30_Msk = P30::mask;

    /// Lock Status.
    /// Position: 31, Width: 1
    /// Access: read-only
    using P31 = BitField<31, 1>;
    constexpr uint32_t P31_Pos = 31;
    constexpr uint32_t P31_Msk = P31::mask;

}  // namespace locksr

/// WPMR - Write Protect Mode Register
namespace wpmr {
    /// Write Protect Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protect KEY
    /// Position: 8, Width: 24
    /// Access: read-write
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;

}  // namespace wpmr

/// WPSR - Write Protect Status Register
namespace wpsr {
    /// Write Protect Violation Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protect Violation Source
    /// Position: 8, Width: 16
    /// Access: read-only
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::piob
