Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Wed Sep  6 11:32:13 2023
| Host             : LabUbuLenovo running 64-bit Ubuntu 20.04.1 LTS
| Command          : report_power -file MLP_power_routed.rpt -pb MLP_power_summary_routed.pb -rpx MLP_power_routed.rpx
| Design           : MLP
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 108.700 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 107.935                           |
| Device Static (W)        | 0.765                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    33.726 |     7317 |       --- |             --- |
|   LUT as Logic           |    28.607 |     3163 |     17600 |           17.97 |
|   CARRY4                 |     3.269 |      747 |      4400 |           16.98 |
|   Register               |     1.802 |     1892 |     35200 |            5.38 |
|   F7/F8 Muxes            |     0.029 |       36 |     17600 |            0.20 |
|   LUT as Distributed RAM |     0.020 |       12 |      6000 |            0.20 |
|   Others                 |     0.000 |      189 |       --- |             --- |
| Signals                  |    34.059 |     5186 |       --- |             --- |
| Block RAM                |     1.080 |      8.5 |        60 |           14.17 |
| DSPs                     |    39.070 |       42 |        80 |           52.50 |
| Static Power             |     0.765 |          |           |                 |
| Total                    |   108.700 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   107.993 |     107.854 |      0.139 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.040 |       0.000 |      0.040 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.102 |       0.081 |      0.021 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| MLP                  |   107.935 |
|   BRAM_L1            |     0.377 |
|     RAM_reg_0_15_0_0 |     0.046 |
|     RAM_reg_0_15_1_1 |     0.045 |
|     RAM_reg_0_15_2_2 |     0.045 |
|     RAM_reg_0_15_3_3 |     0.059 |
|     RAM_reg_0_15_8_8 |     0.139 |
|     RAM_reg_0_15_9_9 |     0.043 |
|   BRAM_L2            |     0.355 |
|     RAM_reg_0_15_0_0 |     0.041 |
|     RAM_reg_0_15_1_1 |     0.041 |
|     RAM_reg_0_15_2_2 |     0.042 |
|     RAM_reg_0_15_3_3 |     0.062 |
|     RAM_reg_0_15_8_8 |     0.128 |
|     RAM_reg_0_15_9_9 |     0.041 |
|   CNT_L1             |     0.004 |
|   CNT_L2             |     0.083 |
|   CNT_W2             |     1.555 |
|   CNT_W3             |     0.939 |
|   Counter_W1S        |     4.201 |
|   N1_1               |     1.238 |
|   N1_10              |     1.108 |
|   N1_11              |     1.155 |
|   N1_12              |     1.135 |
|   N1_13              |     1.151 |
|   N1_14              |     1.146 |
|   N1_15              |     1.143 |
|   N1_16              |     1.136 |
|   N1_2               |     1.170 |
|   N1_3               |     1.140 |
|   N1_4               |     1.178 |
|   N1_5               |     1.167 |
|   N1_6               |     1.121 |
|   N1_7               |     1.196 |
|   N1_8               |     1.132 |
|   N1_9               |     1.184 |
|   N2_1               |     1.134 |
|   N2_10              |     1.156 |
|   N2_11              |     1.140 |
|   N2_12              |     1.086 |
|   N2_13              |     1.100 |
|   N2_14              |     1.089 |
|   N2_15              |     1.112 |
|   N2_16              |     1.102 |
|   N2_2               |     1.212 |
|   N2_3               |     1.142 |
|   N2_4               |     1.159 |
|   N2_5               |     1.132 |
|   N2_6               |     1.119 |
|   N2_7               |     1.046 |
|   N2_8               |     1.079 |
|   N2_9               |     1.114 |
|   N3_1               |     1.150 |
|   N3_10              |     1.079 |
|   N3_2               |     1.112 |
|   N3_3               |     1.164 |
|   N3_4               |     1.080 |
|   N3_5               |     1.075 |
|   N3_6               |     1.120 |
|   N3_7               |     1.104 |
|   N3_8               |     1.144 |
|   N3_9               |     1.112 |
|   SIGMA_L1           |    20.126 |
|   SIGMA_L2           |    20.662 |
|   SIGMA_L3           |    12.068 |
+----------------------+-----------+


