{"vcs1":{"timestamp_begin":1682302800.568273114, "rt":0.62, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1682302801.221296104, "rt":0.93, "ut":0.20, "st":0.25}}
{"link":{"timestamp_begin":1682302802.175854591, "rt":1.68, "ut":0.06, "st":1.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682302800.281480165}
{"VCS_COMP_START_TIME": 1682302800.281480165}
{"VCS_COMP_END_TIME": 1682302804.466544710}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340896}}
{"stitch_vcselab": {"peak_mem": 239048}}
