# 
# Synthesis run script generated by Vivado
# 

set_param iopl.termPlaceClean 1
read_verilog {
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SizedFIFO.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO20.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO2.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/FIFO1.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/BRAM2.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/Verilog/SyncResetA.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHSender.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkMHReceiver.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkGenerator.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHSender.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFHReceiver.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkChecker.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkBuffer.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/rtl/mkFTop_dp705.v
  /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/sources_1/imports/dp705v2/fpgaTop_dp705.v
}
read_xdc /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/constrs_1/imports/dp705v2/kc705.xdc

set_property used_in_implementation false [get_files /home/cms/projects/dp705v2/vivado/dpTest/dpTest.srcs/constrs_1/imports/dp705v2/kc705.xdc]
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/cms/projects/dp705v2/vivado/dpTest/dpTest.data/wt [current_project]
synth_design -top fpgaTop -part xc7k325tffg900-1
write_checkpoint fpgaTop.dcp
report_utilization -file fpgaTop_utilization_synth.rpt
