<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_MMRCFG_CAC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_CTRL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_CTRL" offset="0x4" width="32" description="Control Register to Enable/Disable and select modes of operation">
		<bitfield id="COLOR_EN" width="4" begin="11" end="8" resetval="0x0" description="Enable for CAC processing in 2x2 pixel grid.    bit[0] - row[0]col[0]    bit[1] - row[0]col[1]    bit[2] - row[1]col[0]    bit[3] - row[1]col[1].      One pixel should be enabled in each row of 2x2. 10 or 01 combinations are allowed in each row. Value should be one of 5, 6, 9, 10" range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_FRAMESZ" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_FRAMESZ" offset="0x8" width="32" description="Actual frame size is configured value + 1">
		<bitfield id="HEIGHT" width="13" begin="28" end="16" resetval="0x0" description="Number of Lines per frame. Actual Frame height is HEIGHT +1. Actual frame height should minimum of 32 and multiple of 2" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WIDTH" width="13" begin="12" end="0" resetval="0x0" description="Number of pixels per line. Actual Frame width is WIDTH +1. Actual frame width should minimum of 64 and multiple of 2" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_BLOCKSZ" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_BLOCKSZ" offset="0xC" width="32" description="Size of Block and each block will have 2 LUT entries with displacement value">
		<bitfield id="SIZE" width="8" begin="7" end="0" resetval="0x0" description="Height and Width of Subsampled Block. Each block will have 2 displacement entries for SIZExSIZE block ; one for even line and other for odd line.   Minimum of 8 and maximum of 128. Should be multiple of 4" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_BLOCKCNT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_BLOCKCNT" offset="0x10" width="32" description="LUT Grid size. Should cover frame size plus 1 for interpolation. VCNT * HCNT &#60;= 2048">
		<bitfield id="VCNT" width="10" begin="25" end="16" resetval="0x0" description="LUT Grid heighti, i.e. no. of blocks in vertical direction. (VCNT-1)* BLOCKSZ.SIZE >= frame_height and max value is 512" range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="HCNT" width="10" begin="9" end="0" resetval="0x0" description="LUT Grid width, i.e. no. of blocks in horizontal direction. (HCNT-1)* BLOCKSZ.SIZE >= frame_width  and max value is 512" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_INT_STAT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_INT_STAT" offset="0x80" width="32" description="Set on internal interupt event and clr by SW">
		<bitfield id="LUT_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="status/clear for mmr configuration error. Set when Config access happen to LUT memory in the middle of processing" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_DBG_CTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_DBG_CTL" offset="0x100" width="32" description="Control the memory access selection">
		<bitfield id="LINEMEM_SEL" width="4" begin="11" end="8" resetval="0x0" description="0-6: CAC corrected line memory. i.e. EnLine0..6   7-9: Bypassed pixel Line memory. i.e. BypLine0..2" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="EOF_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable for EOF at CAC output" range="4" rwaccess="R/W"/> 
		<bitfield id="EOL_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable for EOL at CAC output" range="3" rwaccess="R/W"/> 
		<bitfield id="SOF_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable for SOF at CAC input" range="2" rwaccess="R/W"/> 
		<bitfield id="SOL_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable for SOL at CAC input" range="1" rwaccess="R/W"/> 
		<bitfield id="DBG_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug features, set to '0' to disable all debug events" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_DBG_STAT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__MMR__MMRCFG__CAC_REGS_DBG_STAT" offset="0x104" width="32" description="Set/Clear for CAC debug events">
		<bitfield id="EOF" width="1" begin="4" end="4" resetval="0x0" description="Status/Clear for EOF at CAC output. Set on EOF at CAC output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="EOL" width="1" begin="3" end="3" resetval="0x0" description="Status/Clear for EOL at CAC output. Set on EOL at CAC output" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="SOF" width="1" begin="2" end="2" resetval="0x0" description="Status/Clear for SOF at CAC input. Set on SOF at  CAC input" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="SOL" width="1" begin="1" end="1" resetval="0x0" description="Status/Clear for SOL at CAC input. Set on SOL at  CAC input" range="1" rwaccess="R/W1TC"/>
	</register>
</module>