$date
	Thu Oct 20 11:00:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q_tb $end
$var wire 3 ! f [2:0] $end
$var reg 4 " i [3:0] $end
$var integer 32 # j [31:0] $end
$scope module f1 $end
$var wire 4 $ i [3:0] $end
$var reg 3 % f [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx0 %
b0 $
b0 #
b0 "
bx0 !
$end
#20
b1 !
b1 %
b1 "
b1 $
b1 #
#40
b11 !
b11 %
b10 "
b10 $
b10 #
#60
b11 "
b11 $
b11 #
#80
b101 !
b101 %
b100 "
b100 $
b100 #
#100
b101 "
b101 $
b101 #
#120
b110 "
b110 $
b110 #
#140
b111 "
b111 $
b111 #
#160
b111 !
b111 %
b1000 "
b1000 $
b1000 #
#180
b1001 "
b1001 $
b1001 #
#200
b1010 "
b1010 $
b1010 #
#220
b1011 "
b1011 $
b1011 #
#240
b1100 "
b1100 $
b1100 #
#260
b1101 "
b1101 $
b1101 #
#280
b1110 "
b1110 $
b1110 #
#300
b1111 "
b1111 $
b1111 #
#320
b10000 #
