Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 21:01:26 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                6.34e-03    0.208 1.40e+07    0.228 100.0
  pulse_gen (pulse_gen)                   0.000 9.93e-06 2.32e+04 3.31e-05   0.0
  clock_divider_TX (ClkDiv_1)          5.20e-05 7.47e-04 5.54e+05 1.35e-03   0.6
    add_20 (ClkDiv_1_DW01_inc_1)          0.000    0.000 8.74e+04 8.74e-05   0.0
    add_49 (ClkDiv_1_DW01_inc_0)       4.85e-06 1.81e-05 9.71e+04 1.20e-04   0.1
  TX (UART_TX)                            0.000 7.94e-05 4.68e+05 5.48e-04   0.2
    DUT4 (mux)                            0.000    0.000 2.34e+04 2.34e-05   0.0
    DUT3 (parity_calc)                    0.000 4.96e-06 1.13e+05 1.18e-04   0.1
    DUT2 (uart_fsm)                       0.000 1.49e-05 9.34e+04 1.08e-04   0.0
    DUT1 (Serializer)                     0.000 5.96e-05 2.39e+05 2.98e-04   0.1
  FIFO (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                       1.17e-03 5.86e-02 2.15e+06 6.19e-02  27.2
    sync_w2r (DF_SYNC_BUS_WIDTH4_1)       0.000 3.97e-05 7.48e+04 1.14e-04   0.1
    sync_r2w (DF_SYNC_BUS_WIDTH4_0)       0.000 5.76e-03 8.23e+04 5.84e-03   2.6
    RD (FIFO_RD_ADDR_SIZE3)               0.000 4.44e-05 2.35e+05 2.79e-04   0.1
    WR (FIFO_WR_ADDR_SIZE3)               0.000 6.48e-03 2.34e+05 6.71e-03   2.9
    MEM (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                       9.11e-04 4.63e-02 1.52e+06 4.87e-02  21.4
  ALU (ALU_16B)                           0.000 1.22e-02 4.21e+06 1.64e-02   7.2
    mult_49 (ALU_16B_DW02_mult_0)         0.000    0.000 1.65e+06 1.65e-03   0.7
    add_39 (ALU_16B_DW01_add_0)           0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_44 (ALU_16B_DW01_sub_0)           0.000    0.000 2.48e+05 2.48e-04   0.1
    div_56 (ALU_16B_DW_div_uns_0)         0.000    0.000 1.24e+06 1.24e-03   0.5
  CLK_GATE (CLK_GATE)                  1.51e-03 4.63e-03 3.71e+04 6.18e-03   2.7
  RSTSYNC2 (RST_SYNC_NUM_STAGES2_1)    6.44e-06 2.36e-04 2.40e+04 2.66e-04   0.1
  RSTSYNC1 (RST_SYNC_NUM_STAGES2_0)    1.30e-05 2.25e-03 2.53e+04 2.28e-03   1.0
  clock_divider_RX (ClkDiv_0)          1.97e-04 6.61e-04 5.76e+05 1.43e-03   0.6
    add_20 (ClkDiv_0_DW01_inc_1)          0.000    0.000 7.92e+04 7.92e-05   0.0
    add_49 (ClkDiv_0_DW01_inc_0)          0.000    0.000 9.76e+04 9.76e-05   0.0
  Prescalemux (P_MUX)                     0.000    0.000 4.49e+04 4.49e-05   0.0
  U_system_control (system_control)       0.000 1.85e-02 1.17e+06 1.97e-02   8.6
  REGISTER (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                       1.93e-03 9.91e-02 3.16e+06    0.104  45.7
  Data_sync (DATA_SYNC_NUM_STAGES2)       0.000 8.64e-03 1.72e+05 8.81e-03   3.9
  RX (UART_RX_TOP)                     2.83e-04 1.85e-03 1.35e+06 3.49e-03   1.5
    DUT7 (stop_check)                     0.000 5.59e-05 1.75e+04 7.34e-05   0.0
    DUT6 (strt_check)                     0.000 5.59e-05 1.83e+04 7.42e-05   0.0
    DUT5 (deserializer)                6.95e-07 6.16e-04 3.43e+05 9.59e-04   0.4
    DUT4 (parity_check)                1.16e-06 1.14e-04 2.61e+05 3.76e-04   0.2
    DUT3 (data_sampling)               2.07e-05 1.83e-04 1.30e+05 3.34e-04   0.1
    DUT2 (edge_bit_counter)            2.49e-05 5.30e-04 3.19e+05 8.74e-04   0.4
    DUT1 (FSM)                         2.54e-05 2.82e-04 2.56e+05 5.63e-04   0.2
1
