// Seed: 1397838466
module module_0 (
    input  tri1 module_0,
    output wor  id_1
);
  wire id_3;
  wire id_4;
  assign id_3 = id_4;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    input tri id_5,
    output wand id_6,
    output wire id_7,
    input uwire id_8,
    output uwire id_9,
    output logic id_10,
    output supply0 id_11,
    output tri id_12,
    output tri id_13,
    input supply1 id_14,
    output wire id_15,
    input wire id_16,
    output tri1 id_17,
    input wor id_18,
    output supply0 id_19,
    output supply1 id_20,
    input wand id_21,
    input supply1 id_22,
    input supply0 id_23,
    output supply1 id_24,
    output tri id_25,
    output wor id_26,
    output tri1 id_27,
    input tri id_28,
    input wand id_29
);
  wire id_31;
  module_0 modCall_1 (
      id_8,
      id_26
  );
  assign modCall_1.type_5 = 0;
  always @(*) begin : LABEL_0
    id_10 <= id_5 * id_23;
  end
  assign id_17 = 1 != 1'b0 - 1;
endmodule
