# gllm-kernels

**æé™æ€§èƒ½ CPU ç®—å­åº“** â€” é€¼è¿‘ç¡¬ä»¶ç†è®ºå³°å€¼çš„åº•å±‚è®¡ç®—åŸè¯­ã€‚

> **å®šä½**ï¼šçº¯ç®—å­åº“ï¼ˆOperator Libraryï¼‰ï¼Œä¸å«ä»»ä½•ä¸šåŠ¡é€»è¾‘ï¼ˆæ—  Attentionã€æ—  KV Cacheã€æ— æ¨ç†æµç¨‹ï¼‰ã€‚ä¸Šå±‚æ¨ç†å¼•æ“é€šè¿‡ç»„åˆè¿™äº›ç®—å­æ„å»ºå®Œæ•´æ¨ç†ç®¡çº¿ã€‚

---

## ä¼˜å…ˆçº§é“å¾‹ï¼ˆPRIORITY HIERARCHYï¼‰

| ä¼˜å…ˆçº§ | åŸåˆ™ | å«ä¹‰ |
|--------|------|------|
| **P0 ğŸ”´ é€¼è¿‘ç†è®ºæé™** | æ¯ä¸ªç®—å­å°½å¯èƒ½é€¼è¿‘ç¡¬ä»¶ç†è®ºå³°å€¼ | compute-bound ç®—å­é€¼è¿‘ FLOPS å³°å€¼ï¼›memory-bound ç®—å­é€¼è¿‘å¸¦å®½å³°å€¼ |
| **P1 ğŸŸ¡ JIT ç¼–è¯‘å™¨è‡ªåŠ¨ä¼˜åŒ–** | æ‰€æœ‰ç®—å­é€šè¿‡ç¼–è¯‘å™¨èåˆå†³ç­– + ç¨‹åºåŒ–ä»£ç ç”Ÿæˆè¾¾åˆ°æœ€ä¼˜ | Phase 3 ç”¨ iced-x86/dynasm-rs ç”Ÿæˆæ¯æ¡æŒ‡ä»¤ï¼Œè‡ªåŠ¨ epilogue injection / loop fusion / tile-level fusion |
| **P2 ğŸŸ¢ ä»£ç é‡æœ€å°‘** | ç¼–è¯‘å™¨ä»£ç æœ¬èº«ä¿æŒç²¾ç®€ | å®/æ³›å‹å¤ç”¨ç¼–è¯‘å™¨å†…éƒ¨é€»è¾‘ï¼Œé¿å…é‡å¤ä»£ç  |
| **P3 âšª å¯ç»´æŠ¤æ€§** | æ–°å¢ ISA/é‡åŒ–æ ¼å¼/ç®—å­çš„å˜æ›´è·¯å¾„æ¸…æ™° | éµå¾ªç»´æŠ¤æ£€æŸ¥æ¸…å• |

> **æ ¸å¿ƒåˆ¤æ–­å‡†åˆ™**ï¼šæ‰€æœ‰æ€§èƒ½ä¼˜åŒ–é€šè¿‡ JIT ç¼–è¯‘å™¨å®ç°ã€‚ç®—å­çš„å”¯ä¸€å®šä¹‰æ¥æºæ˜¯ `extern "C"` çº¯æ ‡é‡å‡½æ•°ï¼Œç¼–è¯‘å™¨é€šè¿‡äºŒè¿›åˆ¶ç¬¦å·æ‰§è¡Œè‡ªåŠ¨æå–è®¡ç®—ç»“æ„ï¼ˆOpTraceï¼‰ï¼Œç„¶åæ ¹æ® DeviceProfile ç”Ÿæˆæœ€ä¼˜èåˆ SIMD ä»£ç ã€‚é¡¹ç›®ä¸­ç°æœ‰çš„æ‰‹å†™ asm / intrinsics / å®ç”Ÿæˆå®ç°ä½œä¸ºæ­£ç¡®æ€§åŸºå‡†å’Œæ€§èƒ½å‚è€ƒã€‚

---

## æ€§èƒ½ç›®æ ‡ï¼ˆPERF-TARGETï¼‰ğŸš¨ é“å¾‹

### ç†è®ºå³°å€¼è®¡ç®—æ–¹æ³•

| ç“¶é¢ˆç±»å‹ | ç†è®ºå³°å€¼å…¬å¼ |
|----------|-------------|
| **Compute-bound** (GEMM) | `æ ¸å¿ƒæ•° Ã— é¢‘ç‡ Ã— FMAåå Ã— SIMDå®½åº¦ Ã— 2` |
| **Memory-bound** (GEMV, æ¿€æ´», å½’ä¸€åŒ–) | `å†…å­˜å¸¦å®½ / (è¾“å…¥+è¾“å‡ºå­—èŠ‚æ•°)` |
| **é‡åŒ– GEMV** | `min(è®¡ç®—å³°å€¼, å¸¦å®½/é‡åŒ–å­—èŠ‚æ•°)` |

### å‚è€ƒå¯¹æ ‡

| åº“ | å…¸å‹æ•ˆç‡ | æˆ‘ä»¬çš„ç›®æ ‡ |
|---|---|---|
| Intel MKL (GEMM) | 85-95% | é€¼è¿‘ |
| OpenBLAS (GEMM) | 70-85% | è¶…è¶Š |
| llama.cpp (é‡åŒ– GEMV) | 60-75% | è¶…è¶Š |

### å½“å‰çŠ¶æ€

| ç®—å­ | å½“å‰æ•ˆç‡ | è¾¾æˆè·¯å¾„ |
|------|---------|---------|
| F32 GEMM | unpacked ~42%, prepacked ~59% (ASM å¾®å†…æ ¸è·¯å¾„) | JIT ç¼–è¯‘å™¨ Phase 3 è‡ªåŠ¨ç”Ÿæˆæœ€ä¼˜ä»£ç  |
| é‡åŒ– GEMV | intrinsics è·¯å¾„ | JIT ç¼–è¯‘å™¨ Phase 3 è‡ªåŠ¨ç”Ÿæˆæœ€ä¼˜ä»£ç  |
| Softmax/RMSNorm/SiLU | ALU-limited 7-13 GiB/s | JIT ç¼–è¯‘å™¨ Loop Fusion æ¶ˆé™¤ä¸­é—´ writeback |

> **æ€§èƒ½è°ƒä¼˜è·¯çº¿**ï¼šå…¨éƒ¨ç®—å­é€šè¿‡ JIT ç¼–è¯‘å™¨ Phase 3 è‡ªåŠ¨ç”Ÿæˆæœ€ä¼˜ä»£ç ï¼Œä¸å­˜åœ¨æ‰‹åŠ¨è°ƒä¼˜è·¯å¾„ã€‚

---

## SPEC å¯¼èˆªï¼ˆSingle Source of Truthï¼‰

| æ–‡ä»¶ | å†…å®¹ |
|------|------|
| `SPEC/01-REQUIREMENTS.md` | ç®—å­æ¸…å• + æ€§èƒ½éœ€æ±‚ + ç¼–è¯‘å™¨éœ€æ±‚ |
| `SPEC/02-ARCHITECTURE.md` | æ ¸å¿ƒæ¶æ„ï¼šæ‰‹å†™æ±‡ç¼– + å®é©±åŠ¨ + è¿è¡Œæ—¶åˆ†å‘ + Â§8 ç¼–è¯‘å™¨æ¶æ„ |
| `SPEC/03-DATA-STRUCTURE.md` | æ•°æ®ç»“æ„ + å®æ¶æ„è¯¦ç»†è®¾è®¡ |
| `SPEC/05-LAYER2-INFERENCE.md` | æ¨ç†åç«¯ + Â§7 JIT ç¼–è¯‘å™¨æµæ°´çº¿ |
| `SPEC/04-GPU-BACKEND.md` | GPU åç«¯è§„åˆ’ï¼ˆCUDA/Metalï¼‰ğŸ”´ æœªå®ç° |
| `SPEC/PLAN-phase4-maturity.md` | Phase 4 æˆç†Ÿåº¦è·¯çº¿å›¾ |
| `SPEC/PLAN-quality-hardening.md` | è´¨é‡åŠ å›ºè®¡åˆ’ |

---

## ğŸš¨ ç®—æ³•æ„å›¾ç¼–è¯‘å™¨ï¼ˆARCH-COMPILERï¼‰â€” æœ€æ˜“åç¦»çš„è®¾è®¡

> **æ ¸å¿ƒåŸåˆ™ï¼šæ ‡é‡å®šä¹‰ â†’ äºŒè¿›åˆ¶åˆ†æ â†’ èåˆå†³ç­– â†’ å…¨æ–°ä»£ç ç”Ÿæˆã€‚**
> **èåˆ = å…¨æ–°ä»£ç ç”Ÿæˆã€‚ä¸æ˜¯ trampoline è°ƒåº¦ï¼Œä¸æ˜¯æ¨¡æ¿æ‹¼æ¥ã€‚**

### å››é˜¶æ®µç¼–è¯‘æµæ°´çº¿

```
ScalarOpRegistry (extern "C" æ ‡é‡å‡½æ•°)
    â”‚
    â–¼
Phase 0: äºŒè¿›åˆ¶ç¬¦å·æ‰§è¡Œ
    Â· iced-x86 Decoder åæ±‡ç¼–æ ‡é‡å‡½æ•°
    Â· ç¬¦å·æ‰§è¡Œæå–è®¡ç®—ç»“æ„ â†’ OpTrace
    Â· OpTrace = { pattern: ComputePattern, body: Vec<TraceOp> }
    Â· é¦–æ¬¡åˆ†æåç¼“å­˜ï¼ŒåŒä¸€ç®—å­ä¸é‡å¤åˆ†æ
    â”‚
    â–¼
CompilerGraph (from GLLM) + DeviceProfile
    â”‚
    â–¼
Phase 1: è¯­ä¹‰ DAG æ„ç­‘
    Â· ç®—å­ â†’ æŸ¥ ScalarOpRegistry â†’ å–å·²ç¼“å­˜çš„ OpTrace
    Â· OpTrace.pattern è‡ªåŠ¨æ¨å¯¼ç®—å­åˆ†ç±»ï¼ˆä¸å†æ‰‹åŠ¨æ˜ å°„ï¼‰
    Â· å¼ é‡ def-use é“¾ + åæ”¯é…æ ‘
    â”‚
    â–¼
Phase 2: Profile-Driven èåˆå†³ç­–
    Â· åæ”¯é…æ ‘ + TVM è§„åˆ™ â†’ èåˆç»„åˆ’åˆ†
    Â· Profile çº¦æŸæ£€æŸ¥ï¼ˆL1 å®¹é‡ã€å¯„å­˜å™¨å‹åŠ›ã€æ¶ˆè´¹è€…æ•°ï¼‰
    Â· ä¸‰ç§èåˆæ¨¡å¼:
      - Epilogue Injection: å–æ¶ˆè´¹è€… OpTrace.bodyï¼Œåœ¨ GEMM ç´¯åŠ å™¨ä¸ŠåŸåœ°ç”Ÿæˆ SIMD æŒ‡ä»¤
      - Loop Fusion: éå†æ¯ä¸ªç®—å­çš„ OpTrace.body ç”Ÿæˆå•å¾ªç¯
      - Tile-Level Fusion: å‰é©± tile è®¡ç®—åµŒå…¥ GEMM MC å¾ªç¯ï¼Œç»“æœç•™åœ¨ L1
    â”‚
    â–¼
Phase 3: å…¨æ–°ä»£ç ç”Ÿæˆï¼ˆiced-x86 / dynasm-rsï¼‰
    Â· ä» OpTrace çš„ Vec<TraceOp> ç›´æ¥æ˜ å°„åˆ° SIMD æŒ‡ä»¤
    Â· TraceOp::Add â†’ vaddps, TraceOp::Exp â†’ å¤šé¡¹å¼é€¼è¿‘æŒ‡ä»¤åºåˆ—
    Â· GEMM: å®Œæ•´ K-loop + FMA åºåˆ— + epilogue åœ¨ç´¯åŠ å™¨ä¸ŠåŸåœ°æ‰§è¡Œ + store
    Â· Elementwise: å•å¾ªç¯ä½“ï¼Œæ•°æ®åœ¨ ymm å¯„å­˜å™¨ä¸­æµè¿‡æ•´ä¸ªç®—å­é“¾
    Â· è¾“å‡º: CompiledLayer (mmap RWX)
```

### ğŸš« ç»å¯¹ç¦æ­¢çš„å®ç°æ¨¡å¼

| ç¦æ­¢æ¨¡å¼ | ä¸ºä»€ä¹ˆé”™ | æ­£ç¡®åšæ³• |
|----------|---------|---------|
| `mov rax, trampoline_addr; call rax` | æ•°æ®è½åœ°å†…å­˜ï¼Œèåˆæ”¶ç›Šä¸ºé›¶ | ä» OpTrace.body çš„ TraceOp åºåˆ—ç”Ÿæˆ SIMD æŒ‡ä»¤ |
| é¢„ç¼–è¯‘å¾®å†…æ ¸å˜ä½“ï¼ˆgemm_silu, gemm_geluï¼‰ | ç»„åˆçˆ†ç‚¸ï¼Œä¸å¯æ‰©å±• | Phase 3 ä»æ¶ˆè´¹è€… OpTrace.body åŠ¨æ€ç”Ÿæˆ epilogue |
| EmitAction::CallGemm / CallElementwise | "è°ƒåº¦å™¨"ä¸æ˜¯"ç¼–è¯‘å™¨" | MachineCodeEmitter trait ç”Ÿæˆæ–°ä»£ç  |
| æ¨¡æ¿å­—èŠ‚æ‹¼æ¥ï¼ˆå¤åˆ¶ body bytesï¼‰ | èåˆåç®—æ³•ç»“æ„å˜äº†ï¼Œä¸èƒ½æ‹¼ | ä» OpTrace çš„ TraceOp é€æ¡æ˜ å°„åˆ° SIMD æŒ‡ä»¤ |
| æ‰‹åŠ¨ç»´æŠ¤ OpSemanticsKind æ˜ å°„è¡¨ | æ–°å¢ç®—å­éœ€æ”¹ç¼–è¯‘å™¨å†…éƒ¨ | extern "C" æ ‡é‡å‡½æ•° + ç¬¦å·æ‰§è¡Œè‡ªåŠ¨æå– |

### æ­£ç¡®çš„ Phase 3 ä»£ç ç»“æ„

```
GEMM + SiLU epilogueï¼ˆJIT ç”Ÿæˆï¼Œéæ¨¡æ¿ï¼‰:
  prologue
  NC loop:
    pack_b
    MC loop:
      pack_a
      NR loop:
        å¾®å†…æ ¸:
          vxorps ymm0..ymm11          // ç´¯åŠ å™¨æ¸…é›¶
          K-loop:                       // ç¨‹åºåŒ–ç”Ÿæˆ FMA åºåˆ—
            vbroadcastss ymm12, [A]
            vmovups ymm14, [B]
            vfmadd231ps ymm0, ymm12, ymm14
            ...
          // â˜… epilogue: ä»æ¶ˆè´¹è€… OpTrace.body æå– TraceOp åºåˆ—
          //   [Neg, Exp, Add(1.0), Recip, Mul] â†’ é€æ¡æ˜ å°„åˆ° SIMD æŒ‡ä»¤
          SiLU on ymm0..ymm11 (ç”¨ ymm12-14 åš scratch)
          vmovups [C], ymm0..ymm11     // ä¸€æ¬¡ store
  epilogue
```

### å…³é”® trait æ¶æ„ï¼ˆSPEC Â§8.6ï¼‰

```rust
trait PlatformBackend {
    type Emitter: MachineCodeEmitter;
    fn new_emitter(&self) -> Self::Emitter;
}

trait MachineCodeEmitter {
    fn emit_gemm_unit(&mut self, unit: &GemmUnit) -> Result<Vec<u8>>;
    fn emit_fused_loop(&mut self, unit: &FusedLoop) -> Result<Vec<u8>>;
    /// ä» OpTrace.body çš„ TraceOp åºåˆ—ç”Ÿæˆ SIMD æŒ‡ä»¤ï¼ˆå¯¹æŒ‡å®šå¯„å­˜å™¨åŸåœ°æ‰§è¡Œï¼‰
    fn emit_trace_ops(&mut self, ops: &[TraceOp], reg: Register) -> Result<()>;
    fn finalize(self) -> Result<Vec<u8>>;
}
```

### å½“å‰çŠ¶æ€

Phase 0ï¼ˆsymexec/engine.rs 1104 è¡Œï¼‰ï¼šç¬¦å·æ‰§è¡Œå¼•æ“å·²å®Œæ•´å®ç°ï¼Œæ”¯æŒ FMA/æ¯”è¾ƒ/ä½è¿ç®—/æ ˆæº¢å‡º/å¸¸é‡æ± /libm è¯†åˆ«ã€‚ç”Ÿäº§è·¯å¾„ä½¿ç”¨æ‰‹åŠ¨æ³¨å…¥çš„ OpTrace ä½œä¸ºå›é€€ã€‚
Phase 1ï¼ˆgraph.rs, semantics.rs, semantic_dag.rsï¼‰ï¼šCompilerGraph DAG + SemanticDAG + OpClass è‡ªåŠ¨æ¨å¯¼å·²å®Œæˆã€‚
Phase 2ï¼ˆfusion.rs + hw_constraints.rsï¼‰ï¼š5 ç§èåˆæ¨¡å¼ + HwConstraintChecker + Cost ä»£ä»·æ¨¡å‹ + L1 é˜ˆå€¼å†³ç­– + elementwise L1 split å…¨éƒ¨å®Œæˆã€‚æ— ç¼ºå£ã€‚
Phase 3 x86_64ï¼ˆcodegen/x86_64.rs 3945 è¡Œï¼‰ï¼šAVX2 å®Œæ•´å®ç°ï¼Œå« emit_trace_ops_avx2()ã€emit_trace_on_accumulator()ã€emit_elementwise_trace_body() ä¸‰æ¡è·¯å¾„ã€‚
Phase 3 aarch64ï¼ˆcodegen/aarch64.rs 546 è¡Œï¼‰ï¼šæ¡†æ¶ + TraceOpâ†’NEON æ˜ å°„å·²å®ç°ï¼Œå¾ªç¯ç»“æ„ï¼ˆGEMM/elementwiseï¼‰å¾…è¡¥å…¨ã€‚
è¯¦è§ `SPEC/02-ARCHITECTURE.md` Â§8 å’Œ `SPEC/01-REQUIREMENTS.md` Â§6ã€‚

---

## Technology Stack

| Component | Technology | Constraint |
|-----------|------------|------------|
| **Language** | Rust nightly (1.93.0+) | `global_asm!`, `naked_fn`, `target_feature` |
| **JIT ç¼–è¯‘å™¨ (ä¸»è·¯å¾„)** | iced-x86 (x86_64) / dynasm-rs (aarch64) | iced-x86: Phase 0 åæ±‡ç¼– + Phase 3 ä»£ç ç”Ÿæˆï¼›dynasm-rs: Phase 3 ä»£ç ç”Ÿæˆ |
| **ç®—å­å®šä¹‰** | `extern "C"` çº¯æ ‡é‡å‡½æ•° + ScalarOpRegistry | ç¼–è¯‘å™¨é€šè¿‡äºŒè¿›åˆ¶ç¬¦å·æ‰§è¡Œè‡ªåŠ¨æå– OpTrace |
| **ç°æœ‰ç®—å­å®ç°** | `global_asm!` å¾®å†…æ ¸ + intrinsics + å®ç”Ÿæˆ | æ­£ç¡®æ€§åŸºå‡† + æ€§èƒ½å‚è€ƒï¼ˆéç¼–è¯‘å™¨çŸ¥è¯†æ¥æºï¼‰ |
| **åˆ†å‘** | `cargo install` ä¸€é”®å®‰è£… | é›¶å¤–éƒ¨ä¾èµ–ï¼Œçº¯ Rust crate |

---

## ç°æœ‰ç®—å­å®ç°ï¼ˆARCH-ASM-MICROKERNELï¼‰

> **å®šä½**ï¼šé¡¹ç›®ä¸­æ‰€æœ‰ç°æœ‰ç®—å­å®ç°ï¼ˆæ‰‹å†™ asmã€intrinsicsã€å®ç”Ÿæˆï¼‰ä½œä¸ºæ­£ç¡®æ€§åŸºå‡†å’Œæ€§èƒ½å‚è€ƒã€‚
> ç¼–è¯‘å™¨çš„ç®—å­çŸ¥è¯†æ¥æºæ˜¯ `extern "C"` çº¯æ ‡é‡å‡½æ•° + äºŒè¿›åˆ¶ç¬¦å·æ‰§è¡Œè‡ªåŠ¨æå–çš„ OpTraceã€‚
> ç°æœ‰ SIMD å®ç°ç”¨äºï¼š(1) æ­£ç¡®æ€§å›å½’æµ‹è¯•çš„ golden referenceï¼›(2) æ€§èƒ½å¯¹æ ‡åŸºå‡†ã€‚

### å¾®å†…æ ¸è§„æ ¼

| ISA | å¾®å†…æ ¸å°ºå¯¸ | ç´¯åŠ å™¨ | ä¸´æ—¶å¯„å­˜å™¨ | å®ç°æ–¹å¼ |
|-----|-----------|--------|-----------|---------|
| **AVX2** | 6Ã—16 (6M Ã— 2Ã—ymm) | 12 ymm | 4 ymm | `global_asm!` |
| **AVX-512** | 14Ã—32 (14M Ã— 2Ã—zmm) | 28 zmm | 4 zmm | `global_asm!` |
| **NEON** | 8Ã—12 (8M Ã— 3Ã—v) | 24 v | 8 v | `global_asm!` |

### è¿è¡Œæ—¶ CPUID åˆ†å‘

```rust
// å¯åŠ¨æ—¶ä¸€æ¬¡æ£€æµ‹ï¼Œä¹‹åé›¶å¼€é”€
static ISA: OnceLock<IsaLevel> = OnceLock::new();

fn gemm(a, b, c, m, n, k) {
    match *ISA.get().unwrap() {
        IsaLevel::Avx512 => gemm_avx512_asm(a, b, c, m, n, k),
        IsaLevel::Avx2   => gemm_avx2_asm(a, b, c, m, n, k),
        IsaLevel::Neon   => gemm_neon_asm(a, b, c, m, n, k),
        IsaLevel::Scalar => gemm_scalar(a, b, c, m, n, k),
    }
}
```

---

## ğŸš¨ ç®—å­è¾¹ç•Œå®šä¹‰ï¼ˆARCH-SCOPEï¼‰

### å±äºæœ¬åº“çš„ç®—å­ï¼ˆçº¯è®¡ç®—åŸè¯­ï¼‰

| ç±»åˆ« | ç®—å­ | ç“¶é¢ˆç±»å‹ |
|------|------|---------|
| **BLAS-1** | vec_dot, vec_add, vec_mul, vec_scale, vec_axpy, vec_sum, vec_max | Memory-bound |
| **BLAS-2** | gemv, streaming GEMV (M=1 è·¯å¾„) | Memory-bound |
| **BLAS-3** | gemm, gemm_bias, gemm_prepacked, pack_b, gemm_bt (B-transposed skinny GEMM) | Compute-bound |
| **æ¿€æ´»å‡½æ•°** | silu, gelu, relu, tanh, swiglu, softmax, exp | Memory-bound |
| **å½’ä¸€åŒ–** | rms_norm, layer_norm | Memory-bound |
| **ä½ç½®ç¼–ç ** | rope | Memory-bound |
| **é‡åŒ–è§£ç ** | dequant_* (18 ç§æ ¼å¼) | Memory-bound |
| **é‡åŒ– GEMV/GEMM** | gemv_q4, gemv_q8, gemm_q4, gemm_q8, kquant_matmul, iq_matmul ç­‰ | å¸¦å®½/è®¡ç®—æ··åˆ |

### ä¸å±äºæœ¬åº“çš„ï¼ˆä¸Šå±‚ä¸šåŠ¡ï¼‰

- âŒ FlashAttention / Paged Attention
- âŒ KV Cache ç®¡ç†
- âŒ èåˆç®—å­ï¼ˆfused_qkv_rope, fused_ffn ç­‰ï¼‰
- âŒ Embedding lookup
- âŒ Sampling (argmax, top-k, top-p)
- âŒ CUDA/GPU åç«¯
- âŒ æ¨ç†è°ƒåº¦ã€æ‰¹å¤„ç†

---

## ğŸš¨ å››å±‚å®æ¶æ„ï¼ˆARCH-MACRO-LAYERSï¼‰

> Layer 1 ç®—å­åº“çš„å†…éƒ¨ä»£ç ç»„ç»‡ã€‚å®æ‰¹é‡ç”ŸæˆåŸºçº¿å®ç°ï¼Œæ‰‹å†™ asm æä¾›ç®—å­è®¡ç®—ç»“æ„çš„å‚è€ƒçŸ¥è¯†ã€‚

```
Layer 1: simd_primitive!     â€” ç¡¬ä»¶åŸè¯­æ˜ å°„è¡¨ï¼ˆæ¯ ISA Ã— ç²¾åº¦ 22 ä¸ªæ“ä½œï¼‰
            â†“ è¢«è°ƒç”¨
Layer 2: define_xxx!         â€” ç®—å­é€»è¾‘æ¨¡æ¿ï¼ˆåŸºçº¿å®ç°ï¼‰
            â†“ è¢«è°ƒç”¨
Layer 3: quant_primitive!    â€” é‡åŒ–ç‰¹åŒ–åŸè¯­ï¼ˆä½è§£åŒ…/ç æœ¬æŸ¥è¡¨ï¼‰
            â†“ è¢«è°ƒç”¨
Layer 4: expand_all_xxx!     â€” æ‰¹é‡å±•å¼€

æ­£ç¡®æ€§å‚è€ƒ + ç®—å­ç»“æ„çŸ¥è¯†æ¥æºï¼š
  gemm_avx2_asm()     â€” æ‰‹å†™æ±‡ç¼– GEMMï¼ˆç¼–è¯‘å™¨æ®æ­¤ç†è§£ç´¯åŠ å™¨å¸ƒå±€ã€K-loopã€store ä½ç½®ï¼‰
  gemv_q4_avx2_asm()  â€” æ‰‹å†™æ±‡ç¼–é‡åŒ– GEMVï¼ˆç¼–è¯‘å™¨æ®æ­¤ç†è§£è§£åŒ…/æŸ¥è¡¨/ç´¯åŠ ç»“æ„ï¼‰
```

### è·¯å¾„é€‰æ‹©ï¼ˆLayer 1 ç®—å­åº“å†…éƒ¨ï¼‰

- M=1 èµ° streaming GEMV è·¯å¾„
- Mâ‰¤32 èµ° skinny GEMM intrinsics è·¯å¾„
- M>32 èµ° ASM å¾®å†…æ ¸è·¯å¾„

> **æ³¨æ„**ï¼šä»¥ä¸Šè·¯å¾„é€‰æ‹©ä»…æè¿° Layer 1 ç®—å­åº“çš„å†…éƒ¨é€»è¾‘ã€‚ç”Ÿäº§è·¯å¾„å…¨éƒ¨ç”± JIT ç¼–è¯‘å™¨ Phase 3 è‡ªåŠ¨ç”Ÿæˆæœ€ä¼˜ä»£ç ã€‚

---

## ğŸš¨ ä¸‰å±‚é›¶æˆæœ¬åˆ†å‘æ¶æ„ï¼ˆARCH-DISPATCHï¼‰

```
Layer 1: Backend    â†’ CpuBackendï¼ˆæœ¬åº“å”¯ä¸€åç«¯ï¼‰
Layer 2: ISA        â†’ å¯åŠ¨æ—¶ä¸€æ¬¡æ£€æµ‹ï¼ˆScalar/AVX2/AVX-512/NEONï¼‰â€” OnceLock
Layer 3: Precision  â†’ ç¼–è¯‘æ—¶æ³›å‹å•æ€åŒ–ï¼ˆ<E: Element>ï¼‰â€” é›¶å¼€é”€
```

---

## ğŸš¨ ISA å·®å¼‚æ€§åŸåˆ™ï¼ˆARCH-ISA-PERFï¼‰

> ä¸åŒ ISA çš„æœ€ä¼˜ç®—æ³•**ç»“æ„ä¸åŒ**ï¼Œä¸ä»…ä»…æ˜¯"æ¢æŒ‡ä»¤"ã€‚

| å·®å¼‚ç»´åº¦ | AVX2 (16Ã—256b) | AVX-512 (32Ã—512b) | NEON (32Ã—128b) |
|----------|----------------|-------------------|----------------|
| **GEMM å¾®å†…æ ¸** | 6Ã—16 æ‰‹å†™ asm | 14Ã—32 æ‰‹å†™ asm | 8Ã—12 æ‰‹å†™ asm |
| **æ°´å¹³æ±‚å’Œ** | æ‰‹åŠ¨ shuffle 4 æ­¥ | åŸç”Ÿ `reduce_add` | åŸç”Ÿ `vaddvq` |
| **f16 è®¡ç®—** | F16C è½¬æ¢â†’f32 FMA | AVX512-FP16 åŸç”Ÿ FMA | NEON FP16 åŸç”Ÿ FMA |
| **INT8 ç‚¹ç§¯** | æ— åŸç”Ÿæ”¯æŒ | VNNI `vpdpbusd` | `sdot` |

---

## Directory Structure

```
src/
â”œâ”€â”€ lib.rs                  # Crate å…¥å£
â”œâ”€â”€ traits.rs               # Element/Backend/Kernels trait
â”œâ”€â”€ quant.rs                # QuantType æšä¸¾ + å—å¸¸é‡
â”œâ”€â”€ codebooks.rs            # IQ é‡åŒ–ç æœ¬å¸¸é‡
â”‚
â”œâ”€â”€ macros/                 # å®æ¶æ„
â”‚   â”œâ”€â”€ simd_primitive.rs   # Layer 1: ISA åŸè¯­æ˜ å°„è¡¨
â”‚   â”œâ”€â”€ operator_templates.rs # Layer 2: ç®—å­é€»è¾‘æ¨¡æ¿ï¼ˆåŸºçº¿ï¼‰
â”‚   â”œâ”€â”€ quant_primitive/    # Layer 3: é‡åŒ–ç‰¹åŒ–åŸè¯­
â”‚   â””â”€â”€ expand.rs           # Layer 4: æ‰¹é‡å±•å¼€
â”‚
â”œâ”€â”€ cpu_kernels/            # CPU åç«¯
â”‚   â”œâ”€â”€ mod.rs              # ISA æ£€æµ‹ + åˆ†å‘
â”‚   â”œâ”€â”€ scalar/             # Scalar å…œåº•
â”‚   â”œâ”€â”€ avx2/               # AVX2ï¼ˆå«æ‰‹å†™ asm å¾®å†…æ ¸ï¼‰
â”‚   â”œâ”€â”€ avx512/             # AVX-512ï¼ˆå«æ‰‹å†™ asm å¾®å†…æ ¸ï¼‰
â”‚   â””â”€â”€ neon/               # NEONï¼ˆå«æ‰‹å†™ asm å¾®å†…æ ¸ï¼‰
â”‚
â”œâ”€â”€ asm/                    # æ‰‹å†™æ±‡ç¼–å¾®å†…æ ¸
â”‚   â”œâ”€â”€ x86_64/
â”‚   â”‚   â”œâ”€â”€ gemm_avx2.rs    # AVX2 GEMM 6Ã—16 å¾®å†…æ ¸ (global_asm!)
â”‚   â”‚   â”œâ”€â”€ gemm_avx512.rs  # AVX-512 GEMM 14Ã—32 å¾®å†…æ ¸ (global_asm!)
â”‚   â”‚   â”œâ”€â”€ gemm_driver.rs  # ç¼“å­˜åˆ†å—é©±åŠ¨ (pack_b + MC/KC/NC blocking)
â”‚   â”‚   â””â”€â”€ quant_gemv.rs   # é‡åŒ– GEMV
â”‚   â””â”€â”€ aarch64/
â”‚       â””â”€â”€ gemm_neon.rs    # NEON GEMM 8Ã—12 å¾®å†…æ ¸ (global_asm!)
â”‚
â”œâ”€â”€ compiler/               # ç®—æ³•æ„å›¾ç¼–è¯‘å™¨ï¼ˆJITï¼‰
â”‚   â”œâ”€â”€ mod.rs              # InferenceCompiler å…¥å£
â”‚   â”œâ”€â”€ graph.rs            # Phase 1: CompilerGraph DAG âœ…
â”‚   â”œâ”€â”€ semantics.rs        # Phase 1: ç®—å­åˆ†ç±» âœ…
â”‚   â”œâ”€â”€ semantic_dag.rs     # Phase 1: SemanticDAG + OpClass è‡ªåŠ¨æ¨å¯¼ âœ…
â”‚   â”œâ”€â”€ fusion.rs           # Phase 2: èåˆå†³ç­–ï¼ˆ5 ç§æ¨¡å¼ï¼‰âœ… ç¼ºå£ï¼šTileLevelFusion/ComputeRoot å†³ç­–
â”‚   â”œâ”€â”€ hw_constraints.rs   # Phase 2: ç¡¬ä»¶çº¦æŸæ£€æŸ¥ï¼ˆå¯„å­˜å™¨/L1/epilogue æ·±åº¦ï¼‰âœ…
â”‚   â”œâ”€â”€ planner.rs          # Phase 2: ExecutionPlan âœ…
â”‚   â”œâ”€â”€ buffer_alloc.rs     # Phase 2: å¼ é‡æ´»æ€§åˆ†æ + åŒºé—´å›¾ç€è‰² âœ…
â”‚   â”œâ”€â”€ parallel.rs         # Phase 2: å¹¶è¡Œç­–ç•¥ âœ…
â”‚   â”œâ”€â”€ executable.rs       # CompiledLayer mmap RWX âœ…
â”‚   â”œâ”€â”€ cache.rs            # ç¼–è¯‘ç¼“å­˜ï¼ˆå†…å­˜ + ç£ç›˜ï¼‰âœ…
â”‚   â”œâ”€â”€ ir.rs               # LayerIR ä¸­é—´è¡¨ç¤º âœ…
â”‚   â”œâ”€â”€ trace.rs            # OpTrace / ComputePattern / TraceOp æ•°æ®ç»“æ„ âœ…
â”‚   â”œâ”€â”€ registry.rs         # ScalarOpRegistryï¼ˆ17 ä¸ªç®—å­æ³¨å†Œ + OpTrace ç¼“å­˜ï¼‰âœ…
â”‚   â”œâ”€â”€ symexec/            # Phase 0: äºŒè¿›åˆ¶ç¬¦å·æ‰§è¡Œå¼•æ“
â”‚   â”‚   â”œâ”€â”€ mod.rs          # æ¨¡å—å…¥å£
â”‚   â”‚   â”œâ”€â”€ engine.rs       # SymbolicExecutorï¼ˆ1104 è¡Œï¼‰âœ…
â”‚   â”‚   â””â”€â”€ sym_value.rs    # ç¬¦å·å€¼ç±»å‹ âœ…
â”‚   â””â”€â”€ codegen/            # Phase 3: ä»£ç ç”Ÿæˆ
â”‚       â”œâ”€â”€ mod.rs          # CodegenOutput
â”‚       â”œâ”€â”€ emitter.rs      # MachineCodeEmitter trait + CodeGenPlan âœ…
â”‚       â”œâ”€â”€ x86_64.rs       # iced-x86 åç«¯ï¼ˆAVX2 å®Œæ•´ï¼ŒAVX-512 åŸºç¡€ï¼‰âœ…
â”‚       â””â”€â”€ aarch64.rs      # dynasm-rs åç«¯ï¼ˆæ¡†æ¶ + TraceOpâ†’NEON æ˜ å°„ï¼‰ğŸŸ¡
â”‚
â”œâ”€â”€ scalar_ops/             # extern "C" çº¯æ ‡é‡å‡½æ•°ï¼ˆç®—å­çš„å”¯ä¸€å®šä¹‰æ¥æºï¼‰
â”‚   â”œâ”€â”€ mod.rs              # register_all() â†’ ScalarOpRegistry âœ…
â”‚   â”œâ”€â”€ activations.rs      # scalar_silu, scalar_gelu, scalar_relu, ... âœ…
â”‚   â”œâ”€â”€ blas.rs             # scalar_gemm, scalar_vec_add, scalar_vec_mul, ... âœ…
â”‚   â”œâ”€â”€ norms.rs            # scalar_rms_norm, scalar_layer_norm, ... âœ…
â”‚   â””â”€â”€ rope.rs             # scalar_rope âœ…
â”‚
â””â”€â”€ dispatch/               # è¿è¡Œæ—¶åˆ†å‘
    â”œâ”€â”€ mod.rs              # device_profile() å…¨å±€å…¥å£
    â””â”€â”€ device_profile.rs   # DeviceProfile + GemmBlocking + IsaLevel âœ…
```

---

## Common Commands

```bash
cargo test --lib                      # è¿è¡Œæµ‹è¯•
cargo bench --bench gemm_benchmark    # GEMM åŸºå‡†æµ‹è¯•
cargo bench --bench kernels_benchmark # å…¨ç®—å­åŸºå‡†æµ‹è¯•
RUSTFLAGS="-C target-cpu=native" cargo bench  # å¯ç”¨æœ¬æœº ISA
```

## Cargo Profile

```toml
[profile.release]
lto = "fat"
codegen-units = 1
panic = "abort"
```
