# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/new/maj.vhd" \
"../../../../Lab2.srcs/sim_1/new/MAJ_MODULE_tb.vhd" \

# Do not sort compile order
nosort
