{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 21:31:12 2021 " "Info: Processing started: Thu Apr 01 21:31:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU-16 -c ALU-16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU-16 -c ALU-16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -24 216 384 -8 "CP" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "B " "Info: Assuming node \"B\" is an undefined clock" {  } { { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -56 216 384 -40 "B" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "B" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "A " "Info: Assuming node \"A\" is an undefined clock" {  } { { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -72 216 384 -56 "A" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "selector:inst3\|inst53 " "Info: Detected gated clock \"selector:inst3\|inst53\" as buffer" {  } { { "../../GaoYue/selector/selector.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { { 1256 608 672 1304 "inst53" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "selector:inst3\|inst53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B " "Info: No valid register-to-register data paths exist for clock \"B\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "A " "Info: No valid register-to-register data paths exist for clock \"A\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "IR-16:inst2\|IR-8:inst\|inst3 D14 CP 1.738 ns register " "Info: tsu for register \"IR-16:inst2\|IR-8:inst\|inst3\" (data pin = \"D14\", clock pin = \"CP\") is 1.738 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.403 ns + Longest pin register " "Info: + Longest pin to register delay is 8.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D14 1 PIN PIN_75 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_75; Fanout = 1; PIN Node = 'D14'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D14 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 376 328 496 392 "D14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.969 ns) + CELL(0.460 ns) 8.403 ns IR-16:inst2\|IR-8:inst\|inst3 2 REG LCFF_X25_Y7_N9 4 " "Info: 2: + IC(6.969 ns) + CELL(0.460 ns) = 8.403 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 4; REG Node = 'IR-16:inst2\|IR-8:inst\|inst3'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.429 ns" { D14 IR-16:inst2|IR-8:inst|inst3 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 200 464 528 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 17.07 % ) " "Info: Total cell delay = 1.434 ns ( 17.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.969 ns ( 82.93 % ) " "Info: Total interconnect delay = 6.969 ns ( 82.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.403 ns" { D14 IR-16:inst2|IR-8:inst|inst3 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.403 ns" { D14 {} D14~combout {} IR-16:inst2|IR-8:inst|inst3 {} } { 0.000ns 0.000ns 6.969ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 200 464 528 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.625 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 6.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -24 216 384 -8 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.206 ns) 2.914 ns selector:inst3\|inst53 2 COMB LCCOMB_X15_Y9_N0 1 " "Info: 2: + IC(1.558 ns) + CELL(0.206 ns) = 2.914 ns; Loc. = LCCOMB_X15_Y9_N0; Fanout = 1; COMB Node = 'selector:inst3\|inst53'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { CP selector:inst3|inst53 } "NODE_NAME" } } { "../../GaoYue/selector/selector.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { { 1256 608 672 1304 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(0.000 ns) 5.059 ns selector:inst3\|inst53~clkctrl 3 COMB CLKCTRL_G2 16 " "Info: 3: + IC(2.145 ns) + CELL(0.000 ns) = 5.059 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'selector:inst3\|inst53~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { selector:inst3|inst53 selector:inst3|inst53~clkctrl } "NODE_NAME" } } { "../../GaoYue/selector/selector.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { { 1256 608 672 1304 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 6.625 ns IR-16:inst2\|IR-8:inst\|inst3 4 REG LCFF_X25_Y7_N9 4 " "Info: 4: + IC(0.900 ns) + CELL(0.666 ns) = 6.625 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 4; REG Node = 'IR-16:inst2\|IR-8:inst\|inst3'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { selector:inst3|inst53~clkctrl IR-16:inst2|IR-8:inst|inst3 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 200 464 528 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 30.52 % ) " "Info: Total cell delay = 2.022 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.603 ns ( 69.48 % ) " "Info: Total interconnect delay = 4.603 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.625 ns" { CP selector:inst3|inst53 selector:inst3|inst53~clkctrl IR-16:inst2|IR-8:inst|inst3 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.625 ns" { CP {} CP~combout {} selector:inst3|inst53 {} selector:inst3|inst53~clkctrl {} IR-16:inst2|IR-8:inst|inst3 {} } { 0.000ns 0.000ns 1.558ns 2.145ns 0.900ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.403 ns" { D14 IR-16:inst2|IR-8:inst|inst3 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.403 ns" { D14 {} D14~combout {} IR-16:inst2|IR-8:inst|inst3 {} } { 0.000ns 0.000ns 6.969ns } { 0.000ns 0.974ns 0.460ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.625 ns" { CP selector:inst3|inst53 selector:inst3|inst53~clkctrl IR-16:inst2|IR-8:inst|inst3 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.625 ns" { CP {} CP~combout {} selector:inst3|inst53 {} selector:inst3|inst53~clkctrl {} IR-16:inst2|IR-8:inst|inst3 {} } { 0.000ns 0.000ns 1.558ns 2.145ns 0.900ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "A F15 IR-16:inst2\|IR-8:inst1\|inst7 23.517 ns register " "Info: tco from clock \"A\" to destination pin \"F15\" through register \"IR-16:inst2\|IR-8:inst1\|inst7\" is 23.517 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A source 6.891 ns + Longest register " "Info: + Longest clock path from clock \"A\" to source register is 6.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns A 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'A'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -72 216 384 -56 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.589 ns) 3.161 ns selector:inst3\|inst53 2 COMB LCCOMB_X15_Y9_N0 1 " "Info: 2: + IC(1.442 ns) + CELL(0.589 ns) = 3.161 ns; Loc. = LCCOMB_X15_Y9_N0; Fanout = 1; COMB Node = 'selector:inst3\|inst53'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { A selector:inst3|inst53 } "NODE_NAME" } } { "../../GaoYue/selector/selector.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { { 1256 608 672 1304 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(0.000 ns) 5.306 ns selector:inst3\|inst53~clkctrl 3 COMB CLKCTRL_G2 16 " "Info: 3: + IC(2.145 ns) + CELL(0.000 ns) = 5.306 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'selector:inst3\|inst53~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { selector:inst3|inst53 selector:inst3|inst53~clkctrl } "NODE_NAME" } } { "../../GaoYue/selector/selector.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { { 1256 608 672 1304 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 6.891 ns IR-16:inst2\|IR-8:inst1\|inst7 4 REG LCFF_X22_Y3_N9 4 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 6.891 ns; Loc. = LCFF_X22_Y3_N9; Fanout = 4; REG Node = 'IR-16:inst2\|IR-8:inst1\|inst7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { selector:inst3|inst53~clkctrl IR-16:inst2|IR-8:inst1|inst7 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.385 ns ( 34.61 % ) " "Info: Total cell delay = 2.385 ns ( 34.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 65.39 % ) " "Info: Total interconnect delay = 4.506 ns ( 65.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.891 ns" { A selector:inst3|inst53 selector:inst3|inst53~clkctrl IR-16:inst2|IR-8:inst1|inst7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.891 ns" { A {} A~combout {} selector:inst3|inst53 {} selector:inst3|inst53~clkctrl {} IR-16:inst2|IR-8:inst1|inst7 {} } { 0.000ns 0.000ns 1.442ns 2.145ns 0.919ns } { 0.000ns 1.130ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.322 ns + Longest register pin " "Info: + Longest register to pin delay is 16.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR-16:inst2\|IR-8:inst1\|inst7 1 REG LCFF_X22_Y3_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N9; Fanout = 4; REG Node = 'IR-16:inst2\|IR-8:inst1\|inst7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR-16:inst2|IR-8:inst1|inst7 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.370 ns) 0.831 ns ALU-16:inst\|74182:inst1\|10~122 2 COMB LCCOMB_X22_Y3_N10 1 " "Info: 2: + IC(0.461 ns) + CELL(0.370 ns) = 0.831 ns; Loc. = LCCOMB_X22_Y3_N10; Fanout = 1; COMB Node = 'ALU-16:inst\|74182:inst1\|10~122'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { IR-16:inst2|IR-8:inst1|inst7 ALU-16:inst|74182:inst1|10~122 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 32 352 416 104 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 1.873 ns ALU-16:inst\|74182:inst1\|10~123 3 COMB LCCOMB_X22_Y3_N14 2 " "Info: 3: + IC(0.391 ns) + CELL(0.651 ns) = 1.873 ns; Loc. = LCCOMB_X22_Y3_N14; Fanout = 2; COMB Node = 'ALU-16:inst\|74182:inst1\|10~123'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { ALU-16:inst|74182:inst1|10~122 ALU-16:inst|74182:inst1|10~123 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 32 352 416 104 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.623 ns) 2.885 ns ALU-16:inst\|74182:inst1\|31~103 4 COMB LCCOMB_X22_Y3_N0 4 " "Info: 4: + IC(0.389 ns) + CELL(0.623 ns) = 2.885 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 4; COMB Node = 'ALU-16:inst\|74182:inst1\|31~103'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { ALU-16:inst|74182:inst1|10~123 ALU-16:inst|74182:inst1|31~103 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.647 ns) 4.935 ns ALU-16:inst\|74182:inst1\|27~265 5 COMB LCCOMB_X25_Y5_N30 3 " "Info: 5: + IC(1.403 ns) + CELL(0.647 ns) = 4.935 ns; Loc. = LCCOMB_X25_Y5_N30; Fanout = 3; COMB Node = 'ALU-16:inst\|74182:inst1\|27~265'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { ALU-16:inst|74182:inst1|31~103 ALU-16:inst|74182:inst1|27~265 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 424 464 528 496 "27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.623 ns) 7.055 ns ALU-16:inst\|74181:inst4\|75~144 6 COMB LCCOMB_X25_Y7_N26 3 " "Info: 6: + IC(1.497 ns) + CELL(0.623 ns) = 7.055 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 3; COMB Node = 'ALU-16:inst\|74181:inst4\|75~144'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { ALU-16:inst|74182:inst1|27~265 ALU-16:inst|74181:inst4|75~144 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.624 ns) 8.732 ns ALU-16:inst\|74181:inst4\|77~93 7 COMB LCCOMB_X25_Y7_N14 1 " "Info: 7: + IC(1.053 ns) + CELL(0.624 ns) = 8.732 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|77~93'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { ALU-16:inst|74181:inst4|75~144 ALU-16:inst|74181:inst4|77~93 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 9.473 ns ALU-16:inst\|74181:inst4\|77~94 8 COMB LCCOMB_X25_Y7_N24 1 " "Info: 8: + IC(0.371 ns) + CELL(0.370 ns) = 9.473 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|77~94'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU-16:inst|74181:inst4|77~93 ALU-16:inst|74181:inst4|77~94 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.651 ns) 10.522 ns ALU-16:inst\|74181:inst4\|77~95 9 COMB LCCOMB_X25_Y7_N2 1 " "Info: 9: + IC(0.398 ns) + CELL(0.651 ns) = 10.522 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|77~95'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { ALU-16:inst|74181:inst4|77~94 ALU-16:inst|74181:inst4|77~95 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(3.276 ns) 16.322 ns F15 10 PIN PIN_165 0 " "Info: 10: + IC(2.524 ns) + CELL(3.276 ns) = 16.322 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'F15'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { ALU-16:inst|74181:inst4|77~95 F15 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 288 1528 1704 304 "F15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.835 ns ( 48.00 % ) " "Info: Total cell delay = 7.835 ns ( 48.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.487 ns ( 52.00 % ) " "Info: Total interconnect delay = 8.487 ns ( 52.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.322 ns" { IR-16:inst2|IR-8:inst1|inst7 ALU-16:inst|74182:inst1|10~122 ALU-16:inst|74182:inst1|10~123 ALU-16:inst|74182:inst1|31~103 ALU-16:inst|74182:inst1|27~265 ALU-16:inst|74181:inst4|75~144 ALU-16:inst|74181:inst4|77~93 ALU-16:inst|74181:inst4|77~94 ALU-16:inst|74181:inst4|77~95 F15 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.322 ns" { IR-16:inst2|IR-8:inst1|inst7 {} ALU-16:inst|74182:inst1|10~122 {} ALU-16:inst|74182:inst1|10~123 {} ALU-16:inst|74182:inst1|31~103 {} ALU-16:inst|74182:inst1|27~265 {} ALU-16:inst|74181:inst4|75~144 {} ALU-16:inst|74181:inst4|77~93 {} ALU-16:inst|74181:inst4|77~94 {} ALU-16:inst|74181:inst4|77~95 {} F15 {} } { 0.000ns 0.461ns 0.391ns 0.389ns 1.403ns 1.497ns 1.053ns 0.371ns 0.398ns 2.524ns } { 0.000ns 0.370ns 0.651ns 0.623ns 0.647ns 0.623ns 0.624ns 0.370ns 0.651ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.891 ns" { A selector:inst3|inst53 selector:inst3|inst53~clkctrl IR-16:inst2|IR-8:inst1|inst7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.891 ns" { A {} A~combout {} selector:inst3|inst53 {} selector:inst3|inst53~clkctrl {} IR-16:inst2|IR-8:inst1|inst7 {} } { 0.000ns 0.000ns 1.442ns 2.145ns 0.919ns } { 0.000ns 1.130ns 0.589ns 0.000ns 0.666ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.322 ns" { IR-16:inst2|IR-8:inst1|inst7 ALU-16:inst|74182:inst1|10~122 ALU-16:inst|74182:inst1|10~123 ALU-16:inst|74182:inst1|31~103 ALU-16:inst|74182:inst1|27~265 ALU-16:inst|74181:inst4|75~144 ALU-16:inst|74181:inst4|77~93 ALU-16:inst|74181:inst4|77~94 ALU-16:inst|74181:inst4|77~95 F15 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.322 ns" { IR-16:inst2|IR-8:inst1|inst7 {} ALU-16:inst|74182:inst1|10~122 {} ALU-16:inst|74182:inst1|10~123 {} ALU-16:inst|74182:inst1|31~103 {} ALU-16:inst|74182:inst1|27~265 {} ALU-16:inst|74181:inst4|75~144 {} ALU-16:inst|74181:inst4|77~93 {} ALU-16:inst|74181:inst4|77~94 {} ALU-16:inst|74181:inst4|77~95 {} F15 {} } { 0.000ns 0.461ns 0.391ns 0.389ns 1.403ns 1.497ns 1.053ns 0.371ns 0.398ns 2.524ns } { 0.000ns 0.370ns 0.651ns 0.623ns 0.647ns 0.623ns 0.624ns 0.370ns 0.651ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "S1 F15 22.670 ns Longest " "Info: Longest tpd from source pin \"S1\" to destination pin \"F15\" is 22.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns S1 1 PIN PIN_208 30 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_208; Fanout = 30; PIN Node = 'S1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 560 1216 1384 576 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.127 ns) + CELL(0.537 ns) 8.658 ns ALU-16:inst\|74181:inst\|63~184 2 COMB LCCOMB_X22_Y3_N30 2 " "Info: 2: + IC(7.127 ns) + CELL(0.537 ns) = 8.658 ns; Loc. = LCCOMB_X22_Y3_N30; Fanout = 2; COMB Node = 'ALU-16:inst\|74181:inst\|63~184'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.664 ns" { S1 ALU-16:inst|74181:inst|63~184 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.202 ns) 9.233 ns ALU-16:inst\|74182:inst1\|31~103 3 COMB LCCOMB_X22_Y3_N0 4 " "Info: 3: + IC(0.373 ns) + CELL(0.202 ns) = 9.233 ns; Loc. = LCCOMB_X22_Y3_N0; Fanout = 4; COMB Node = 'ALU-16:inst\|74182:inst1\|31~103'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU-16:inst|74181:inst|63~184 ALU-16:inst|74182:inst1|31~103 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.647 ns) 11.283 ns ALU-16:inst\|74182:inst1\|27~265 4 COMB LCCOMB_X25_Y5_N30 3 " "Info: 4: + IC(1.403 ns) + CELL(0.647 ns) = 11.283 ns; Loc. = LCCOMB_X25_Y5_N30; Fanout = 3; COMB Node = 'ALU-16:inst\|74182:inst1\|27~265'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.050 ns" { ALU-16:inst|74182:inst1|31~103 ALU-16:inst|74182:inst1|27~265 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 424 464 528 496 "27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.623 ns) 13.403 ns ALU-16:inst\|74181:inst4\|75~144 5 COMB LCCOMB_X25_Y7_N26 3 " "Info: 5: + IC(1.497 ns) + CELL(0.623 ns) = 13.403 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 3; COMB Node = 'ALU-16:inst\|74181:inst4\|75~144'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { ALU-16:inst|74182:inst1|27~265 ALU-16:inst|74181:inst4|75~144 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.624 ns) 15.080 ns ALU-16:inst\|74181:inst4\|77~93 6 COMB LCCOMB_X25_Y7_N14 1 " "Info: 6: + IC(1.053 ns) + CELL(0.624 ns) = 15.080 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|77~93'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { ALU-16:inst|74181:inst4|75~144 ALU-16:inst|74181:inst4|77~93 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.370 ns) 15.821 ns ALU-16:inst\|74181:inst4\|77~94 7 COMB LCCOMB_X25_Y7_N24 1 " "Info: 7: + IC(0.371 ns) + CELL(0.370 ns) = 15.821 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|77~94'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { ALU-16:inst|74181:inst4|77~93 ALU-16:inst|74181:inst4|77~94 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.651 ns) 16.870 ns ALU-16:inst\|74181:inst4\|77~95 8 COMB LCCOMB_X25_Y7_N2 1 " "Info: 8: + IC(0.398 ns) + CELL(0.651 ns) = 16.870 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|77~95'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { ALU-16:inst|74181:inst4|77~94 ALU-16:inst|74181:inst4|77~95 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(3.276 ns) 22.670 ns F15 9 PIN PIN_165 0 " "Info: 9: + IC(2.524 ns) + CELL(3.276 ns) = 22.670 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'F15'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { ALU-16:inst|74181:inst4|77~95 F15 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 288 1528 1704 304 "F15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.924 ns ( 34.95 % ) " "Info: Total cell delay = 7.924 ns ( 34.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.746 ns ( 65.05 % ) " "Info: Total interconnect delay = 14.746 ns ( 65.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.670 ns" { S1 ALU-16:inst|74181:inst|63~184 ALU-16:inst|74182:inst1|31~103 ALU-16:inst|74182:inst1|27~265 ALU-16:inst|74181:inst4|75~144 ALU-16:inst|74181:inst4|77~93 ALU-16:inst|74181:inst4|77~94 ALU-16:inst|74181:inst4|77~95 F15 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.670 ns" { S1 {} S1~combout {} ALU-16:inst|74181:inst|63~184 {} ALU-16:inst|74182:inst1|31~103 {} ALU-16:inst|74182:inst1|27~265 {} ALU-16:inst|74181:inst4|75~144 {} ALU-16:inst|74181:inst4|77~93 {} ALU-16:inst|74181:inst4|77~94 {} ALU-16:inst|74181:inst4|77~95 {} F15 {} } { 0.000ns 0.000ns 7.127ns 0.373ns 1.403ns 1.497ns 1.053ns 0.371ns 0.398ns 2.524ns } { 0.000ns 0.994ns 0.537ns 0.202ns 0.647ns 0.623ns 0.624ns 0.370ns 0.651ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "IR-16:inst2\|IR-8:inst1\|inst5 D3 A 0.004 ns register " "Info: th for register \"IR-16:inst2\|IR-8:inst1\|inst5\" (data pin = \"D3\", clock pin = \"A\") is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A destination 6.891 ns + Longest register " "Info: + Longest clock path from clock \"A\" to destination register is 6.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns A 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'A'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -72 216 384 -56 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.589 ns) 3.161 ns selector:inst3\|inst53 2 COMB LCCOMB_X15_Y9_N0 1 " "Info: 2: + IC(1.442 ns) + CELL(0.589 ns) = 3.161 ns; Loc. = LCCOMB_X15_Y9_N0; Fanout = 1; COMB Node = 'selector:inst3\|inst53'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { A selector:inst3|inst53 } "NODE_NAME" } } { "../../GaoYue/selector/selector.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { { 1256 608 672 1304 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(0.000 ns) 5.306 ns selector:inst3\|inst53~clkctrl 3 COMB CLKCTRL_G2 16 " "Info: 3: + IC(2.145 ns) + CELL(0.000 ns) = 5.306 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'selector:inst3\|inst53~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { selector:inst3|inst53 selector:inst3|inst53~clkctrl } "NODE_NAME" } } { "../../GaoYue/selector/selector.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { { 1256 608 672 1304 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 6.891 ns IR-16:inst2\|IR-8:inst1\|inst5 4 REG LCFF_X22_Y3_N23 3 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 6.891 ns; Loc. = LCFF_X22_Y3_N23; Fanout = 3; REG Node = 'IR-16:inst2\|IR-8:inst1\|inst5'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { selector:inst3|inst53~clkctrl IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.385 ns ( 34.61 % ) " "Info: Total cell delay = 2.385 ns ( 34.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 65.39 % ) " "Info: Total interconnect delay = 4.506 ns ( 65.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.891 ns" { A selector:inst3|inst53 selector:inst3|inst53~clkctrl IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.891 ns" { A {} A~combout {} selector:inst3|inst53 {} selector:inst3|inst53~clkctrl {} IR-16:inst2|IR-8:inst1|inst5 {} } { 0.000ns 0.000ns 1.442ns 2.145ns 0.919ns } { 0.000ns 1.130ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.193 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D3 1 PIN PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; PIN Node = 'D3'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 552 328 496 568 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.759 ns) + CELL(0.460 ns) 7.193 ns IR-16:inst2\|IR-8:inst1\|inst5 2 REG LCFF_X22_Y3_N23 3 " "Info: 2: + IC(5.759 ns) + CELL(0.460 ns) = 7.193 ns; Loc. = LCFF_X22_Y3_N23; Fanout = 3; REG Node = 'IR-16:inst2\|IR-8:inst1\|inst5'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { D3 IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 19.94 % ) " "Info: Total cell delay = 1.434 ns ( 19.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.759 ns ( 80.06 % ) " "Info: Total interconnect delay = 5.759 ns ( 80.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { D3 IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { D3 {} D3~combout {} IR-16:inst2|IR-8:inst1|inst5 {} } { 0.000ns 0.000ns 5.759ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.891 ns" { A selector:inst3|inst53 selector:inst3|inst53~clkctrl IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.891 ns" { A {} A~combout {} selector:inst3|inst53 {} selector:inst3|inst53~clkctrl {} IR-16:inst2|IR-8:inst1|inst5 {} } { 0.000ns 0.000ns 1.442ns 2.145ns 0.919ns } { 0.000ns 1.130ns 0.589ns 0.000ns 0.666ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { D3 IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { D3 {} D3~combout {} IR-16:inst2|IR-8:inst1|inst5 {} } { 0.000ns 0.000ns 5.759ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 21:31:13 2021 " "Info: Processing ended: Thu Apr 01 21:31:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
