#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan  2 05:27:33 2020
# Process ID: 4344
# Current directory: /home/pslavkin/mse_3_21sdc/tp
# Command line: vivado
# Log file: /home/pslavkin/mse_3_21sdc/tp/vivado.log
# Journal file: /home/pslavkin/mse_3_21sdc/tp/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pslavkin/mse_3_21sdc/tp/tp.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
update_module_reference design_1_paralell2axi_0_0
update_module_reference design_1_paralell2axi_0_0
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_paralell2axi_0_0_synth_1}
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_paralell2axi_0_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (10 MHz)" }  [get_bd_pins paralell2axi_0/clk]
delete_bd_objs [get_bd_nets paralell2axi_0_m_clk]
delete_bd_objs [get_bd_nets paralell2axi_0_s_clk]
connect_bd_net [get_bd_pins paralell2axi_0/s_clk_in] [get_bd_pins paralell2axi_0/s_ready]
connect_bd_net [get_bd_pins paralell2axi_0/m_valid] [get_bd_pins paralell2axi_0/m_clk_in]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

