
;; Function HAL_SRAM_MspInit (HAL_SRAM_MspInit, funcdef_no=331, decl_uid=9245, cgraph_uid=335, symbol_order=334)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(note 9 6 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Init (HAL_SRAM_Init, funcdef_no=329, decl_uid=9241, cgraph_uid=333, symbol_order=332)

Starting decreasing number of live ranges...
rescanning insn with uid = 12.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 6 3 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Will split live ranges of parameters at BB 3
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 6 3 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 144: local to bb 2 def dominates all uses has unique first use
Reg 145: local to bb 2 def dominates all uses has unique first use
Reg 146: local to bb 2 def dominates all uses has unique first use
Reg 127: def dominates all uses has unique first use
Reg 128: def dominates all uses has unique first use
Reg 131 uninteresting
Reg 113: def dominates all uses has unique first use
Ignoring reg 121, has equiv memory
Ignoring reg 122, has equiv memory
Reg 141: local to bb 5 def dominates all uses has unique first use
Reg 123 uninteresting
Reg 124 uninteresting
Reg 113 not local to one basic block
Reg 127 not local to one basic block
Reg 128 not local to one basic block
Ignoring reg 141 with equiv init insn
Found def insn 102 for 144 to be not moveable
Found def insn 103 for 145 to be not moveable
Found def insn 104 for 146 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 6 3 }
;; 3 succs { 4 5 }
;; 4 succs { 5 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 121: (insn_list:REG_DEP_TRUE 54 (nil))
init_insns for 122: (insn_list:REG_DEP_TRUE 55 (nil))
init_insns for 141: (insn_list:REG_DEP_TRUE 60 (nil))

Pass 1 for finding pseudo/allocno costs

    r146: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a13 (r144,l0) best GENERAL_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r125,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44985,44985 VFP_LO_REGS:44985,44985 ALL_REGS:29985,29985 MEM:29990,29990
  a1(r126,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:181470,181470 VFP_LO_REGS:181470,181470 ALL_REGS:181470,181470 MEM:120980,120980
  a2(r141,l0) costs: GENERAL_REGS:0,0 MEM:16380,16380
  a3(r121,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:36855,36855 VFP_LO_REGS:36855,36855 ALL_REGS:36855,36855 MEM:8190,8190
  a4(r122,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:36855,36855 VFP_LO_REGS:36855,36855 ALL_REGS:36855,36855 MEM:8190,8190
  a5(r124,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a6(r123,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:24570,24570 VFP_LO_REGS:24570,24570 ALL_REGS:24570,24570 MEM:16380,16380
  a7(r128,l0) costs: GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:39570,39570 VFP_LO_REGS:39570,39570 ALL_REGS:27285,27285 MEM:26380,26380
  a8(r127,l0) costs: GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:39570,39570 VFP_LO_REGS:39570,39570 ALL_REGS:27285,27285 MEM:26380,26380
  a9(r135,l0) costs: LO_REGS:1638,1638 HI_REGS:4914,4914 CALLER_SAVE_REGS:4914,4914 EVEN_REG:4914,4914 GENERAL_REGS:3276,3276 VFP_D0_D7_REGS:36855,36855 VFP_LO_REGS:36855,36855 ALL_REGS:24570,24570 MEM:24570,24570
  a10(r134,l0) costs: GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:61425,61425 VFP_LO_REGS:61425,61425 ALL_REGS:49140,49140 MEM:40950,40950
  a11(r113,l0) costs: GENERAL_REGS:0,0 MEM:10890,10890
  a12(r131,l0) costs: LO_REGS:0,0 HI_REGS:1638,1638 CALLER_SAVE_REGS:1638,1638 EVEN_REG:1638,1638 GENERAL_REGS:1638,1638 VFP_D0_D7_REGS:36855,36855 VFP_LO_REGS:36855,36855 ALL_REGS:36855,36855 MEM:24570,24570
  a13(r144,l0) costs: LO_REGS:2000,2000 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a14(r146,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a15(r145,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 71(l0): point = 0
   Insn 70(l0): point = 2
   Insn 7(l0): point = 5
   Insn 105(l0): point = 8
   Insn 62(l0): point = 10
   Insn 6(l0): point = 12
   Insn 58(l0): point = 14
   Insn 57(l0): point = 16
   Insn 56(l0): point = 18
   Insn 60(l0): point = 20
   Insn 55(l0): point = 22
   Insn 54(l0): point = 24
   Insn 52(l0): point = 26
   Insn 50(l0): point = 28
   Insn 51(l0): point = 30
   Insn 49(l0): point = 32
   Insn 48(l0): point = 34
   Insn 43(l0): point = 36
   Insn 42(l0): point = 38
   Insn 41(l0): point = 40
   Insn 40(l0): point = 42
   Insn 36(l0): point = 44
   Insn 35(l0): point = 46
   Insn 34(l0): point = 48
   Insn 33(l0): point = 50
   Insn 101(l0): point = 52
   Insn 28(l0): point = 55
   Insn 25(l0): point = 57
   Insn 20(l0): point = 60
   Insn 19(l0): point = 62
   Insn 16(l0): point = 64
   Insn 12(l0): point = 67
   Insn 11(l0): point = 69
   Insn 4(l0): point = 71
   Insn 3(l0): point = 73
   Insn 104(l0): point = 75
   Insn 103(l0): point = 77
   Insn 102(l0): point = 79
 a0(r125): [8..12] [3..5]
 a1(r126): [11..69]
 a2(r141): [11..20]
 a3(r121): [15..24]
 a4(r122): [15..22]
 a5(r124): [15..16]
 a6(r123): [17..18]
 a7(r128): [29..71]
 a8(r127): [41..73]
 a9(r135): [47..50]
 a10(r134): [49..52]
 a11(r113): [58..62]
 a12(r131): [61..64]
 a13(r144): [70..79]
 a14(r146): [72..75]
 a15(r145): [74..77]
Compressing live ranges: from 82 to 18 - 21%
Ranges after the compression:
 a0(r125): [0..3]
 a1(r126): [2..11]
 a2(r141): [2..7]
 a3(r121): [4..7]
 a4(r122): [4..7]
 a5(r124): [4..5]
 a6(r123): [6..7]
 a7(r128): [8..13]
 a8(r127): [8..15]
 a9(r135): [8..9]
 a10(r134): [8..9]
 a11(r113): [10..11]
 a12(r131): [10..11]
 a13(r144): [12..17]
 a14(r146): [14..17]
 a15(r145): [16..17]
+++Allocating 128 bytes for conflict table (uncompressed size 128)
;; a0(r125,l0) conflicts: a2(r141,l0) a1(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r126,l0) conflicts: a0(r125,l0) a2(r141,l0) a5(r124,l0) a3(r121,l0) a4(r122,l0) a6(r123,l0) a9(r135,l0) a10(r134,l0) a7(r128,l0) a8(r127,l0) a11(r113,l0) a12(r131,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a2(r141,l0) conflicts: a0(r125,l0) a1(r126,l0) a5(r124,l0) a3(r121,l0) a4(r122,l0) a6(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r121,l0) conflicts: a2(r141,l0) a1(r126,l0) a5(r124,l0) a4(r122,l0) a6(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r122,l0) conflicts: a2(r141,l0) a1(r126,l0) a5(r124,l0) a3(r121,l0) a6(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r124,l0) conflicts: a2(r141,l0) a1(r126,l0) a3(r121,l0) a4(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r123,l0) conflicts: a2(r141,l0) a1(r126,l0) a3(r121,l0) a4(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r128,l0) conflicts: a1(r126,l0) a9(r135,l0) a10(r134,l0) a8(r127,l0) a11(r113,l0) a12(r131,l0) a13(r144,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a8(r127,l0) conflicts: a1(r126,l0) a9(r135,l0) a10(r134,l0) a7(r128,l0) a11(r113,l0) a12(r131,l0) a13(r144,l0) a14(r146,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a9(r135,l0) conflicts: a1(r126,l0) a10(r134,l0) a7(r128,l0) a8(r127,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a10(r134,l0) conflicts: a1(r126,l0) a9(r135,l0) a7(r128,l0) a8(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r113,l0) conflicts: a1(r126,l0) a7(r128,l0) a8(r127,l0) a12(r131,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a12(r131,l0) conflicts: a1(r126,l0) a7(r128,l0) a8(r127,l0) a11(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a13(r144,l0) conflicts: a7(r128,l0) a8(r127,l0) a14(r146,l0) a15(r145,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a14(r146,l0) conflicts: a8(r127,l0) a13(r144,l0) a15(r145,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a15(r145,l0) conflicts: a13(r144,l0) a14(r146,l0)
;;     total conflict hard regs: 0 2
;;     conflict hard regs: 0 2


  cp0:a5(r124)<->a6(r123)@102:shuffle
  cp1:a8(r127)<->a15(r145)@1000:move
  cp2:a7(r128)<->a14(r146)@1000:move
  cp3:a1(r126)<->a13(r144)@1000:move
  pref0:a0(r125)<-hr0@2000
  pref1:a10(r134)<-hr1@1638
  pref2:a9(r135)<-hr0@1638
  pref3:a8(r127)<-hr1@1638
  pref4:a7(r128)<-hr1@1638
  pref5:a13(r144)<-hr0@1000
  pref6:a15(r145)<-hr1@2000
  pref7:a14(r146)<-hr2@2000
  regions=1, blocks=8, points=18
    allocnos=16 (big 0), copies=4, conflicts=0, ranges=16

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r125 1r126 2r141 3r121 4r122 5r124 6r123 7r128 8r127 9r135 10r134 11r113 12r131 13r144 14r146 15r145
    modified regnos: 113 121 122 123 124 125 126 127 128 131 134 135 141 144 145 146
    border:
    Pressure: GENERAL_REGS=7
 Removing pref4:hr1@1638
 Removing pref3:hr1@1638
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@332196
          2:( 1-12 14)@186920
            3:( 1 3-12 14)@116000
              4:( 3-11)@56036
                5:( 4-11)@293996
      Allocno a0r125 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r126 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a2r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r128 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a8r127 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a9r135 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15 48-106)
      Allocno a10r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a12r131 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a13r144 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, ^node:  0-12 14 (confl regs =  1-2 13 15 48-106)
      Allocno a14r146 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Allocno a15r145 of ALL_REGS(46) has 12 avail. regs  1 3-12 14, node:  1 3-12 14 (confl regs =  0 2 13 15 48-106)
      Forming thread by copy 1:a8r127-a15r145 (freq=1000):
        Result (freq=3819): a8r127(1819) a15r145(2000)
      Forming thread by copy 2:a7r128-a14r146 (freq=1000):
        Result (freq=3819): a7r128(1819) a14r146(2000)
      Forming thread by copy 0:a5r124-a6r123 (freq=102):
        Result (freq=3276): a5r124(1638) a6r123(1638)
      Pushing a11(r113,l0)(cost 0)
      Pushing a9(r135,l0)(cost 0)
      Pushing a2(r141,l0)(cost 0)
      Pushing a0(r125,l0)(cost 0)
      Pushing a13(r144,l0)(cost 0)
      Pushing a12(r131,l0)(cost 0)
      Forming thread by copy 3:a1r126-a13r144 (freq=1000):
        Result (freq=12460): a1r126(10460) a13r144(2000)
        Making a1(r126,l0) colorable
      Pushing a4(r122,l0)(cost 0)
      Pushing a3(r121,l0)(cost 0)
      Pushing a10(r134,l0)(cost 0)
      Pushing a6(r123,l0)(cost 0)
      Pushing a5(r124,l0)(cost 0)
      Pushing a8(r127,l0)(cost 0)
      Pushing a15(r145,l0)(cost 0)
      Pushing a7(r128,l0)(cost 0)
      Pushing a14(r146,l0)(cost 0)
      Pushing a1(r126,l0)(cost 118980)
      Popping a1(r126,l0)  -- assign reg 4
      Popping a14(r146,l0)  -- assign reg 2
      Popping a7(r128,l0)  -- assign reg 5
      Popping a15(r145,l0)  -- assign reg 1
      Popping a8(r127,l0)  -- assign reg 6
      Popping a5(r124,l0)  -- assign reg 3
      Popping a6(r123,l0)  -- assign reg 3
      Popping a10(r134,l0)  -- assign reg 1
      Popping a3(r121,l0)  -- assign reg 2
      Popping a4(r122,l0)  -- assign reg 1
      Popping a12(r131,l0)  -- assign reg 3
      Popping a13(r144,l0)  -- assign reg 0
      Popping a0(r125,l0)  -- assign reg 0
      Popping a2(r141,l0)  -- assign reg 5
      Popping a9(r135,l0)  -- assign reg 0
      Popping a11(r113,l0)  -- assign reg 2
Disposition:
   11:r113 l0     2    3:r121 l0     2    4:r122 l0     1    6:r123 l0     3
    5:r124 l0     3    0:r125 l0     0    1:r126 l0     4    8:r127 l0     6
    7:r128 l0     5   12:r131 l0     3   10:r134 l0     1    9:r135 l0     0
    2:r141 l0     5   13:r144 l0     0   15:r145 l0     1   14:r146 l0     2
New iteration of spill/restore move
+++Costs: overall -116294, reg -116294, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,7u} r1={8d,4u} r2={7d,3u} r3={6d,1u} r7={1d,7u} r12={8d} r13={1d,11u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d} r101={4d} r102={1d,7u} r103={1d,6u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r121={1d,2u} r122={1d,2u} r123={1d,1u} r124={1d,1u} r125={2d,1u} r126={1d,12u,2e} r127={1d,1u} r128={1d,1u} r131={1d,2u} r134={2d,3u} r135={1d,1u} r141={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} 
;;    total ref usage 459{379d,78u,2e} in 48{44 regular + 4 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 8 5 2 NOTE_INSN_DELETED)
(note 5 2 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 102 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:3 -1
     (nil))
(insn 102 10 103 2 (set (reg:SI 144)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 2 (set (reg:SI 145)
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 104 103 3 2 (set (reg:SI 146)
        (reg:SI 2 r2 [ ExtTiming ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ ExtTiming ])
        (nil)))
(insn 3 104 4 2 (set (reg/v/f:SI 127 [ Timing ])
        (reg:SI 145)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(insn 4 3 11 2 (set (reg/v/f:SI 128 [ ExtTiming ])
        (reg:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":170:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 11 4 12 2 (set (reg/v/f:SI 126 [ hsram ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(jump_insn 12 11 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 126 [ hsram ])
                        (const_int 0 [0]))
                    (label_ref:SI 76)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":172:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 76)
(note 13 12 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 18 13 14 3 NOTE_INSN_DELETED)
(debug_insn 14 18 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:3 -1
     (nil))
(insn 16 14 19 3 (set (reg:SI 131 [ hsram_16(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 126 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_16(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 19 16 20 3 (set (reg:SI 113 [ _1 ])
        (and:SI (reg:SI 131 [ hsram_16(D)->State ])
            (const_int 255 [0xff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:6 90 {*arm_andsi3_insn}
     (nil))
(jump_insn 20 19 21 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 131 [ hsram_16(D)->State ])
                        (const_int 0 [0]))
                    (label_ref 29)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":177:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 131 [ hsram_16(D)->State ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 719407028 (nil))))
 -> 29)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 25 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":180:5 -1
     (nil))
(insn 25 22 26 4 (set (mem:QI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_16(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":180:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 26 25 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":194:5 -1
     (nil))
(call_insn 28 26 29 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_MspInit") [flags 0x3]  <function_decl 0000000006b87500 HAL_SRAM_MspInit>) [0 HAL_SRAM_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":194:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_MspInit") [flags 0x3]  <function_decl 0000000006b87500 HAL_SRAM_MspInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 29 28 30 5 5 (nil) [1 uses])
(note 30 29 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 38 30 39 5 NOTE_INSN_DELETED)
(note 39 38 45 5 NOTE_INSN_DELETED)
(note 45 39 46 5 NOTE_INSN_DELETED)
(note 46 45 47 5 NOTE_INSN_DELETED)
(note 47 46 31 5 NOTE_INSN_DELETED)
(debug_insn 31 47 101 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:3 -1
     (nil))
(insn 101 31 33 5 (set (reg/f:SI 134)
        (reg/v/f:SI 126 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 101 34 5 (set (reg/f:SI 135 [ hsram_16(D)->Instance ])
        (mem/f:SI (post_modify:SI (reg/f:SI 134)
                (plus:SI (reg/f:SI 134)
                    (const_int 8 [0x8]))) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/f:SI 134)
        (nil)))
(insn 34 33 35 5 (set (reg:SI 1 r1)
        (reg/f:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 134)
        (nil)))
(insn 35 34 36 5 (set (reg:SI 0 r0)
        (reg/f:SI 135 [ hsram_16(D)->Instance ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ hsram_16(D)->Instance ])
        (nil)))
(call_insn 36 35 37 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Init") [flags 0x41]  <function_decl 0000000006b75500 FMC_NORSRAM_Init>) [0 FMC_NORSRAM_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":199:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Init") [flags 0x41]  <function_decl 0000000006b75500 FMC_NORSRAM_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 37 36 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:3 -1
     (nil))
(insn 40 37 41 5 (set (reg:SI 2 r2)
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 5 (set (reg:SI 1 r1)
        (reg/v/f:SI 127 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 127 [ Timing ])
        (nil)))
(insn 42 41 43 5 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 126 [ hsram ]) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 43 42 44 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Timing_Init") [flags 0x41]  <function_decl 0000000006b75600 FMC_NORSRAM_Timing_Init>) [0 FMC_NORSRAM_Timing_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":202:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Timing_Init") [flags 0x41]  <function_decl 0000000006b75600 FMC_NORSRAM_Timing_Init>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 44 43 48 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:3 -1
     (nil))
(insn 48 44 49 5 (set (reg:SI 3 r3)
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 44 [0x2c])) [5 hsram_16(D)->Init.ExtendedMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 51 5 (set (reg:SI 2 r2)
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 49 50 5 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 4 [0x4])) [3 hsram_16(D)->Extended+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 51 52 5 (set (reg:SI 1 r1)
        (reg/v/f:SI 128 [ ExtTiming ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ ExtTiming ])
        (nil)))
(call_insn 52 50 53 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_Extended_Timing_Init") [flags 0x41]  <function_decl 0000000006b75700 FMC_NORSRAM_Extended_Timing_Init>) [0 FMC_NORSRAM_Extended_Timing_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":205:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_Extended_Timing_Init") [flags 0x41]  <function_decl 0000000006b75700 FMC_NORSRAM_Extended_Timing_Init>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 53 52 54 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 -1
     (nil))
(insn 54 53 55 5 (set (reg/f:SI 121 [ _9 ])
        (mem/f:SI (reg/v/f:SI 126 [ hsram ]) [2 hsram_16(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 126 [ hsram ]) [2 hsram_16(D)->Instance+0 S4 A32])
        (nil)))
(insn 55 54 60 5 (set (reg:SI 122 [ _10 ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_16(D)->Init.NSBank+0 S4 A32])
        (nil)))
(insn 60 55 56 5 (set (reg:SI 141)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 56 60 57 5 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 122 [ _10 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 121 [ _9 ])) [5 _9->BTCR[_10]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 5 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 123 [ _11 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 58 57 59 5 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 122 [ _10 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 121 [ _9 ])) [5 _9->BTCR[_10]+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":209:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (expr_list:REG_DEAD (reg/f:SI 121 [ _9 ])
                (nil)))))
(debug_insn 59 58 6 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:3 -1
     (nil))
(insn 6 59 62 5 (set (reg:SI 125 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":214:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 62 6 63 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 126 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_16(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 141) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":212:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg/v/f:SI 126 [ hsram ])
            (nil))))
(debug_insn 63 62 105 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":214:3 -1
     (nil))
(jump_insn 105 63 106 5 (set (pc)
        (label_ref 64)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":214:10 284 {*arm_jump}
     (nil)
 -> 64)
(barrier 106 105 76)
(code_label 76 106 75 6 6 (nil) [1 uses])
(note 75 76 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 75 64 6 (set (reg:SI 125 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":174:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 64 7 65 7 4 (nil) [1 uses])
(note 65 64 70 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 70 65 71 7 (set (reg/i:SI 0 r0)
        (reg:SI 125 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":215:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ <retval> ])
        (nil)))
(insn 71 70 107 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":215:1 -1
     (nil))
(note 107 71 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_MspDeInit (HAL_SRAM_MspDeInit, funcdef_no=350, decl_uid=9247, cgraph_uid=336, symbol_order=335)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hsram ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_DeInit (HAL_SRAM_DeInit, funcdef_no=330, decl_uid=9243, cgraph_uid=334, symbol_order=333)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 126 uninteresting
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 121 uninteresting
Examining insn 2, def for 117
  all ok
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 121: (insn_list:REG_DEP_TRUE 18 (nil))

Pass 1 for finding pseudo/allocno costs

    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r121,l0) costs: GENERAL_REGS:2000,2000 MEM:50000,50000
  a1(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:90000,90000 VFP_LO_REGS:90000,90000 ALL_REGS:90000,90000 MEM:60000,60000
  a2(r126,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 33(l0): point = 0
   Insn 32(l0): point = 2
   Insn 25(l0): point = 4
   Insn 20(l0): point = 6
   Insn 18(l0): point = 8
   Insn 16(l0): point = 10
   Insn 15(l0): point = 12
   Insn 14(l0): point = 14
   Insn 13(l0): point = 16
   Insn 8(l0): point = 18
   Insn 2(l0): point = 20
   Insn 35(l0): point = 22
 a0(r121): [3..8]
 a1(r117): [5..20]
 a2(r126): [21..22]
Compressing live ranges: from 25 to 4 - 16%
Ranges after the compression:
 a0(r121): [0..1]
 a1(r117): [0..1]
 a2(r126): [2..3]
+++Allocating 16 bytes for conflict table (uncompressed size 24)
;; a0(r121,l0) conflicts: a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs: 0-2 12 14
;;     conflict hard regs: 0-2 12 14

;; a2(r126,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r117)<->a2(r126)@1000:move
  pref0:a2(r126)<-hr0@1000
  pref1:a0(r121)<-hr0@2000
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r121 1r117 2r126
    modified regnos: 117 121 126
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@190000
          2:( 3-11)@120000
      Allocno a0r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 9 avail. regs  3-11, node:  3-11 (confl regs =  0-2 12-106)
      Allocno a2r126 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a1r117-a2r126 (freq=1000):
        Result (freq=8000): a1r117(6000) a2r126(2000)
      Pushing a0(r121,l0)(cost 0)
      Pushing a2(r126,l0)(cost 0)
      Pushing a1(r117,l0)(cost 0)
      Popping a1(r117,l0)  -- assign reg 4
      Popping a2(r126,l0)  -- assign reg 0
      Popping a0(r121,l0)  -- assign reg 0
Disposition:
    1:r117 l0     4    0:r121 l0     0    2:r126 l0     0
New iteration of spill/restore move
+++Costs: overall -15000, reg -15000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={5d,5u} r1={4d,1u} r2={4d,1u} r3={3d} r7={1d,2u} r12={4d} r13={1d,4u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={1d,2u} r103={1d,1u} r104={2d} r105={2d} r106={2d} r117={1d,5u} r121={1d,3u} r126={1d,1u} 
;;    total ref usage 219{194d,25u,0e} in 19{17 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 11 2 NOTE_INSN_DELETED)
(note 11 10 12 2 NOTE_INSN_DELETED)
(note 12 11 6 2 NOTE_INSN_DELETED)
(debug_insn 6 12 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":235:3 -1
     (nil))
(insn 35 6 2 2 (set (reg:SI 126)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":224:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 35 8 2 (set (reg/v/f:SI 117 [ hsram ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":224:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(call_insn 8 2 9 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_MspDeInit") [flags 0x3]  <function_decl 0000000006b87600 HAL_SRAM_MspDeInit>) [0 HAL_SRAM_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":235:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_MspDeInit") [flags 0x3]  <function_decl 0000000006b87600 HAL_SRAM_MspDeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 9 8 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:3 -1
     (nil))
(insn 13 9 14 2 (set (reg:SI 2 r2)
        (mem:SI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_5(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 1 r1)
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 4 [0x4])) [3 hsram_5(D)->Extended+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 117 [ hsram ]) [2 hsram_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 16 15 17 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_DeInit") [flags 0x41]  <function_decl 0000000006b75800 FMC_NORSRAM_DeInit>) [0 FMC_NORSRAM_DeInit S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":239:9 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_DeInit") [flags 0x41]  <function_decl 0000000006b75800 FMC_NORSRAM_DeInit>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:3 -1
     (nil))
(insn 18 17 20 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 20 18 21 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_5(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 121) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":242:16 263 {*arm_movqi_insn}
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(debug_insn 22 21 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(insn 25 22 26 2 (set (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_5(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 121) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hsram ])
        (nil)))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":245:3 -1
     (nil))
(debug_insn 27 26 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":247:3 -1
     (nil))
(insn 32 27 33 2 (set (reg/i:SI 0 r0)
        (reg:SI 121)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":248:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 33 32 36 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":248:1 -1
     (nil))
(note 36 33 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_DMA_XferCpltCallback (HAL_SRAM_DMA_XferCpltCallback, funcdef_no=352, decl_uid=9289, cgraph_uid=337, symbol_order=336)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_DMA_XferCpltCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hdma ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function SRAM_DMACpltProt (SRAM_DMACpltProt, funcdef_no=347, decl_uid=9990, cgraph_uid=351, symbol_order=350)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120 uninteresting
Reg 117 uninteresting
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 114: local to bb 2 def dominates all uses has unique first use
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 115 uninteresting
Found def insn 10 for 113 to be not moveable
Found def insn 11 for 114 to be not moveable
Found def insn 7 for 116 to be not moveable
Ignoring reg 118 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 15 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r118,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a3(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a6(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 20(l0): point = 0
   Insn 17(l0): point = 2
   Insn 13(l0): point = 4
   Insn 12(l0): point = 6
   Insn 15(l0): point = 8
   Insn 11(l0): point = 10
   Insn 7(l0): point = 12
   Insn 10(l0): point = 14
   Insn 2(l0): point = 16
   Insn 23(l0): point = 18
 a0(r116): [3..12]
 a1(r118): [3..8]
 a2(r113): [5..14]
 a3(r115): [5..6]
 a4(r114): [7..10]
 a5(r117): [13..16]
 a6(r120): [17..18]
Compressing live ranges: from 21 to 8 - 38%
Ranges after the compression:
 a0(r116): [0..3]
 a1(r118): [0..3]
 a2(r113): [0..5]
 a3(r115): [0..1]
 a4(r114): [2..3]
 a5(r117): [4..5]
 a6(r120): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 56)
;; a0(r116,l0) conflicts: a3(r115,l0) a1(r118,l0) a2(r113,l0) a4(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r118,l0) conflicts: a3(r115,l0) a0(r116,l0) a2(r113,l0) a4(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r113,l0) conflicts: a3(r115,l0) a0(r116,l0) a1(r118,l0) a4(r114,l0) a5(r117,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r115,l0) conflicts: a0(r116,l0) a1(r118,l0) a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a4(r114,l0) conflicts: a0(r116,l0) a1(r118,l0) a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a5(r117,l0) conflicts: a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a6(r120,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a5(r117)<->a6(r120)@1000:move
  cp1:a3(r115)<->a4(r114)@125:shuffle
  pref0:a6(r120)<-hr0@1000
  regions=1, blocks=3, points=8
    allocnos=7 (big 0), copies=2, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r118 2r113 3r115 4r114 5r117 6r120
    modified regnos: 113 114 115 116 117 118 120
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@86000
          2:( 1-12 14)@280000
      Allocno a0r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r118 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a5r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a6r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a5r117-a6r120 (freq=1000):
        Result (freq=5000): a5r117(3000) a6r120(2000)
      Forming thread by copy 1:a3r115-a4r114 (freq=125):
        Result (freq=4000): a3r115(2000) a4r114(2000)
      Pushing a1(r118,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a3(r115,l0)(cost 0)
      Pushing a6(r120,l0)(cost 0)
      Pushing a5(r117,l0)(cost 0)
      Popping a5(r117,l0)  -- assign reg 3
      Popping a6(r120,l0)  -- assign reg 0
      Popping a3(r115,l0)  -- assign reg 3
      Popping a4(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 2
      Popping a0(r116,l0)  -- assign reg 1
      Popping a1(r118,l0)  -- assign reg 12
Disposition:
    2:r113 l0     2    4:r114 l0     3    3:r115 l0     3    0:r116 l0     1
    5:r117 l0     3    1:r118 l0    12    6:r120 l0     0
New iteration of spill/restore move
+++Costs: overall -13000, reg -13000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SRAM_DMACpltProt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} r120={1d,1u} 
;;    total ref usage 133{113d,20u,0e} in 15{14 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:3 -1
     (nil))
(insn 23 6 2 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1062:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 23 10 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1062:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 10 2 7 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ hdma ]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 10 8 2 (set (reg/v/f:SI 116 [ hsram ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 116 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1063:23 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 -1
     (nil))
(insn 11 9 15 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 11 12 2 (set (reg:SI 118)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 12 15 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1066:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:3 -1
     (nil))
(insn 17 14 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1069:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ hsram ])
            (nil))))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1074:3 -1
     (nil))
(call_insn 20 18 24 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>) [0 HAL_SRAM_DMA_XferCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1074:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 24 20 0 NOTE_INSN_DELETED)

;; Function SRAM_DMACplt (SRAM_DMACplt, funcdef_no=346, decl_uid=9988, cgraph_uid=350, symbol_order=349)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120 uninteresting
Reg 117 uninteresting
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 114: local to bb 2 def dominates all uses has unique first use
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 115 uninteresting
Found def insn 10 for 113 to be not moveable
Found def insn 11 for 114 to be not moveable
Found def insn 7 for 116 to be not moveable
Ignoring reg 118 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 15 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r118,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a3(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a6(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 20(l0): point = 0
   Insn 17(l0): point = 2
   Insn 13(l0): point = 4
   Insn 12(l0): point = 6
   Insn 15(l0): point = 8
   Insn 11(l0): point = 10
   Insn 7(l0): point = 12
   Insn 10(l0): point = 14
   Insn 2(l0): point = 16
   Insn 23(l0): point = 18
 a0(r116): [3..12]
 a1(r118): [3..8]
 a2(r113): [5..14]
 a3(r115): [5..6]
 a4(r114): [7..10]
 a5(r117): [13..16]
 a6(r120): [17..18]
Compressing live ranges: from 21 to 8 - 38%
Ranges after the compression:
 a0(r116): [0..3]
 a1(r118): [0..3]
 a2(r113): [0..5]
 a3(r115): [0..1]
 a4(r114): [2..3]
 a5(r117): [4..5]
 a6(r120): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 56)
;; a0(r116,l0) conflicts: a3(r115,l0) a1(r118,l0) a2(r113,l0) a4(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r118,l0) conflicts: a3(r115,l0) a0(r116,l0) a2(r113,l0) a4(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r113,l0) conflicts: a3(r115,l0) a0(r116,l0) a1(r118,l0) a4(r114,l0) a5(r117,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r115,l0) conflicts: a0(r116,l0) a1(r118,l0) a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a4(r114,l0) conflicts: a0(r116,l0) a1(r118,l0) a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a5(r117,l0) conflicts: a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a6(r120,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a5(r117)<->a6(r120)@1000:move
  cp1:a3(r115)<->a4(r114)@125:shuffle
  pref0:a6(r120)<-hr0@1000
  regions=1, blocks=3, points=8
    allocnos=7 (big 0), copies=2, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r118 2r113 3r115 4r114 5r117 6r120
    modified regnos: 113 114 115 116 117 118 120
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@86000
          2:( 1-12 14)@280000
      Allocno a0r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r118 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a5r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a6r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a5r117-a6r120 (freq=1000):
        Result (freq=5000): a5r117(3000) a6r120(2000)
      Forming thread by copy 1:a3r115-a4r114 (freq=125):
        Result (freq=4000): a3r115(2000) a4r114(2000)
      Pushing a1(r118,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a3(r115,l0)(cost 0)
      Pushing a6(r120,l0)(cost 0)
      Pushing a5(r117,l0)(cost 0)
      Popping a5(r117,l0)  -- assign reg 3
      Popping a6(r120,l0)  -- assign reg 0
      Popping a3(r115,l0)  -- assign reg 3
      Popping a4(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 2
      Popping a0(r116,l0)  -- assign reg 1
      Popping a1(r118,l0)  -- assign reg 12
Disposition:
    2:r113 l0     2    4:r114 l0     3    3:r115 l0     3    0:r116 l0     1
    5:r117 l0     3    1:r118 l0    12    6:r120 l0     0
New iteration of spill/restore move
+++Costs: overall -13000, reg -13000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SRAM_DMACplt

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} r120={1d,1u} 
;;    total ref usage 133{113d,20u,0e} in 15{14 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:3 -1
     (nil))
(insn 23 6 2 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1040:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 23 10 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1040:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 10 2 7 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ hdma ]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 10 8 2 (set (reg/v/f:SI 116 [ hsram ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 116 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1041:23 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 -1
     (nil))
(insn 11 9 15 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 11 12 2 (set (reg:SI 118)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 12 15 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1044:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:3 -1
     (nil))
(insn 17 14 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1047:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ hsram ])
            (nil))))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1052:3 -1
     (nil))
(call_insn 20 18 24 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>) [0 HAL_SRAM_DMA_XferCpltCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1052:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferCpltCallback") [flags 0x3]  <function_decl 0000000006b87f00 HAL_SRAM_DMA_XferCpltCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 24 20 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_DMA_XferErrorCallback (HAL_SRAM_DMA_XferErrorCallback, funcdef_no=354, decl_uid=9291, cgraph_uid=338, symbol_order=337)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_DMA_XferErrorCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:SI hsram (entry_value:SI (reg:SI 0 r0 [ hdma ]))) -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":259:3 -1
     (nil))
(debug_insn 8 7 11 2 (var_location:SI hsram (clobber (const_int 0 [0]))) -1
     (nil))
(note 11 8 0 NOTE_INSN_DELETED)

;; Function SRAM_DMAError (SRAM_DMAError, funcdef_no=348, decl_uid=9992, cgraph_uid=352, symbol_order=351)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120 uninteresting
Reg 117 uninteresting
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 114: local to bb 2 def dominates all uses has unique first use
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 115 uninteresting
Found def insn 10 for 113 to be not moveable
Found def insn 11 for 114 to be not moveable
Found def insn 7 for 116 to be not moveable
Ignoring reg 118 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 15 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r118,l0) costs: GENERAL_REGS:0,0 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a3(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a6(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 20(l0): point = 0
   Insn 17(l0): point = 2
   Insn 13(l0): point = 4
   Insn 12(l0): point = 6
   Insn 15(l0): point = 8
   Insn 11(l0): point = 10
   Insn 7(l0): point = 12
   Insn 10(l0): point = 14
   Insn 2(l0): point = 16
   Insn 23(l0): point = 18
 a0(r116): [3..12]
 a1(r118): [3..8]
 a2(r113): [5..14]
 a3(r115): [5..6]
 a4(r114): [7..10]
 a5(r117): [13..16]
 a6(r120): [17..18]
Compressing live ranges: from 21 to 8 - 38%
Ranges after the compression:
 a0(r116): [0..3]
 a1(r118): [0..3]
 a2(r113): [0..5]
 a3(r115): [0..1]
 a4(r114): [2..3]
 a5(r117): [4..5]
 a6(r120): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 56)
;; a0(r116,l0) conflicts: a3(r115,l0) a1(r118,l0) a2(r113,l0) a4(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r118,l0) conflicts: a3(r115,l0) a0(r116,l0) a2(r113,l0) a4(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r113,l0) conflicts: a3(r115,l0) a0(r116,l0) a1(r118,l0) a4(r114,l0) a5(r117,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r115,l0) conflicts: a0(r116,l0) a1(r118,l0) a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a4(r114,l0) conflicts: a0(r116,l0) a1(r118,l0) a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a5(r117,l0) conflicts: a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a6(r120,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a5(r117)<->a6(r120)@1000:move
  cp1:a3(r115)<->a4(r114)@125:shuffle
  pref0:a6(r120)<-hr0@1000
  regions=1, blocks=3, points=8
    allocnos=7 (big 0), copies=2, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r118 2r113 3r115 4r114 5r117 6r120
    modified regnos: 113 114 115 116 117 118 120
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@86000
          2:( 1-12 14)@280000
      Allocno a0r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r118 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a5r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a6r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a5r117-a6r120 (freq=1000):
        Result (freq=5000): a5r117(3000) a6r120(2000)
      Forming thread by copy 1:a3r115-a4r114 (freq=125):
        Result (freq=4000): a3r115(2000) a4r114(2000)
      Pushing a1(r118,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a3(r115,l0)(cost 0)
      Pushing a6(r120,l0)(cost 0)
      Pushing a5(r117,l0)(cost 0)
      Popping a5(r117,l0)  -- assign reg 3
      Popping a6(r120,l0)  -- assign reg 0
      Popping a3(r115,l0)  -- assign reg 3
      Popping a4(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 2
      Popping a0(r116,l0)  -- assign reg 1
      Popping a1(r118,l0)  -- assign reg 12
Disposition:
    2:r113 l0     2    4:r114 l0     3    3:r115 l0     3    0:r116 l0     1
    5:r117 l0     3    1:r118 l0    12    6:r120 l0     0
New iteration of spill/restore move
+++Costs: overall -13000, reg -13000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


SRAM_DMAError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,2u} r114={1d,1u} r115={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} r120={1d,1u} 
;;    total ref usage 133{113d,20u,0e} in 15{14 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:3 -1
     (nil))
(insn 23 6 2 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1084:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 23 10 2 (set (reg/v/f:SI 117 [ hdma ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1084:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 10 2 7 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 117 [ hdma ]) [12 hdma_5(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 10 8 2 (set (reg/v/f:SI 116 [ hsram ])
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hdma ])
                (const_int 40 [0x28])) [10 hdma_5(D)->Parent+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hdma ])
        (nil)))
(debug_insn 8 7 9 2 (var_location:SI hsram (reg/v/f:SI 116 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1085:23 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 -1
     (nil))
(insn 11 9 15 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 11 12 2 (set (reg:SI 118)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 12 15 13 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [5 _1->CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1088:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 14 13 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:3 -1
     (nil))
(insn 17 14 18 2 (set (mem/v:QI (plus:SI (reg/v/f:SI 116 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_6->State+0 S1 A8])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1091:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ hsram ])
            (nil))))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1096:3 -1
     (nil))
(call_insn 20 18 24 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SRAM_DMA_XferErrorCallback") [flags 0x3]  <function_decl 0000000006b8e000 HAL_SRAM_DMA_XferErrorCallback>) [0 HAL_SRAM_DMA_XferErrorCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1096:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SRAM_DMA_XferErrorCallback") [flags 0x3]  <function_decl 0000000006b8e000 HAL_SRAM_DMA_XferErrorCallback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(note 24 20 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_8b (HAL_SRAM_Read_8b, funcdef_no=335, decl_uid=9252, cgraph_uid=339, symbol_order=338)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
scanning new insn with uid = 135.
rescanning insn with uid = 108.
verify found no changes in insn with uid = 135.
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;;
;; Loop 1
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;; 2 succs { 4 3 }
;; 3 succs { 4 9 }
;; 4 succs { 10 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 138 uninteresting
Reg 118: def dominates all uses has unique first use
Reg 139: local to bb 2 def dominates all uses has unique first use
Reg 124: local to bb 2 def dominates all uses has unique first use
Reg 140: local to bb 2 def dominates all uses has unique first use
Reg 141: local to bb 2 def dominates all uses has unique first use
Reg 121: def dominates all uses has unique first use
Reg 115 uninteresting (no unique first use)
Reg 125 uninteresting
Reg 126 uninteresting
Reg 128 uninteresting
Reg 116: def dominates all uses has unique first use
Reg 134: local to bb 8 def dominates all uses has unique first use
Reg 116 not local to one basic block
Reg 118 not local to one basic block
Reg 121 not local to one basic block
Found def insn 19 for 124 to be not moveable
Ignoring reg 134 with equiv init insn
Found def insn 127 for 139 to be not moveable
Found def insn 128 for 140 to be not moveable
Found def insn 129 for 141 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;;
;; Loop 1
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;; 2 succs { 4 3 }
;; 3 succs { 4 9 }
;; 4 succs { 10 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 126: (insn_list:REG_DEP_TRUE 38 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 43 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 86 (nil))

Pass 1 for finding pseudo/allocno costs

    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8400,8400 VFP_LO_REGS:8400,8400 ALL_REGS:5595,5595 MEM:5600,5600
  a1(r134,l0) costs: GENERAL_REGS:0,0 MEM:3300,3300
  a2(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14085,14085 VFP_LO_REGS:14085,14085 ALL_REGS:14085,14085 MEM:9390,9390
  a3(r115,l0) costs: GENERAL_REGS:0,0 MEM:4200,4200
  a4(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,14805 VFP_LO_REGS:1455,14805 ALL_REGS:1455,14805 MEM:970,9870
  a5(r121,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:5910,5910 VFP_LO_REGS:5910,5910 ALL_REGS:5910,5910 MEM:3940,3940
  a6(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4260,44310 VFP_LO_REGS:4260,44310 ALL_REGS:4260,44310 MEM:2840,29540
  a7(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2805,29505 VFP_LO_REGS:2805,29505 ALL_REGS:2805,29505 MEM:1870,19670
  a8(r128,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a9(r126,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a10(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a11(r124,l0) costs: GENERAL_REGS:0,0 MEM:5610,5610
  a12(r141,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a13(r140,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a14(r139,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a15(r138,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a16(r115,l1) costs: GENERAL_REGS:0,0 MEM:0,0
  a17(r116,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a18(r118,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a19(r119,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a20(r120,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:40050,40050 VFP_LO_REGS:40050,40050 ALL_REGS:40050,40050 MEM:26700,26700
  a21(r131,l1) costs: GENERAL_REGS:0,0 MEM:17800,17800

   Insn 98(l0): point = 0
   Insn 97(l0): point = 2
   Insn 9(l0): point = 5
   Insn 132(l0): point = 8
   Insn 7(l0): point = 10
   Insn 130(l0): point = 13
   Insn 8(l0): point = 15
   Insn 88(l0): point = 17
   Insn 83(l0): point = 19
   Insn 86(l0): point = 21
   Insn 54(l0): point = 24
   Insn 52(l0): point = 27
   Insn 45(l0): point = 29
   Insn 43(l0): point = 31
   Insn 40(l0): point = 33
   Insn 38(l0): point = 35
   Insn 35(l0): point = 38
   Insn 34(l0): point = 40
   Insn 33(l0): point = 42
   Insn 28(l0): point = 45
   Insn 27(l0): point = 47
   Insn 25(l0): point = 50
   Insn 24(l0): point = 52
   Insn 21(l0): point = 54
   Insn 5(l0): point = 56
   Insn 4(l0): point = 58
   Insn 3(l0): point = 60
   Insn 129(l0): point = 62
   Insn 128(l0): point = 64
   Insn 19(l0): point = 66
   Insn 127(l0): point = 68
   Insn 2(l0): point = 70
   Insn 126(l0): point = 72
   Insn 78(l1): point = 75
   Insn 77(l1): point = 77
   Insn 64(l1): point = 79
   Insn 60(l1): point = 81
 a0(r117): [13..15] [8..10] [3..5]
 a1(r134): [16..21]
 a2(r118): [18..70]
 a3(r115): [20..54]
 a4(r116): [24..24]
 a5(r121): [25..56]
 a6(r120): [24..58]
 a7(r119): [24..60]
 a8(r128): [30..31]
 a9(r126): [34..35]
 a10(r125): [41..42]
 a11(r124): [53..66]
 a12(r141): [57..62]
 a13(r140): [59..64]
 a14(r139): [61..68]
 a15(r138): [71..72]
 a16(r115): [75..83]
 a17(r116): [75..83]
 a18(r118): [75..83]
 a19(r119): [75..83]
 a20(r120): [75..83]
 a21(r131): [80..81]
 Rebuilding regno allocno list for 131
      Moving ranges of a20r120 to a6r120:  [75..83]
      Moving ranges of a19r119 to a7r119:  [75..83]
      Moving ranges of a18r118 to a2r118:  [75..83]
      Moving ranges of a17r116 to a4r116:  [75..83]
      Moving ranges of a16r115 to a3r115:  [75..83]
Compressing live ranges: from 84 to 27 - 32%
Ranges after the compression:
 a0(r117): [0..5]
 a1(r134): [6..7]
 a2(r118): [25..26] [6..22]
 a3(r115): [25..26] [6..16]
 a4(r116): [25..26] [8..8]
 a5(r121): [9..16]
 a6(r120): [25..26] [8..18]
 a7(r119): [25..26] [8..20]
 a8(r128): [9..10]
 a9(r126): [11..12]
 a10(r125): [13..14]
 a11(r124): [15..22]
 a12(r141): [17..22]
 a13(r140): [19..22]
 a14(r139): [21..22]
 a15(r138): [23..24]
 a21(r131): [25..26]
+++Allocating 128 bytes for conflict table (uncompressed size 176)
;; a0(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r134,l0) conflicts: a2(r118,l0) a3(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a1(r134,l0) a3(r115,l0) a4(r116,l0) a6(r120,l0) a7(r119,l0) a8(r128,l0) a5(r121,l0) a9(r126,l0) a10(r125,l0) a11(r124,l0) a12(r141,l0) a13(r140,l0) a14(r139,l0) a21(r131,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a3(r115,l0) conflicts: a1(r134,l0) a2(r118,l0) a4(r116,l0) a6(r120,l0) a7(r119,l0) a8(r128,l0) a5(r121,l0) a9(r126,l0) a10(r125,l0) a11(r124,l0) a21(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r116,l0) conflicts: a2(r118,l0) a3(r115,l0) a6(r120,l0) a7(r119,l0) a21(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r121,l0) conflicts: a2(r118,l0) a3(r115,l0) a6(r120,l0) a7(r119,l0) a8(r128,l0) a9(r126,l0) a10(r125,l0) a11(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r120,l0) conflicts: a2(r118,l0) a3(r115,l0) a4(r116,l0) a7(r119,l0) a8(r128,l0) a5(r121,l0) a9(r126,l0) a10(r125,l0) a11(r124,l0) a12(r141,l0) a21(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r119,l0) conflicts: a2(r118,l0) a3(r115,l0) a4(r116,l0) a6(r120,l0) a8(r128,l0) a5(r121,l0) a9(r126,l0) a10(r125,l0) a11(r124,l0) a12(r141,l0) a13(r140,l0) a21(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r128,l0) conflicts: a2(r118,l0) a3(r115,l0) a6(r120,l0) a7(r119,l0) a5(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r126,l0) conflicts: a2(r118,l0) a3(r115,l0) a6(r120,l0) a7(r119,l0) a5(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r125,l0) conflicts: a2(r118,l0) a3(r115,l0) a6(r120,l0) a7(r119,l0) a5(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r124,l0) conflicts: a2(r118,l0) a3(r115,l0) a6(r120,l0) a7(r119,l0) a5(r121,l0) a12(r141,l0) a13(r140,l0) a14(r139,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a12(r141,l0) conflicts: a2(r118,l0) a6(r120,l0) a7(r119,l0) a11(r124,l0) a13(r140,l0) a14(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r140,l0) conflicts: a2(r118,l0) a7(r119,l0) a11(r124,l0) a12(r141,l0) a14(r139,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a14(r139,l0) conflicts: a2(r118,l0) a11(r124,l0) a12(r141,l0) a13(r140,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a15(r138,l0) conflicts:
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a21(r131,l0) conflicts: a2(r118,l0) a3(r115,l0) a4(r116,l0) a6(r120,l0) a7(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r117)<->a1(r134)@110:move
  cp1:a4(r116)<->a5(r121)@12:shuffle
  cp2:a2(r118)<->a15(r138)@187:move
  cp3:a7(r119)<->a14(r139)@187:move
  cp4:a6(r120)<->a13(r140)@187:move
  cp5:a5(r121)<->a12(r141)@187:move
  pref0:a0(r117)<-hr0@374
  pref1:a15(r138)<-hr0@374
  pref2:a14(r139)<-hr1@374
  pref3:a13(r140)<-hr2@374
  pref4:a12(r141)<-hr3@374
  regions=2, blocks=12, points=27
    allocnos=22 (big 0), copies=6, conflicts=0, ranges=22

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 11 10 9 8 7 6 5 4 3 2
    all: 0r117 1r134 2r118 3r115 4r116 5r121 6r120 7r119 8r128 9r126 10r125 11r124 12r141 13r140 14r139 15r138 21r131
    modified regnos: 115 116 117 118 119 120 121 124 125 126 128 131 134 138 139 140 141
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@233804
          2:( 0-2 4-12 14)@21692
            3:( 0-1 4-12 14)@32912
              4:( 0 4-12 14)@40472
      Allocno a0r117 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r124 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15-106)
      Allocno a12r141 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a13r140 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15 48-106)
      Allocno a14r139 of ALL_REGS(46) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15 48-106)
      Allocno a15r138 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15 48-106)
      Allocno a21r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 3:a7r119-a14r139 (freq=187):
        Result (freq=2341): a7r119(1967) a14r139(374)
      Forming thread by copy 4:a6r120-a13r140 (freq=187):
        Result (freq=3328): a6r120(2954) a13r140(374)
      Forming thread by copy 5:a5r121-a12r141 (freq=187):
        Result (freq=768): a5r121(394) a12r141(374)
      Forming thread by copy 0:a0r117-a1r134 (freq=110):
        Result (freq=703): a0r117(373) a1r134(330)
      Forming thread by copy 1:a4r116-a5r121 (freq=12):
        Result (freq=1755): a4r116(987) a5r121(394) a12r141(374)
      Pushing a9(r126,l0)(cost 0)
      Pushing a8(r128,l0)(cost 0)
      Pushing a10(r125,l0)(cost 0)
      Pushing a15(r138,l0)(cost 0)
      Pushing a3(r115,l0)(cost 0)
      Forming thread by copy 2:a2r118-a15r138 (freq=187):
        Result (freq=1313): a2r118(939) a15r138(374)
        Making a2(r118,l0) colorable
      Pushing a11(r124,l0)(cost 0)
      Pushing a1(r134,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a2(r118,l0)(cost 9390)
      Pushing a12(r141,l0)(cost 0)
      Pushing a5(r121,l0)(cost 0)
      Pushing a4(r116,l0)(cost 0)
      Pushing a21(r131,l0)(cost 0)
      Pushing a14(r139,l0)(cost 0)
      Pushing a7(r119,l0)(cost 0)
      Pushing a13(r140,l0)(cost 0)
      Pushing a6(r120,l0)(cost 0)
      Popping a6(r120,l0)  -- assign reg 2
      Popping a13(r140,l0)  -- assign reg 2
      Popping a7(r119,l0)  -- assign reg 1
      Popping a14(r139,l0)  -- assign reg 1
      Popping a21(r131,l0)  -- assign reg 3
      Popping a4(r116,l0)  -- assign reg 12
      Popping a5(r121,l0)  -- assign reg 3
      Popping a12(r141,l0)  -- assign reg 3
      Popping a2(r118,l0)  -- assign reg 0
      Popping a0(r117,l0)  -- assign reg 0
      Popping a1(r134,l0)  -- assign reg 3
      Popping a11(r124,l0)  -- assign reg 12
      Popping a3(r115,l0)  -- assign reg 14
      Popping a15(r138,l0)  -- assign reg 0
      Popping a10(r125,l0)  -- assign reg 12
      Popping a8(r128,l0)  -- assign reg 12
      Popping a9(r126,l0)  -- assign reg 12
Disposition:
    3:r115 l0    14    4:r116 l0    12    0:r117 l0     0    2:r118 l0     0
    7:r119 l0     1    6:r120 l0     2    5:r121 l0     3   11:r124 l0    12
   10:r125 l0    12    9:r126 l0    12    8:r128 l0    12   21:r131 l0     3
    1:r134 l0     3   15:r138 l0     0   14:r139 l0     1   13:r140 l0     2
   12:r141 l0     3
New iteration of spill/restore move
+++Costs: overall -26180, reg -26180, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_Read_8b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,2u} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} r102={1d,11u} r103={1d,10u} r115={1d,3u} r116={1d,1u} r117={3d,1u} r118={1d,6u} r119={2d,6u} r120={2d,8u} r121={1d,2u} r124={1d,2u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r131={1d,1u} r134={1d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 145{52d,93u,0e} in 75{75 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 126 2 NOTE_INSN_FUNCTION_BEG)
(insn 126 6 2 2 (set (reg:SI 138)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 126 127 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 127 2 19 2 (set (reg:SI 139)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 19 127 128 2 (set (reg:SI 124 [ hsram_12(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 128 19 135 2 (set (reg:SI 140)
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(debug_insn 135 128 129 2 (var_location:SI D#2 (reg:SI 3 r3 [ BufferSize ])) -1
     (nil))
(insn 129 135 3 2 (set (reg:SI 141)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 129 4 2 (set (reg/v/f:SI 119 [ pAddress ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 4 3 108 2 (set (reg/v/f:SI 120 [ pDstBuffer ])
        (reg:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 108 4 12 2 (var_location:SI D#1 (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 12 108 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":344:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":345:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":345:17 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":346:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":346:12 -1
     (nil))
(debug_insn 17 16 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:3 -1
     (nil))
(insn 5 17 21 2 (set (reg/v:SI 121 [ BufferSize ])
        (reg:SI 141)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":343:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(insn 21 5 22 2 (set (reg/v:SI 115 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 124 [ hsram_12(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 22 21 23 2 (var_location:QI state (subreg:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":347:25 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:3 -1
     (nil))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ hsram_12(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_12(D)->State ])
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 29)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":350:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 103)
(code_label 29 28 30 4 24 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 125 [ hsram_12(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 33 35 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ hsram_12(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ hsram_12(D)->Lock ])
        (nil)))
(jump_insn 35 34 36 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 107)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 107)
(note 36 35 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 51 36 37 5 NOTE_INSN_DELETED)
(debug_insn 37 51 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(insn 38 37 40 5 (set (reg:SI 126)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 40 38 41 5 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 126) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 -1
     (nil))
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:5 -1
     (nil))
(insn 43 42 45 5 (set (reg:SI 128)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 45 43 46 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":356:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 46 45 47 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) -1
     (nil))
(debug_insn 48 47 49 5 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 49 48 50 5 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 50 49 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:29 -1
     (nil))
(jump_insn 52 50 53 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 121 [ BufferSize ])
                        (const_int 0 [0]))
                    (label_ref:SI 79)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 79)
(note 53 52 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 76 6 (set (reg/f:SI 116 [ _31 ])
        (plus:SI (reg/v/f:SI 120 [ pDstBuffer ])
            (reg/v:SI 121 [ BufferSize ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 121 [ BufferSize ])
        (nil)))
(code_label 76 54 55 7 27 (nil) [1 uses])
(note 55 76 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 62 55 56 7 NOTE_INSN_DELETED)
(debug_insn 56 62 57 7 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) -1
     (nil))
(debug_insn 57 56 58 7 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 58 57 59 7 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 59 58 60 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:7 -1
     (nil))
(insn 60 59 64 7 (set (reg:SI 131 [ *psramaddress_28 ])
        (zero_extend:SI (mem/v:QI (post_inc:SI (reg/v/f:SI 119 [ pAddress ])) [0 *psramaddress_28+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:20 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg/v/f:SI 119 [ pAddress ])
        (nil)))
(insn 64 60 65 7 (set (mem:QI (post_inc:SI (reg/v/f:SI 120 [ pDstBuffer ])) [0 MEM[base: pdestbuff_26, offset: 0B]+0 S1 A8])
        (subreg:QI (reg:SI 131 [ *psramaddress_28 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":361:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ *psramaddress_28 ])
        (expr_list:REG_INC (reg/v/f:SI 120 [ pDstBuffer ])
            (nil))))
(debug_insn 65 64 67 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":362:7 -1
     (nil))
(debug_insn 67 65 68 7 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":362:16 -1
     (nil))
(debug_insn 68 67 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":363:7 -1
     (nil))
(debug_insn 70 68 71 7 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":363:19 -1
     (nil))
(debug_insn 71 70 72 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:41 -1
     (nil))
(debug_insn 72 71 73 7 (var_location:SI pdestbuff (reg/v/f:SI 120 [ pDstBuffer ])) -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 74 73 75 7 (var_location:SI size (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 75 74 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:29 -1
     (nil))
(insn 77 75 78 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 120 [ pDstBuffer ])
            (reg/f:SI 116 [ _31 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 78 77 79 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":359:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 76)
(code_label 79 78 80 8 26 (nil) [1 uses])
(note 80 79 81 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 86 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":367:5 -1
     (nil))
(insn 86 81 83 8 (set (reg:SI 134)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 83 86 84 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":367:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ state ])
        (nil)))
(debug_insn 84 83 85 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(debug_insn 85 84 88 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(insn 88 85 89 8 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":370:5 -1
     (nil))
(debug_insn 90 89 8 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":377:3 -1
     (nil))
(insn 8 90 130 8 (set (reg:SI 117 [ <retval> ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":377:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 130 8 131 8 (set (pc)
        (label_ref 91)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":377:10 284 {*arm_jump}
     (nil)
 -> 91)
(barrier 131 130 103)
(code_label 103 131 102 9 28 (nil) [1 uses])
(note 102 103 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 102 132 9 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":374:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 132 7 133 9 (set (pc)
        (label_ref 91)) 284 {*arm_jump}
     (nil)
 -> 91)
(barrier 133 132 107)
(code_label 107 133 106 10 29 (nil) [1 uses])
(note 106 107 9 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 9 106 91 10 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":353:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 91 9 92 11 25 (nil) [2 uses])
(note 92 91 97 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 97 92 98 11 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":378:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 98 97 134 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":378:1 -1
     (nil))
(note 134 98 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_8b (HAL_SRAM_Write_8b, funcdef_no=336, decl_uid=9257, cgraph_uid=340, symbol_order=339)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
scanning new insn with uid = 119.
rescanning insn with uid = 101.
verify found no changes in insn with uid = 119.
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;;
;; Loop 1
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;; 2 succs { 3 8 }
;; 3 succs { 9 4 }
;; 4 succs { 5 7 }
;; 5 succs { 6 }
;; 6 succs { 6 7 }
;; 7 succs { 10 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 137 uninteresting
Reg 118: def dominates all uses has unique first use
Reg 138: local to bb 2 def dominates all uses has unique first use
Reg 124: local to bb 2 def dominates all uses has unique first use
Reg 139: local to bb 2 def dominates all uses has unique first use
Reg 140: local to bb 2 def dominates all uses has unique first use
Reg 121: def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 125 uninteresting
Reg 128 uninteresting
Reg 116: def dominates all uses has unique first use
Reg 133: local to bb 7 def dominates all uses has unique first use
Reg 131 uninteresting
Reg 113 not local to one basic block
Reg 116 not local to one basic block
Reg 118 not local to one basic block
Reg 121 not local to one basic block
Found def insn 19 for 124 to be not moveable
Ignoring reg 133 with equiv init insn
Found def insn 111 for 138 to be not moveable
Found def insn 112 for 139 to be not moveable
Found def insn 113 for 140 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;;
;; Loop 1
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;; 2 succs { 3 8 }
;; 3 succs { 9 4 }
;; 4 succs { 5 7 }
;; 5 succs { 6 }
;; 6 succs { 6 7 }
;; 7 succs { 10 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 128: (insn_list:REG_DEP_TRUE 37 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 74 (nil))
init_insns for 133: (insn_list:REG_DEP_TRUE 79 (nil))

Pass 1 for finding pseudo/allocno costs

    r140: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11280,11280 VFP_LO_REGS:11280,11280 ALL_REGS:7515,7515 MEM:7520,7520
  a1(r133,l0) costs: GENERAL_REGS:0,0 MEM:3300,3300
  a2(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:16005,16005 VFP_LO_REGS:16005,16005 ALL_REGS:16005,16005 MEM:10670,10670
  a3(r131,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a4(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,14805 VFP_LO_REGS:1455,14805 ALL_REGS:1455,14805 MEM:970,9870
  a5(r121,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:6870,6870 VFP_LO_REGS:6870,6870 ALL_REGS:6870,6870 MEM:4580,4580
  a6(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5220,45270 VFP_LO_REGS:5220,45270 ALL_REGS:5220,45270 MEM:3480,30180
  a7(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3765,30465 VFP_LO_REGS:3765,30465 ALL_REGS:3765,30465 MEM:2510,20310
  a8(r128,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a9(r113,l0) costs: GENERAL_REGS:0,0 MEM:3610,3610
  a10(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a11(r124,l0) costs: GENERAL_REGS:0,0 MEM:7530,7530
  a12(r140,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a13(r139,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a14(r138,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a15(r137,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a16(r116,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a17(r118,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a18(r119,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:40050,40050 VFP_LO_REGS:40050,40050 ALL_REGS:40050,40050 MEM:26700,26700
  a19(r120,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a20(r115,l1) costs: GENERAL_REGS:0,0 MEM:17800,17800

   Insn 91(l0): point = 0
   Insn 90(l0): point = 2
   Insn 9(l0): point = 5
   Insn 116(l0): point = 8
   Insn 7(l0): point = 10
   Insn 114(l0): point = 13
   Insn 8(l0): point = 15
   Insn 81(l0): point = 17
   Insn 76(l0): point = 19
   Insn 74(l0): point = 21
   Insn 79(l0): point = 23
   Insn 48(l0): point = 26
   Insn 46(l0): point = 29
   Insn 39(l0): point = 31
   Insn 37(l0): point = 33
   Insn 34(l0): point = 35
   Insn 29(l0): point = 38
   Insn 28(l0): point = 40
   Insn 27(l0): point = 42
   Insn 23(l0): point = 45
   Insn 22(l0): point = 47
   Insn 21(l0): point = 49
   Insn 5(l0): point = 51
   Insn 4(l0): point = 53
   Insn 3(l0): point = 55
   Insn 113(l0): point = 57
   Insn 112(l0): point = 59
   Insn 19(l0): point = 61
   Insn 111(l0): point = 63
   Insn 2(l0): point = 65
   Insn 110(l0): point = 67
   Insn 70(l1): point = 70
   Insn 69(l1): point = 72
   Insn 56(l1): point = 74
   Insn 54(l1): point = 76
 a0(r117): [13..15] [8..10] [3..5]
 a1(r133): [16..23]
 a2(r118): [18..65]
 a3(r131): [20..21]
 a4(r116): [26..26]
 a5(r121): [27..51]
 a6(r119): [26..55]
 a7(r120): [26..53]
 a8(r128): [32..33]
 a9(r113): [36..49]
 a10(r125): [41..42]
 a11(r124): [48..61]
 a12(r140): [52..57]
 a13(r139): [54..59]
 a14(r138): [56..63]
 a15(r137): [66..67]
 a16(r116): [70..78]
 a17(r118): [70..78]
 a18(r119): [70..78]
 a19(r120): [70..78]
 a20(r115): [75..76]
      Moving ranges of a19r120 to a7r120:  [70..78]
      Moving ranges of a18r119 to a6r119:  [70..78]
      Moving ranges of a17r118 to a2r118:  [70..78]
      Moving ranges of a16r116 to a4r116:  [70..78]
 Rebuilding regno allocno list for 115
Compressing live ranges: from 79 to 25 - 31%
Ranges after the compression:
 a0(r117): [0..5]
 a1(r133): [6..7]
 a2(r118): [23..24] [6..20]
 a3(r131): [6..7]
 a4(r116): [23..24] [8..8]
 a5(r121): [9..14]
 a6(r119): [23..24] [8..18]
 a7(r120): [23..24] [8..16]
 a8(r128): [9..10]
 a9(r113): [11..14]
 a10(r125): [11..12]
 a11(r124): [13..20]
 a12(r140): [15..20]
 a13(r139): [17..20]
 a14(r138): [19..20]
 a15(r137): [21..22]
 a20(r115): [23..24]
+++Allocating 128 bytes for conflict table (uncompressed size 168)
;; a0(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r133,l0) conflicts: a3(r131,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a1(r133,l0) a3(r131,l0) a4(r116,l0) a6(r119,l0) a7(r120,l0) a8(r128,l0) a5(r121,l0) a10(r125,l0) a9(r113,l0) a11(r124,l0) a12(r140,l0) a13(r139,l0) a14(r138,l0) a20(r115,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a3(r131,l0) conflicts: a1(r133,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r116,l0) conflicts: a2(r118,l0) a6(r119,l0) a7(r120,l0) a20(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r121,l0) conflicts: a2(r118,l0) a6(r119,l0) a7(r120,l0) a8(r128,l0) a10(r125,l0) a9(r113,l0) a11(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r119,l0) conflicts: a2(r118,l0) a4(r116,l0) a7(r120,l0) a8(r128,l0) a5(r121,l0) a10(r125,l0) a9(r113,l0) a11(r124,l0) a12(r140,l0) a13(r139,l0) a20(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r120,l0) conflicts: a2(r118,l0) a4(r116,l0) a6(r119,l0) a8(r128,l0) a5(r121,l0) a10(r125,l0) a9(r113,l0) a11(r124,l0) a12(r140,l0) a20(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r128,l0) conflicts: a2(r118,l0) a6(r119,l0) a7(r120,l0) a5(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r113,l0) conflicts: a2(r118,l0) a6(r119,l0) a7(r120,l0) a5(r121,l0) a10(r125,l0) a11(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r125,l0) conflicts: a2(r118,l0) a6(r119,l0) a7(r120,l0) a5(r121,l0) a9(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r124,l0) conflicts: a2(r118,l0) a6(r119,l0) a7(r120,l0) a5(r121,l0) a9(r113,l0) a12(r140,l0) a13(r139,l0) a14(r138,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a12(r140,l0) conflicts: a2(r118,l0) a6(r119,l0) a7(r120,l0) a11(r124,l0) a13(r139,l0) a14(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r139,l0) conflicts: a2(r118,l0) a6(r119,l0) a11(r124,l0) a12(r140,l0) a14(r138,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a14(r138,l0) conflicts: a2(r118,l0) a11(r124,l0) a12(r140,l0) a13(r139,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a15(r137,l0) conflicts:
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a20(r115,l0) conflicts: a2(r118,l0) a4(r116,l0) a6(r119,l0) a7(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r117)<->a1(r133)@110:move
  cp1:a4(r116)<->a5(r121)@12:shuffle
  cp2:a2(r118)<->a15(r137)@251:move
  cp3:a6(r119)<->a14(r138)@251:move
  cp4:a7(r120)<->a13(r139)@251:move
  cp5:a5(r121)<->a12(r140)@251:move
  pref0:a0(r117)<-hr0@502
  pref1:a15(r137)<-hr0@502
  pref2:a14(r138)<-hr1@502
  pref3:a13(r139)<-hr2@502
  pref4:a12(r140)<-hr3@502
  regions=2, blocks=11, points=25
    allocnos=21 (big 0), copies=6, conflicts=0, ranges=21

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 10 9 8 7 6 5 4 3 2
    all: 0r117 1r133 2r118 3r131 4r116 5r121 6r119 7r120 8r128 9r113 10r125 11r124 12r140 13r139 14r138 15r137 20r115
    modified regnos: 113 115 116 117 118 119 120 121 124 125 128 131 133 137 138 139 140
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@251312
          2:( 0-2 4-12 14)@29116
            3:( 0-1 4-12 14)@44176
              4:( 0 4-12 14)@50456
      Allocno a0r117 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a3r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r124 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15-106)
      Allocno a12r140 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a13r139 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15 48-106)
      Allocno a14r138 of ALL_REGS(46) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15 48-106)
      Allocno a15r137 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15 48-106)
      Allocno a20r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 3:a6r119-a14r138 (freq=251):
        Result (freq=3520): a6r119(3018) a14r138(502)
      Forming thread by copy 4:a7r120-a13r139 (freq=251):
        Result (freq=2533): a7r120(2031) a13r139(502)
      Forming thread by copy 5:a5r121-a12r140 (freq=251):
        Result (freq=960): a5r121(458) a12r140(502)
      Forming thread by copy 0:a0r117-a1r133 (freq=110):
        Result (freq=831): a0r117(501) a1r133(330)
      Forming thread by copy 1:a4r116-a5r121 (freq=12):
        Result (freq=1947): a4r116(987) a5r121(458) a12r140(502)
      Pushing a8(r128,l0)(cost 0)
      Pushing a3(r131,l0)(cost 0)
      Pushing a10(r125,l0)(cost 0)
      Pushing a9(r113,l0)(cost 0)
      Forming thread by copy 2:a2r118-a15r137 (freq=251):
        Result (freq=1569): a2r118(1067) a15r137(502)
        Making a2(r118,l0) colorable
      Pushing a15(r137,l0)(cost 0)
      Pushing a11(r124,l0)(cost 0)
      Pushing a1(r133,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a2(r118,l0)(cost 10670)
      Pushing a20(r115,l0)(cost 0)
      Pushing a5(r121,l0)(cost 0)
      Pushing a12(r140,l0)(cost 0)
      Pushing a4(r116,l0)(cost 0)
      Pushing a13(r139,l0)(cost 0)
      Pushing a7(r120,l0)(cost 0)
      Pushing a14(r138,l0)(cost 0)
      Pushing a6(r119,l0)(cost 0)
      Popping a6(r119,l0)  -- assign reg 1
      Popping a14(r138,l0)  -- assign reg 1
      Popping a7(r120,l0)  -- assign reg 2
      Popping a13(r139,l0)  -- assign reg 2
      Popping a4(r116,l0)  -- assign reg 3
      Popping a12(r140,l0)  -- assign reg 3
      Popping a5(r121,l0)  -- assign reg 3
      Popping a20(r115,l0)  -- assign reg 12
      Popping a2(r118,l0)  -- assign reg 0
      Popping a0(r117,l0)  -- assign reg 0
      Popping a1(r133,l0)  -- assign reg 3
      Popping a11(r124,l0)  -- assign reg 12
      Popping a15(r137,l0)  -- assign reg 0
      Popping a9(r113,l0)  -- assign reg 14
      Popping a10(r125,l0)  -- assign reg 12
      Popping a3(r131,l0)  -- assign reg 2
      Popping a8(r128,l0)  -- assign reg 12
Disposition:
    9:r113 l0    14   20:r115 l0    12    4:r116 l0     3    0:r117 l0     0
    2:r118 l0     0    6:r119 l0     1    7:r120 l0     2    5:r121 l0     3
   11:r124 l0    12   10:r125 l0    12    8:r128 l0    12    3:r131 l0     2
    1:r133 l0     3   15:r137 l0     0   14:r138 l0     1   13:r139 l0     2
   12:r140 l0     3
New iteration of spill/restore move
+++Costs: overall -35140, reg -35140, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_Write_8b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,2u} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={3d,1u} r118={1d,6u} r119={2d,8u} r120={2d,6u} r121={1d,2u} r124={1d,2u} r125={1d,1u} r128={1d,1u} r131={1d,1u} r133={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 137{51d,86u,0e} in 71{71 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 110 2 NOTE_INSN_FUNCTION_BEG)
(insn 110 6 2 2 (set (reg:SI 137)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 110 111 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 111 2 19 2 (set (reg:SI 138)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 19 111 112 2 (set (reg:SI 124 [ hsram_13(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 112 19 119 2 (set (reg:SI 139)
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(debug_insn 119 112 113 2 (var_location:SI D#4 (reg:SI 3 r3 [ BufferSize ])) -1
     (nil))
(insn 113 119 3 2 (set (reg:SI 140)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 113 4 2 (set (reg/v/f:SI 119 [ pAddress ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 4 3 101 2 (set (reg/v/f:SI 120 [ pSrcBuffer ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 101 4 12 2 (var_location:SI D#3 (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 12 101 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":392:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":393:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":393:17 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":394:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":394:12 -1
     (nil))
(debug_insn 17 16 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:3 -1
     (nil))
(insn 5 17 21 2 (set (reg/v:SI 121 [ BufferSize ])
        (reg:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":391:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(insn 21 5 22 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 124 [ hsram_13(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 21 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ hsram_13(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_13(D)->State ])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":397:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 125 [ hsram_13(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ hsram_13(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ hsram_13(D)->Lock ])
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 100)
(note 30 29 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 45 30 31 4 NOTE_INSN_DELETED)
(debug_insn 31 45 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(insn 34 31 35 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:5 -1
     (nil))
(insn 37 36 39 4 (set (reg:SI 128)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 39 37 40 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":403:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 -1
     (nil))
(debug_insn 41 40 42 4 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 42 41 43 4 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 43 42 44 4 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 44 43 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:29 -1
     (nil))
(jump_insn 46 44 47 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 121 [ BufferSize ])
                        (const_int 0 [0]))
                    (label_ref:SI 71)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 71)
(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 68 5 (set (reg/f:SI 116 [ _31 ])
        (plus:SI (reg/v/f:SI 119 [ pAddress ])
            (reg/v:SI 121 [ BufferSize ]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 121 [ BufferSize ])
        (nil)))
(code_label 68 48 49 6 41 (nil) [1 uses])
(note 49 68 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 6 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 51 50 52 6 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 52 51 53 6 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 53 52 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:7 -1
     (nil))
(insn 54 53 56 6 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (mem:QI (post_inc:SI (reg/v/f:SI 120 [ pSrcBuffer ])) [0 MEM[base: psrcbuff_29, offset: 0B]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:23 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg/v/f:SI 120 [ pSrcBuffer ])
        (nil)))
(insn 56 54 57 6 (set (mem/v:QI (post_inc:SI (reg/v/f:SI 119 [ pAddress ])) [0 *psramaddress_28+0 S1 A8])
        (subreg/s/v:QI (reg:SI 115 [ _3 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":408:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_INC (reg/v/f:SI 119 [ pAddress ])
            (nil))))
(debug_insn 57 56 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":409:7 -1
     (nil))
(debug_insn 59 57 60 6 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":409:15 -1
     (nil))
(debug_insn 60 59 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":410:7 -1
     (nil))
(debug_insn 62 60 63 6 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":410:19 -1
     (nil))
(debug_insn 63 62 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:41 -1
     (nil))
(debug_insn 64 63 65 6 (var_location:SI psrcbuff (reg/v/f:SI 120 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 65 64 66 6 (var_location:SI psramaddress (reg/v/f:SI 119 [ pAddress ])) -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI size (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 67 66 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:29 -1
     (nil))
(insn 69 67 70 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 119 [ pAddress ])
            (reg/f:SI 116 [ _31 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":406:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 68)
(code_label 71 70 72 7 40 (nil) [1 uses])
(note 72 71 73 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:5 -1
     (nil))
(insn 79 73 74 7 (set (reg:SI 133)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 74 79 76 7 (set (reg:SI 131)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 76 74 77 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":414:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(debug_insn 78 77 81 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(insn 81 78 82 7 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":417:5 -1
     (nil))
(debug_insn 83 82 8 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":424:3 -1
     (nil))
(insn 8 83 114 7 (set (reg:SI 117 [ <retval> ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":424:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 114 8 115 7 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":424:10 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 115 114 96)
(code_label 96 115 95 8 42 (nil) [1 uses])
(note 95 96 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 95 116 8 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":421:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 116 7 117 8 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 117 116 100)
(code_label 100 117 99 9 43 (nil) [1 uses])
(note 99 100 9 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 9 99 84 9 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":400:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 84 9 85 10 39 (nil) [2 uses])
(note 85 84 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 90 85 91 10 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":425:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 91 90 118 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":425:1 -1
     (nil))
(note 118 91 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_16b (HAL_SRAM_Read_16b, funcdef_no=337, decl_uid=9262, cgraph_uid=341, symbol_order=340)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 19 count 15 (  1.1)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13
;;
;; Loop 1
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;; 2 succs { 4 3 }
;; 3 succs { 4 11 }
;; 4 succs { 12 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 13 }
;; 11 succs { 13 }
;; 12 succs { 13 }
;; 13 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 150 uninteresting
Reg 128: def dominates all uses has unique first use
Reg 151: local to bb 2 def dominates all uses has unique first use
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 152: local to bb 2 def dominates all uses has unique first use
Reg 153: local to bb 2 def dominates all uses has unique first use
Reg 123 uninteresting (no unique first use)
Reg 135 uninteresting
Reg 136 uninteresting
Reg 138 uninteresting
Reg 124 uninteresting (no unique first use)
Reg 115: local to bb 7 def dominates all uses has unique first use
Reg 143: local to bb 7 def dominates all uses has unique first use
Reg 120 uninteresting
Reg 147: local to bb 10 def dominates all uses has unique first use
Found def insn 68 for 115 to be not moveable
Reg 128 not local to one basic block
Found def insn 20 for 134 to be not moveable
Examining insn 76, def for 143
  all ok
Ignoring reg 147 with equiv init insn
Found def insn 151 for 151 to be not moveable
Found def insn 152 for 152 to be not moveable
Found def insn 153 for 153 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13
;;
;; Loop 1
;;  header 7, latch 7
;;  depth 1, outer 0
;;  nodes: 7
;; 2 succs { 4 3 }
;; 3 succs { 4 11 }
;; 4 succs { 12 5 }
;; 5 succs { 6 8 }
;; 6 succs { 7 }
;; 7 succs { 7 8 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 13 }
;; 11 succs { 13 }
;; 12 succs { 13 }
;; 13 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 136: (insn_list:REG_DEP_TRUE 39 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 44 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 111 (nil))

Pass 1 for finding pseudo/allocno costs

    r153: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r152: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a20 (r124,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r127,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8400,8400 VFP_LO_REGS:8400,8400 ALL_REGS:5595,5595 MEM:5600,5600
  a1(r147,l0) costs: GENERAL_REGS:0,0 MEM:3300,3300
  a2(r128,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14085,14085 VFP_LO_REGS:14085,14085 ALL_REGS:14085,14085 MEM:9390,9390
  a3(r123,l0) costs: GENERAL_REGS:0,0 MEM:4200,4200
  a4(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5085,18435 VFP_LO_REGS:5085,18435 ALL_REGS:5085,18435 MEM:3390,12290
  a5(r120,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a6(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3630,43680 VFP_LO_REGS:3630,43680 ALL_REGS:3630,43680 MEM:2420,29120
  a7(r124,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,16650 VFP_LO_REGS:3300,16650 ALL_REGS:3300,16650 MEM:2200,11100
  a8(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,68205 VFP_LO_REGS:1455,68205 ALL_REGS:1455,68205 MEM:970,45470
  a9(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6105,46155 VFP_LO_REGS:6105,46155 ALL_REGS:6105,46155 MEM:4070,30770
  a10(r138,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a11(r136,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a12(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a13(r134,l0) costs: GENERAL_REGS:0,0 MEM:5610,5610
  a14(r153,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a15(r152,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a16(r151,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a17(r150,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a18(r122,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:66750,66750 VFP_LO_REGS:66750,66750 ALL_REGS:66750,66750 MEM:44500,44500
  a19(r123,l1) costs: GENERAL_REGS:0,0 MEM:0,0
  a20(r124,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a21(r128,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a22(r129,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:40050,40050 VFP_LO_REGS:40050,40050 ALL_REGS:40050,40050 MEM:26700,26700
  a23(r131,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:40050,40050 VFP_LO_REGS:40050,40050 ALL_REGS:40050,40050 MEM:26700,26700
  a24(r130,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a25(r143,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a26(r115,l1) costs: LO_REGS:0,0 HI_REGS:1780,1780 CALLER_SAVE_REGS:1780,1780 EVEN_REG:1780,1780 GENERAL_REGS:1780,1780 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a27(r117,l1) costs: LO_REGS:0,0 HI_REGS:1780,1780 CALLER_SAVE_REGS:1780,1780 EVEN_REG:1780,1780 GENERAL_REGS:1780,1780 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800

   Insn 123(l0): point = 0
   Insn 122(l0): point = 2
   Insn 9(l0): point = 5
   Insn 156(l0): point = 8
   Insn 7(l0): point = 10
   Insn 154(l0): point = 13
   Insn 8(l0): point = 15
   Insn 113(l0): point = 17
   Insn 108(l0): point = 19
   Insn 111(l0): point = 21
   Insn 103(l0): point = 24
   Insn 101(l0): point = 26
   Insn 98(l0): point = 29
   Insn 61(l0): point = 32
   Insn 59(l0): point = 35
   Insn 58(l0): point = 37
   Insn 50(l0): point = 39
   Insn 46(l0): point = 41
   Insn 44(l0): point = 43
   Insn 41(l0): point = 45
   Insn 39(l0): point = 47
   Insn 36(l0): point = 50
   Insn 35(l0): point = 52
   Insn 34(l0): point = 54
   Insn 29(l0): point = 57
   Insn 28(l0): point = 59
   Insn 26(l0): point = 62
   Insn 25(l0): point = 64
   Insn 22(l0): point = 66
   Insn 5(l0): point = 68
   Insn 4(l0): point = 70
   Insn 3(l0): point = 72
   Insn 153(l0): point = 74
   Insn 152(l0): point = 76
   Insn 20(l0): point = 78
   Insn 151(l0): point = 80
   Insn 2(l0): point = 82
   Insn 150(l0): point = 84
   Insn 93(l1): point = 87
   Insn 92(l1): point = 89
   Insn 90(l1): point = 91
   Insn 69(l1): point = 93
   Insn 78(l1): point = 95
   Insn 71(l1): point = 97
   Insn 76(l1): point = 99
   Insn 85(l1): point = 101
   Insn 75(l1): point = 103
   Insn 68(l1): point = 105
 a0(r127): [13..15] [8..10] [3..5]
 a1(r147): [16..21]
 a2(r128): [18..82]
 a3(r123): [20..66]
 a4(r130): [33..70] [25..31]
 a5(r120): [25..26]
 a6(r129): [27..72]
 a7(r124): [30..39]
 a8(r122): [32..32]
 a9(r131): [32..68]
 a10(r138): [42..43]
 a11(r136): [46..47]
 a12(r135): [53..54]
 a13(r134): [65..78]
 a14(r153): [69..74]
 a15(r152): [71..76]
 a16(r151): [73..80]
 a17(r150): [83..84]
 a18(r122): [87..107]
 a19(r123): [87..107]
 a20(r124): [87..107]
 a21(r128): [87..107]
 a22(r129): [87..107]
 a23(r131): [87..107]
 a24(r130): [87..93]
 a25(r143): [96..99]
 a26(r115): [98..105]
 a27(r117): [100..103]
 Rebuilding regno allocno list for 143
      Moving ranges of a23r131 to a9r131:  [87..107]
      Moving ranges of a24r130 to a4r130:  [87..93]
      Moving ranges of a22r129 to a6r129:  [87..107]
      Moving ranges of a21r128 to a2r128:  [87..107]
      Moving ranges of a20r124 to a7r124:  [87..107]
      Moving ranges of a19r123 to a3r123:  [87..107]
      Moving ranges of a18r122 to a8r122:  [87..107]
 Rebuilding regno allocno list for 117
 Rebuilding regno allocno list for 115
Compressing live ranges: from 108 to 37 - 34%
Ranges after the compression:
 a0(r127): [0..5]
 a1(r147): [6..7]
 a2(r128): [31..36] [6..28]
 a3(r123): [31..36] [6..22]
 a4(r130): [31..32] [13..24] [8..11]
 a5(r120): [8..9]
 a6(r129): [31..36] [10..26]
 a7(r124): [31..36] [10..14]
 a8(r122): [31..36] [12..12]
 a9(r131): [31..36] [12..22]
 a10(r138): [15..16]
 a11(r136): [17..18]
 a12(r135): [19..20]
 a13(r134): [21..28]
 a14(r153): [23..28]
 a15(r152): [25..28]
 a16(r151): [27..28]
 a17(r150): [29..30]
 a25(r143): [33..34]
 a26(r115): [33..36]
 a27(r117): [35..36]
+++Allocating 160 bytes for conflict table (uncompressed size 224)
;; a0(r127,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r147,l0) conflicts: a2(r128,l0) a3(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r128,l0) conflicts: a1(r147,l0) a3(r123,l0) a5(r120,l0) a4(r130,l0) a6(r129,l0) a7(r124,l0) a8(r122,l0) a9(r131,l0) a10(r138,l0) a11(r136,l0) a12(r135,l0) a13(r134,l0) a14(r153,l0) a15(r152,l0) a16(r151,l0) a25(r143,l0) a26(r115,l0) a27(r117,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a3(r123,l0) conflicts: a1(r147,l0) a2(r128,l0) a5(r120,l0) a4(r130,l0) a6(r129,l0) a7(r124,l0) a8(r122,l0) a9(r131,l0) a10(r138,l0) a11(r136,l0) a12(r135,l0) a13(r134,l0) a25(r143,l0) a26(r115,l0) a27(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r130,l0) conflicts: a2(r128,l0) a3(r123,l0) a5(r120,l0) a6(r129,l0) a7(r124,l0) a8(r122,l0) a9(r131,l0) a10(r138,l0) a11(r136,l0) a12(r135,l0) a13(r134,l0) a14(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r120,l0) conflicts: a2(r128,l0) a3(r123,l0) a4(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r129,l0) conflicts: a2(r128,l0) a3(r123,l0) a4(r130,l0) a7(r124,l0) a8(r122,l0) a9(r131,l0) a10(r138,l0) a11(r136,l0) a12(r135,l0) a13(r134,l0) a14(r153,l0) a15(r152,l0) a25(r143,l0) a26(r115,l0) a27(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r124,l0) conflicts: a2(r128,l0) a3(r123,l0) a4(r130,l0) a6(r129,l0) a8(r122,l0) a9(r131,l0) a25(r143,l0) a26(r115,l0) a27(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r122,l0) conflicts: a2(r128,l0) a3(r123,l0) a4(r130,l0) a6(r129,l0) a7(r124,l0) a9(r131,l0) a25(r143,l0) a26(r115,l0) a27(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r131,l0) conflicts: a2(r128,l0) a3(r123,l0) a4(r130,l0) a6(r129,l0) a7(r124,l0) a8(r122,l0) a10(r138,l0) a11(r136,l0) a12(r135,l0) a13(r134,l0) a25(r143,l0) a26(r115,l0) a27(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r138,l0) conflicts: a2(r128,l0) a3(r123,l0) a4(r130,l0) a6(r129,l0) a9(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r136,l0) conflicts: a2(r128,l0) a3(r123,l0) a4(r130,l0) a6(r129,l0) a9(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r135,l0) conflicts: a2(r128,l0) a3(r123,l0) a4(r130,l0) a6(r129,l0) a9(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r134,l0) conflicts: a2(r128,l0) a3(r123,l0) a4(r130,l0) a6(r129,l0) a9(r131,l0) a14(r153,l0) a15(r152,l0) a16(r151,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a14(r153,l0) conflicts: a2(r128,l0) a4(r130,l0) a6(r129,l0) a13(r134,l0) a15(r152,l0) a16(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r152,l0) conflicts: a2(r128,l0) a6(r129,l0) a13(r134,l0) a14(r153,l0) a16(r151,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a16(r151,l0) conflicts: a2(r128,l0) a13(r134,l0) a14(r153,l0) a15(r152,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a17(r150,l0) conflicts:
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a25(r143,l0) conflicts: a2(r128,l0) a3(r123,l0) a6(r129,l0) a7(r124,l0) a8(r122,l0) a9(r131,l0) a26(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r115,l0) conflicts: a2(r128,l0) a3(r123,l0) a6(r129,l0) a7(r124,l0) a8(r122,l0) a9(r131,l0) a25(r143,l0) a27(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r117,l0) conflicts: a2(r128,l0) a3(r123,l0) a6(r129,l0) a7(r124,l0) a8(r122,l0) a9(r131,l0) a26(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r127)<->a1(r147)@110:move
  cp1:a25(r143)<->a27(r117)@111:shuffle
  cp2:a2(r128)<->a17(r150)@187:move
  cp3:a6(r129)<->a16(r151)@187:move
  cp4:a4(r130)<->a15(r152)@187:move
  cp5:a9(r131)<->a14(r153)@187:move
  pref0:a0(r127)<-hr0@374
  pref1:a17(r150)<-hr0@374
  pref2:a16(r151)<-hr1@374
  pref3:a15(r152)<-hr2@374
  pref4:a14(r153)<-hr3@374
  regions=2, blocks=14, points=37
    allocnos=28 (big 0), copies=6, conflicts=0, ranges=29

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r127 1r147 2r128 3r123 4r130 5r120 6r129 7r124 8r122 9r131 10r138 11r136 12r135 13r134 14r153 15r152 16r151 17r150 25r143 26r115 27r117
    modified regnos: 115 117 120 122 123 124 127 128 129 130 131 134 135 136 138 143 147 150 151 152 153
    border:
    Pressure: GENERAL_REGS=8
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@438664
          2:( 0-2 4-12 14)@21692
            3:( 0-1 4-12 14)@32912
              4:( 0 4-12 14)@40472
      Allocno a0r127 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r128 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a3r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r134 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15-106)
      Allocno a14r153 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a15r152 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15 48-106)
      Allocno a16r151 of ALL_REGS(46) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15 48-106)
      Allocno a17r150 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15 48-106)
      Allocno a25r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 4:a4r130-a15r152 (freq=187):
        Result (freq=1603): a4r130(1229) a15r152(374)
      Forming thread by copy 5:a9r131-a14r153 (freq=187):
        Result (freq=3451): a9r131(3077) a14r153(374)
      Forming thread by copy 1:a25r143-a27r117 (freq=111):
        Result (freq=3560): a25r143(1780) a27r117(1780)
      Forming thread by copy 0:a0r127-a1r147 (freq=110):
        Result (freq=703): a0r127(373) a1r147(330)
      Pushing a5(r120,l0)(cost 0)
      Pushing a11(r136,l0)(cost 0)
        Making a3(r123,l0) colorable
      Pushing a10(r138,l0)(cost 0)
      Forming thread by copy 3:a6r129-a16r151 (freq=187):
        Result (freq=3286): a6r129(2912) a16r151(374)
        Making a6(r129,l0) colorable
      Pushing a12(r135,l0)(cost 0)
      Pushing a17(r150,l0)(cost 0)
      Pushing a16(r151,l0)(cost 0)
      Pushing a3(r123,l0)(cost 4200)
      Pushing a13(r134,l0)(cost 0)
      Pushing a1(r147,l0)(cost 0)
      Forming thread by copy 2:a2r128-a17r150 (freq=187):
        Result (freq=1313): a2r128(939) a17r150(374)
        Making a2(r128,l0) colorable
      Pushing a0(r127,l0)(cost 0)
      Pushing a7(r124,l0)(cost 0)
      Pushing a2(r128,l0)(cost 9390)
      Pushing a15(r152,l0)(cost 0)
      Pushing a4(r130,l0)(cost 0)
      Pushing a26(r115,l0)(cost 0)
      Pushing a6(r129,l0)(cost 29120)
      Pushing a14(r153,l0)(cost 0)
      Pushing a9(r131,l0)(cost 0)
      Pushing a27(r117,l0)(cost 0)
      Pushing a25(r143,l0)(cost 0)
      Pushing a8(r122,l0)(cost 0)
      Popping a8(r122,l0)  -- assign reg 12
      Popping a25(r143,l0)  -- assign reg 2
      Popping a27(r117,l0)  -- assign reg 2
      Popping a9(r131,l0)  -- assign reg 3
      Popping a14(r153,l0)  -- assign reg 3
      Popping a6(r129,l0)  -- assign reg 1
      Popping a26(r115,l0)  -- assign reg 4
      Popping a4(r130,l0)  -- assign reg 2
      Popping a15(r152,l0)  -- assign reg 2
      Popping a2(r128,l0)  -- assign reg 0
      Popping a7(r124,l0)  -- assign reg 5
      Popping a0(r127,l0)  -- assign reg 0
      Popping a1(r147,l0)  -- assign reg 3
      Popping a13(r134,l0)  -- assign reg 4
      Popping a3(r123,l0)  -- assign reg 14
      Popping a16(r151,l0)  -- assign reg 1
      Popping a17(r150,l0)  -- assign reg 0
      Popping a12(r135,l0)  -- assign reg 4
      Popping a10(r138,l0)  -- assign reg 4
      Popping a11(r136,l0)  -- assign reg 4
      Popping a5(r120,l0)  -- assign reg 3
Disposition:
   26:r115 l0     4   27:r117 l0     2    5:r120 l0     3    8:r122 l0    12
    3:r123 l0    14    7:r124 l0     5    0:r127 l0     0    2:r128 l0     0
    6:r129 l0     1    4:r130 l0     2    9:r131 l0     3   13:r134 l0     4
   12:r135 l0     4   11:r136 l0     4   10:r138 l0     4   25:r143 l0     2
    1:r147 l0     3   17:r150 l0     0   16:r151 l0     1   15:r152 l0     2
   14:r153 l0     3
New iteration of spill/restore move
+++Costs: overall -26180, reg -26180, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_Read_16b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,5u} r102={1d,13u} r103={1d,12u} r115={1d,1u} r117={1d,1u} r120={1d,1u} r122={2d,7u} r123={1d,3u} r124={1d,3u} r127={3d,1u} r128={1d,6u} r129={2d,8u} r130={2d,4u} r131={2d,7u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r143={1d,1u} r147={1d,2u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 175{59d,116u,0e} in 93{93 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":439:3 -1
     (nil))
(debug_insn 13 12 150 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":440:3 -1
     (nil))
(insn 150 13 2 2 (set (reg:SI 150)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 150 151 2 (set (reg/v/f:SI 128 [ hsram ])
        (reg:SI 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 151 2 20 2 (set (reg:SI 151)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 20 151 152 2 (set (reg:SI 134 [ hsram_23(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 152 20 153 2 (set (reg:SI 152)
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(insn 153 152 3 2 (set (reg:SI 153)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 153 14 2 (set (reg/v/f:SI 129 [ pAddress ])
        (reg:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 14 3 15 2 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":440:18 -1
     (nil))
(debug_insn 15 14 4 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":441:3 -1
     (nil))
(insn 4 15 16 2 (set (reg/v/f:SI 130 [ pDstBuffer ])
        (reg:SI 152)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(debug_insn 16 4 17 2 (var_location:SI pdestbuff (reg/v/f:SI 130 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":441:13 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":442:3 -1
     (nil))
(debug_insn 18 17 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:3 -1
     (nil))
(insn 5 18 22 2 (set (reg/v:SI 131 [ BufferSize ])
        (reg:SI 153)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":438:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(insn 22 5 23 2 (set (reg/v:SI 123 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 134 [ hsram_23(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 23 22 24 2 (var_location:QI state (subreg:QI (reg/v:SI 123 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":443:25 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:3 -1
     (nil))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ hsram_23(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ hsram_23(D)->State ])
        (nil)))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 30)
(note 27 26 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 123 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":446:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 128)
(code_label 30 29 31 4 53 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(insn 34 33 35 4 (set (reg:SI 135 [ hsram_23(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 35 34 36 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ hsram_23(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ hsram_23(D)->Lock ])
        (nil)))
(jump_insn 36 35 37 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 132)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 132)
(note 37 36 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 49 37 38 5 NOTE_INSN_DELETED)
(debug_insn 38 49 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(insn 39 38 41 5 (set (reg:SI 136)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 41 39 42 5 (set (mem:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:5 -1
     (nil))
(insn 44 43 46 5 (set (reg:SI 138)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 46 44 47 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 138) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":452:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(debug_insn 47 46 50 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:5 -1
     (nil))
(insn 50 47 51 5 (set (reg/v:SI 124 [ limit ])
        (and:SI (reg/v:SI 131 [ BufferSize ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 51 50 52 5 (var_location:QI limit (subreg:QI (reg/v:SI 124 [ limit ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":455:11 -1
     (nil))
(debug_insn 52 51 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 -1
     (nil))
(debug_insn 53 52 54 5 (var_location:SI pdestbuff (reg/v/f:SI 130 [ pDstBuffer ])) -1
     (nil))
(debug_insn 54 53 55 5 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI size (reg/v:SI 131 [ BufferSize ])) -1
     (nil))
(debug_insn 56 55 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:29 -1
     (nil))
(insn 58 56 59 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 131 [ BufferSize ])
                        (const_int -2 [0xfffffffffffffffe]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 59 58 60 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 94)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 94)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 91 6 (set (reg:SI 122 [ ivtmp.84 ])
        (plus:SI (reg/v/f:SI 130 [ pDstBuffer ])
            (const_int 4 [0x4]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ pDstBuffer ])
        (nil)))
(code_label 91 61 62 7 56 (nil) [1 uses])
(note 62 91 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 7 (var_location:SI D#5 (plus:SI (reg:SI 122 [ ivtmp.84 ])
        (const_int -4 [0xfffffffffffffffc]))) -1
     (nil))
(debug_insn 64 63 65 7 (var_location:SI pdestbuff (debug_expr:SI D#5)) -1
     (nil))
(debug_insn 65 64 66 7 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) -1
     (nil))
(debug_insn 66 65 67 7 (var_location:SI size (reg/v:SI 131 [ BufferSize ])) -1
     (nil))
(debug_insn 67 66 68 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:7 -1
     (nil))
(insn 68 67 75 7 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/v/f:SI 129 [ pAddress ]) [5 *psramaddress_41+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 68 85 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (post_inc:SI (reg/v/f:SI 129 [ pAddress ])) [5 *psramaddress_41+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 129 [ pAddress ])
        (nil)))
(insn 85 75 76 7 (set (reg/v:SI 131 [ BufferSize ])
        (plus:SI (reg/v:SI 131 [ BufferSize ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:49 7 {*arm_addsi3}
     (nil))
(insn 76 85 71 7 (set (reg:SI 143)
        (lshiftrt:SI (reg:SI 117 [ _5 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:63 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 71 76 72 7 (set (mem:HI (plus:SI (reg:SI 122 [ ivtmp.84 ])
                (const_int -4 [0xfffffffffffffffc])) [7 MEM[base: _19, offset: 4294967292B]+0 S2 A16])
        (subreg:HI (reg:SI 115 [ _3 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":460:20 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 72 71 73 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":461:7 -1
     (nil))
(debug_insn 73 72 74 7 (var_location:SI pdestbuff (plus:SI (debug_expr:SI D#5)
        (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":461:16 -1
     (nil))
(debug_insn 74 73 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:7 -1
     (nil))
(insn 78 74 79 7 (set (mem:HI (plus:SI (reg:SI 122 [ ivtmp.84 ])
                (const_int -2 [0xfffffffffffffffe])) [7 MEM[base: _19, offset: 4294967294B]+0 S2 A16])
        (subreg:HI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":462:20 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 79 78 80 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":463:7 -1
     (nil))
(debug_insn 80 79 81 7 (var_location:SI pdestbuff (reg:SI 122 [ ivtmp.84 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":463:16 -1
     (nil))
(debug_insn 81 80 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":464:7 -1
     (nil))
(debug_insn 83 81 84 7 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":464:19 -1
     (nil))
(debug_insn 84 83 86 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:44 -1
     (nil))
(debug_insn 86 84 87 7 (var_location:SI pdestbuff (reg:SI 122 [ ivtmp.84 ])) -1
     (nil))
(debug_insn 87 86 88 7 (var_location:SI psramaddress (reg/v/f:SI 129 [ pAddress ])) -1
     (nil))
(debug_insn 88 87 89 7 (var_location:SI size (reg/v:SI 131 [ BufferSize ])) -1
     (nil))
(debug_insn 89 88 69 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:29 -1
     (nil))
(insn 69 89 90 7 (set (reg/v/f:SI 130 [ pDstBuffer ])
        (reg:SI 122 [ ivtmp.84 ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 69 92 7 (set (reg:SI 122 [ ivtmp.84 ])
        (plus:SI (reg:SI 122 [ ivtmp.84 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 7 {*arm_addsi3}
     (nil))
(insn 92 90 93 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 131 [ BufferSize ])
            (reg/v:SI 124 [ limit ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 93 92 94 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":458:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 91)
(code_label 94 93 95 8 55 (nil) [1 uses])
(note 95 94 97 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 97 95 96 8 NOTE_INSN_DELETED)
(debug_insn 96 97 98 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":468:5 -1
     (nil))
(jump_insn 98 96 99 8 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 124 [ limit ])
                        (const_int 0 [0]))
                    (label_ref:SI 104)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":468:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 124 [ limit ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 104)
(note 99 98 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:7 -1
     (nil))
(insn 101 100 103 9 (set (reg:SI 120 [ _9 ])
        (mem/v:SI (reg/v/f:SI 129 [ pAddress ]) [5 *psramaddress_42+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 129 [ pAddress ])
        (nil)))
(insn 103 101 104 9 (set (mem:HI (reg/v/f:SI 130 [ pDstBuffer ]) [7 *pdestbuff_44+0 S2 A16])
        (subreg:HI (reg:SI 120 [ _9 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":470:20 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ pDstBuffer ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
(code_label 104 103 105 10 57 (nil) [1 uses])
(note 105 104 106 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":474:5 -1
     (nil))
(insn 111 106 108 10 (set (reg:SI 147)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 108 111 109 10 (set (mem/v:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_23(D)->State+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 123 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":474:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ state ])
        (nil)))
(debug_insn 109 108 110 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(debug_insn 110 109 113 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(insn 113 110 114 10 (set (mem:QI (plus:SI (reg/v/f:SI 128 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_23(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 128 [ hsram ])
        (nil)))
(debug_insn 114 113 115 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":477:5 -1
     (nil))
(debug_insn 115 114 8 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":484:3 -1
     (nil))
(insn 8 115 154 10 (set (reg:SI 127 [ <retval> ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":484:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 154 8 155 10 (set (pc)
        (label_ref 116)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":484:10 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 155 154 128)
(code_label 128 155 127 11 58 (nil) [1 uses])
(note 127 128 7 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 7 127 156 11 (set (reg:SI 127 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":481:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 156 7 157 11 (set (pc)
        (label_ref 116)) 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 157 156 132)
(code_label 132 157 131 12 59 (nil) [1 uses])
(note 131 132 9 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 9 131 116 12 (set (reg:SI 127 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":449:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 116 9 117 13 54 (nil) [2 uses])
(note 117 116 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 122 117 123 13 (set (reg/i:SI 0 r0)
        (reg:SI 127 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":485:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ <retval> ])
        (nil)))
(insn 123 122 158 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":485:1 -1
     (nil))
(note 158 123 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_16b (HAL_SRAM_Write_16b, funcdef_no=338, decl_uid=9267, cgraph_uid=342, symbol_order=341)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 17 count 14 (  1.1)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12
;;
;; Loop 1
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;; 2 succs { 3 10 }
;; 3 succs { 11 4 }
;; 4 succs { 5 7 }
;; 5 succs { 6 }
;; 6 succs { 6 7 }
;; 7 succs { 8 9 }
;; 8 succs { 9 }
;; 9 succs { 12 }
;; 10 succs { 12 }
;; 11 succs { 12 }
;; 12 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 157 uninteresting
Reg 133: def dominates all uses has unique first use
Reg 158: local to bb 2 def dominates all uses has unique first use
Reg 139: local to bb 2 def dominates all uses has unique first use
Reg 159: local to bb 2 def dominates all uses has unique first use
Reg 160: local to bb 2 def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 140 uninteresting
Reg 143 uninteresting
Reg 130 uninteresting (no unique first use)
Reg 117 uninteresting
Reg 118: local to bb 6 def dominates all uses has unique first use
Reg 147: local to bb 6 def dominates all uses has unique first use
Reg 122 uninteresting
Reg 125: local to bb 8 def dominates all uses has unique first use
Reg 149: local to bb 8 def dominates all uses has unique first use
Reg 127 uninteresting
Reg 154: local to bb 9 def dominates all uses has unique first use
Reg 152 uninteresting
Reg 113 not local to one basic block
Found def insn 68 for 118 to be not moveable
Found def insn 95 for 125 to be not moveable
Reg 133 not local to one basic block
Found def insn 20 for 139 to be not moveable
Found def insn 69 for 147 to be not moveable
Found def insn 96 for 149 to be not moveable
Ignoring reg 154 with equiv init insn
Found def insn 140 for 158 to be not moveable
Found def insn 141 for 159 to be not moveable
Found def insn 142 for 160 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12
;;
;; Loop 1
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;; 2 succs { 3 10 }
;; 3 succs { 11 4 }
;; 4 succs { 5 7 }
;; 5 succs { 6 }
;; 6 succs { 6 7 }
;; 7 succs { 8 9 }
;; 8 succs { 9 }
;; 9 succs { 12 }
;; 10 succs { 12 }
;; 11 succs { 12 }
;; 12 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 143: (insn_list:REG_DEP_TRUE 38 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 104 (nil))
init_insns for 154: (insn_list:REG_DEP_TRUE 109 (nil))

Pass 1 for finding pseudo/allocno costs

    r160: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a22 (r130,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r132,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11280,11280 VFP_LO_REGS:11280,11280 ALL_REGS:7515,7515 MEM:7520,7520
  a1(r154,l0) costs: GENERAL_REGS:0,0 MEM:3300,3300
  a2(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:16005,16005 VFP_LO_REGS:16005,16005 ALL_REGS:16005,16005 MEM:10670,10670
  a3(r152,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a4(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5415,58815 VFP_LO_REGS:5415,58815 ALL_REGS:5415,58815 MEM:3610,39210
  a5(r127,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a6(r150,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,3300 VFP_LO_REGS:3300,3300 ALL_REGS:3300,3300 MEM:2200,2200
  a7(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a8(r125,l0) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a9(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6045,19395 VFP_LO_REGS:6045,19395 ALL_REGS:6045,19395 MEM:4030,12930
  a10(r130,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,16650 VFP_LO_REGS:3300,16650 ALL_REGS:3300,16650 MEM:2200,11100
  a11(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,68205 VFP_LO_REGS:1455,68205 ALL_REGS:1455,68205 MEM:970,45470
  a12(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7065,47115 VFP_LO_REGS:7065,47115 ALL_REGS:7065,47115 MEM:4710,31410
  a13(r143,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a14(r113,l0) costs: GENERAL_REGS:0,0 MEM:3610,3610
  a15(r140,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a16(r139,l0) costs: GENERAL_REGS:0,0 MEM:7530,7530
  a17(r160,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a18(r159,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a19(r158,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a20(r157,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a21(r129,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:66750,66750 VFP_LO_REGS:66750,66750 ALL_REGS:66750,66750 MEM:44500,44500
  a22(r130,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a23(r133,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a24(r134,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:53400,53400 VFP_LO_REGS:53400,53400 ALL_REGS:53400,53400 MEM:35600,35600
  a25(r136,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:40050,40050 VFP_LO_REGS:40050,40050 ALL_REGS:40050,40050 MEM:26700,26700
  a26(r135,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a27(r122,l1) costs: LO_REGS:0,0 HI_REGS:1780,1780 CALLER_SAVE_REGS:1780,1780 EVEN_REG:1780,1780 GENERAL_REGS:1780,1780 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a28(r118,l1) costs: LO_REGS:0,0 HI_REGS:1780,1780 CALLER_SAVE_REGS:1780,1780 EVEN_REG:1780,1780 GENERAL_REGS:1780,1780 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a29(r147,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a30(r117,l1) costs: LO_REGS:0,0 HI_REGS:1780,1780 CALLER_SAVE_REGS:1780,1780 EVEN_REG:1780,1780 GENERAL_REGS:1780,1780 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800

   Insn 121(l0): point = 0
   Insn 120(l0): point = 2
   Insn 9(l0): point = 5
   Insn 145(l0): point = 8
   Insn 7(l0): point = 10
   Insn 143(l0): point = 13
   Insn 8(l0): point = 15
   Insn 111(l0): point = 17
   Insn 106(l0): point = 19
   Insn 104(l0): point = 21
   Insn 109(l0): point = 23
   Insn 100(l0): point = 26
   Insn 99(l0): point = 28
   Insn 148(l0): point = 30
   Insn 147(l0): point = 32
   Insn 96(l0): point = 34
   Insn 95(l0): point = 36
   Insn 92(l0): point = 39
   Insn 55(l0): point = 42
   Insn 53(l0): point = 45
   Insn 52(l0): point = 47
   Insn 44(l0): point = 49
   Insn 40(l0): point = 51
   Insn 38(l0): point = 53
   Insn 35(l0): point = 55
   Insn 30(l0): point = 58
   Insn 29(l0): point = 60
   Insn 28(l0): point = 62
   Insn 24(l0): point = 65
   Insn 23(l0): point = 67
   Insn 22(l0): point = 69
   Insn 5(l0): point = 71
   Insn 4(l0): point = 73
   Insn 3(l0): point = 75
   Insn 142(l0): point = 77
   Insn 141(l0): point = 79
   Insn 20(l0): point = 81
   Insn 140(l0): point = 83
   Insn 2(l0): point = 85
   Insn 139(l0): point = 87
   Insn 87(l1): point = 90
   Insn 86(l1): point = 92
   Insn 84(l1): point = 94
   Insn 62(l1): point = 96
   Insn 72(l1): point = 98
   Insn 71(l1): point = 100
   Insn 79(l1): point = 102
   Insn 69(l1): point = 104
   Insn 68(l1): point = 106
   Insn 64(l1): point = 108
   Insn 63(l1): point = 110
 a0(r132): [13..15] [8..10] [3..5]
 a1(r154): [16..23]
 a2(r133): [18..85]
 a3(r152): [20..21]
 a4(r134): [27..75]
 a5(r127): [27..28]
 a6(r150): [29..32]
 a7(r149): [29..34]
 a8(r125): [33..36]
 a9(r135): [43..73] [35..41]
 a10(r130): [40..49]
 a11(r129): [42..42]
 a12(r136): [42..71]
 a13(r143): [52..53]
 a14(r113): [56..69]
 a15(r140): [61..62]
 a16(r139): [68..81]
 a17(r160): [72..77]
 a18(r159): [74..79]
 a19(r158): [76..83]
 a20(r157): [86..87]
 a21(r129): [90..112]
 a22(r130): [90..112]
 a23(r133): [90..112]
 a24(r134): [90..112]
 a25(r136): [90..112]
 a26(r135): [90..96]
 a27(r122): [99..100]
 a28(r118): [101..106]
 a29(r147): [101..104]
 a30(r117): [109..110]
 Rebuilding regno allocno list for 147
      Moving ranges of a25r136 to a12r136:  [90..112]
      Moving ranges of a26r135 to a9r135:  [90..96]
      Moving ranges of a24r134 to a4r134:  [90..112]
      Moving ranges of a23r133 to a2r133:  [90..112]
      Moving ranges of a22r130 to a10r130:  [90..112]
      Moving ranges of a21r129 to a11r129:  [90..112]
 Rebuilding regno allocno list for 122
 Rebuilding regno allocno list for 118
 Rebuilding regno allocno list for 117
Compressing live ranges: from 113 to 43 - 38%
Ranges after the compression:
 a0(r132): [0..5]
 a1(r154): [6..7]
 a2(r133): [35..42] [6..32]
 a3(r152): [6..7]
 a4(r134): [35..42] [8..30]
 a5(r127): [8..9]
 a6(r150): [10..11]
 a7(r149): [10..13]
 a8(r125): [12..15]
 a9(r135): [35..36] [19..28] [14..17]
 a10(r130): [35..42] [16..20]
 a11(r129): [35..42] [18..18]
 a12(r136): [35..42] [18..26]
 a13(r143): [21..22]
 a14(r113): [23..26]
 a15(r140): [23..24]
 a16(r139): [25..32]
 a17(r160): [27..32]
 a18(r159): [29..32]
 a19(r158): [31..32]
 a20(r157): [33..34]
 a27(r122): [37..38]
 a28(r118): [39..40]
 a29(r147): [39..40]
 a30(r117): [41..42]
+++Allocating 192 bytes for conflict table (uncompressed size 248)
;; a0(r132,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r154,l0) conflicts: a3(r152,l0) a2(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r133,l0) conflicts: a1(r154,l0) a3(r152,l0) a5(r127,l0) a4(r134,l0) a6(r150,l0) a7(r149,l0) a8(r125,l0) a9(r135,l0) a10(r130,l0) a11(r129,l0) a12(r136,l0) a13(r143,l0) a15(r140,l0) a14(r113,l0) a16(r139,l0) a17(r160,l0) a18(r159,l0) a19(r158,l0) a27(r122,l0) a28(r118,l0) a29(r147,l0) a30(r117,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a3(r152,l0) conflicts: a1(r154,l0) a2(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r134,l0) conflicts: a2(r133,l0) a5(r127,l0) a6(r150,l0) a7(r149,l0) a8(r125,l0) a9(r135,l0) a10(r130,l0) a11(r129,l0) a12(r136,l0) a13(r143,l0) a15(r140,l0) a14(r113,l0) a16(r139,l0) a17(r160,l0) a18(r159,l0) a27(r122,l0) a28(r118,l0) a29(r147,l0) a30(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r127,l0) conflicts: a2(r133,l0) a4(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r150,l0) conflicts: a2(r133,l0) a4(r134,l0) a7(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r149,l0) conflicts: a2(r133,l0) a4(r134,l0) a6(r150,l0) a8(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r125,l0) conflicts: a2(r133,l0) a4(r134,l0) a7(r149,l0) a9(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r135,l0) conflicts: a2(r133,l0) a4(r134,l0) a8(r125,l0) a10(r130,l0) a11(r129,l0) a12(r136,l0) a13(r143,l0) a15(r140,l0) a14(r113,l0) a16(r139,l0) a17(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r130,l0) conflicts: a2(r133,l0) a4(r134,l0) a9(r135,l0) a11(r129,l0) a12(r136,l0) a27(r122,l0) a28(r118,l0) a29(r147,l0) a30(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r129,l0) conflicts: a2(r133,l0) a4(r134,l0) a9(r135,l0) a10(r130,l0) a12(r136,l0) a27(r122,l0) a28(r118,l0) a29(r147,l0) a30(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r136,l0) conflicts: a2(r133,l0) a4(r134,l0) a9(r135,l0) a10(r130,l0) a11(r129,l0) a13(r143,l0) a15(r140,l0) a14(r113,l0) a16(r139,l0) a27(r122,l0) a28(r118,l0) a29(r147,l0) a30(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r143,l0) conflicts: a2(r133,l0) a4(r134,l0) a9(r135,l0) a12(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r113,l0) conflicts: a2(r133,l0) a4(r134,l0) a9(r135,l0) a12(r136,l0) a15(r140,l0) a16(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r140,l0) conflicts: a2(r133,l0) a4(r134,l0) a9(r135,l0) a12(r136,l0) a14(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r139,l0) conflicts: a2(r133,l0) a4(r134,l0) a9(r135,l0) a12(r136,l0) a14(r113,l0) a17(r160,l0) a18(r159,l0) a19(r158,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a17(r160,l0) conflicts: a2(r133,l0) a4(r134,l0) a9(r135,l0) a16(r139,l0) a18(r159,l0) a19(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r159,l0) conflicts: a2(r133,l0) a4(r134,l0) a16(r139,l0) a17(r160,l0) a19(r158,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a19(r158,l0) conflicts: a2(r133,l0) a16(r139,l0) a17(r160,l0) a18(r159,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a20(r157,l0) conflicts:
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a27(r122,l0) conflicts: a2(r133,l0) a4(r134,l0) a10(r130,l0) a11(r129,l0) a12(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r118,l0) conflicts: a2(r133,l0) a4(r134,l0) a10(r130,l0) a11(r129,l0) a12(r136,l0) a29(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r147,l0) conflicts: a2(r133,l0) a4(r134,l0) a10(r130,l0) a11(r129,l0) a12(r136,l0) a28(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r117,l0) conflicts: a2(r133,l0) a4(r134,l0) a10(r130,l0) a11(r129,l0) a12(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r132)<->a1(r154)@110:move
  cp1:a6(r150)<->a8(r125)@6:shuffle
  cp2:a5(r127)<->a7(r149)@6:shuffle
  cp3:a5(r127)<->a6(r150)@6:shuffle
  cp4:a27(r122)<->a28(r118)@111:shuffle
  cp5:a27(r122)<->a29(r147)@111:shuffle
  cp6:a2(r133)<->a20(r157)@251:move
  cp7:a4(r134)<->a19(r158)@251:move
  cp8:a9(r135)<->a18(r159)@251:move
  cp9:a12(r136)<->a17(r160)@251:move
  pref0:a0(r132)<-hr0@502
  pref1:a20(r157)<-hr0@502
  pref2:a19(r158)<-hr1@502
  pref3:a18(r159)<-hr2@502
  pref4:a17(r160)<-hr3@502
  regions=2, blocks=13, points=43
    allocnos=31 (big 0), copies=10, conflicts=0, ranges=32

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 12 11 10 9 8 7 6 5 4 3 2
    all: 0r132 1r154 2r133 3r152 4r134 5r127 6r150 7r149 8r125 9r135 10r130 11r129 12r136 13r143 14r113 15r140 16r139 17r160 18r159 19r158 20r157 27r122 28r118 29r147 30r117
    modified regnos: 113 117 118 122 125 127 129 130 132 133 134 135 136 139 140 143 147 149 150 152 154 157 158 159 160
    border:
    Pressure: GENERAL_REGS=7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@519472
          2:( 0-2 4-12 14)@29116
            3:( 0-1 4-12 14)@44176
              4:( 0 4-12 14)@50456
      Allocno a0r132 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r133 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a3r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r139 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15-106)
      Allocno a17r160 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a18r159 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15 48-106)
      Allocno a19r158 of ALL_REGS(46) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15 48-106)
      Allocno a20r157 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15 48-106)
      Allocno a27r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 8:a9r135-a18r159 (freq=251):
        Result (freq=1795): a9r135(1293) a18r159(502)
      Forming thread by copy 9:a12r136-a17r160 (freq=251):
        Result (freq=3643): a12r136(3141) a17r160(502)
      Forming thread by copy 4:a27r122-a28r118 (freq=111):
        Result (freq=3560): a27r122(1780) a28r118(1780)
      Forming thread by copy 0:a0r132-a1r154 (freq=110):
        Result (freq=831): a0r132(501) a1r154(330)
      Forming thread by copy 1:a6r150-a8r125 (freq=6):
        Result (freq=330): a6r150(220) a8r125(110)
      Forming thread by copy 2:a5r127-a7r149 (freq=6):
        Result (freq=220): a5r127(110) a7r149(110)
      Pushing a13(r143,l0)(cost 0)
      Pushing a7(r149,l0)(cost 0)
      Pushing a5(r127,l0)(cost 0)
      Pushing a3(r152,l0)(cost 0)
      Pushing a15(r140,l0)(cost 0)
      Pushing a8(r125,l0)(cost 0)
      Pushing a6(r150,l0)(cost 0)
      Forming thread by copy 7:a4r134-a19r158 (freq=251):
        Result (freq=4423): a4r134(3921) a19r158(502)
        Making a4(r134,l0) colorable
      Pushing a14(r113,l0)(cost 0)
      Pushing a20(r157,l0)(cost 0)
      Pushing a19(r158,l0)(cost 0)
      Pushing a16(r139,l0)(cost 0)
      Pushing a1(r154,l0)(cost 0)
      Pushing a0(r132,l0)(cost 0)
      Pushing a10(r130,l0)(cost 0)
      Forming thread by copy 6:a2r133-a20r157 (freq=251):
        Result (freq=1569): a2r133(1067) a20r157(502)
        Making a2(r133,l0) colorable
      Pushing a2(r133,l0)(cost 10670)
      Pushing a30(r117,l0)(cost 0)
      Pushing a29(r147,l0)(cost 0)
      Pushing a18(r159,l0)(cost 0)
      Pushing a9(r135,l0)(cost 0)
      Pushing a28(r118,l0)(cost 0)
      Pushing a27(r122,l0)(cost 0)
      Pushing a17(r160,l0)(cost 0)
      Pushing a12(r136,l0)(cost 0)
      Pushing a4(r134,l0)(cost 39210)
      Pushing a11(r129,l0)(cost 0)
      Popping a11(r129,l0)  -- assign reg 12
      Popping a4(r134,l0)  -- assign reg 1
      Popping a12(r136,l0)  -- assign reg 3
      Popping a17(r160,l0)  -- assign reg 3
      Popping a27(r122,l0)  -- assign reg 2
      Popping a28(r118,l0)  -- assign reg 2
      Popping a9(r135,l0)  -- assign reg 2
      Popping a18(r159,l0)  -- assign reg 2
      Popping a29(r147,l0)  -- assign reg 14
      Popping a30(r117,l0)  -- assign reg 2
      Popping a2(r133,l0)  -- assign reg 0
      Popping a10(r130,l0)  -- assign reg 4
      Popping a0(r132,l0)  -- assign reg 0
      Popping a1(r154,l0)  -- assign reg 3
      Popping a16(r139,l0)  -- assign reg 4
      Popping a19(r158,l0)  -- assign reg 1
      Popping a20(r157,l0)  -- assign reg 0
      Popping a14(r113,l0)  -- assign reg 12
      Popping a6(r150,l0)  -- assign reg 3
      Popping a8(r125,l0)  -- assign reg 3
      Popping a15(r140,l0)  -- assign reg 4
      Popping a3(r152,l0)  -- assign reg 2
      Popping a5(r127,l0)  -- assign reg 3
      Popping a7(r149,l0)  -- assign reg 2
      Popping a13(r143,l0)  -- assign reg 4
Disposition:
   14:r113 l0    12   30:r117 l0     2   28:r118 l0     2   27:r122 l0     2
    8:r125 l0     3    5:r127 l0     3   11:r129 l0    12   10:r130 l0     4
    0:r132 l0     0    2:r133 l0     0    4:r134 l0     1    9:r135 l0     2
   12:r136 l0     3   16:r139 l0     4   15:r140 l0     4   13:r143 l0     4
   29:r147 l0    14    7:r149 l0     2    6:r150 l0     3    3:r152 l0     2
    1:r154 l0     3   20:r157 l0     0   19:r158 l0     1   18:r159 l0     2
   17:r160 l0     3
New iteration of spill/restore move
+++Costs: overall -35140, reg -35140, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_Write_16b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} r102={1d,12u} r103={1d,11u} r113={1d,1u} r117={1d,1u} r118={1d,1u} r122={1d,1u} r125={1d,1u} r127={1d,1u} r129={2d,7u} r130={1d,3u} r132={3d,1u} r133={1d,6u} r134={2d,10u} r135={2d,4u} r136={2d,7u} r139={1d,2u} r140={1d,1u} r143={1d,1u} r147={1d,1u} r149={1d,1u} r150={2d,2u} r152={1d,1u} r154={1d,2u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} 
;;    total ref usage 179{63d,116u,0e} in 94{94 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":499:3 -1
     (nil))
(debug_insn 13 12 139 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":500:3 -1
     (nil))
(insn 139 13 2 2 (set (reg:SI 157)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 139 140 2 (set (reg/v/f:SI 133 [ hsram ])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 140 2 20 2 (set (reg:SI 158)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 20 140 141 2 (set (reg:SI 139 [ hsram_28(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 141 20 142 2 (set (reg:SI 159)
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(insn 142 141 3 2 (set (reg:SI 160)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 142 14 2 (set (reg/v/f:SI 134 [ pAddress ])
        (reg:SI 158)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(debug_insn 14 3 15 2 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":500:18 -1
     (nil))
(debug_insn 15 14 4 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":501:3 -1
     (nil))
(insn 4 15 16 2 (set (reg/v/f:SI 135 [ pSrcBuffer ])
        (reg:SI 159)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 16 4 17 2 (var_location:SI psrcbuff (reg/v/f:SI 135 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":501:13 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":502:3 -1
     (nil))
(debug_insn 18 17 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:3 -1
     (nil))
(insn 5 18 22 2 (set (reg/v:SI 136 [ BufferSize ])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":498:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 22 5 23 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 139 [ hsram_28(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 139 [ hsram_28(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ hsram_28(D)->State ])
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":505:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 126)
(note 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(insn 28 27 29 3 (set (reg:SI 140 [ hsram_28(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 28 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ hsram_28(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ hsram_28(D)->Lock ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 130)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 130)
(note 31 30 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 31 32 4 NOTE_INSN_DELETED)
(debug_insn 32 43 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(insn 35 32 36 4 (set (mem:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 36 35 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:5 -1
     (nil))
(insn 38 37 40 4 (set (reg:SI 143)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 40 38 41 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":511:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 41 40 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:5 -1
     (nil))
(insn 44 41 45 4 (set (reg/v:SI 130 [ limit ])
        (and:SI (reg/v:SI 136 [ BufferSize ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 45 44 46 4 (var_location:QI limit (subreg:QI (reg/v:SI 130 [ limit ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":514:11 -1
     (nil))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI psrcbuff (reg/v/f:SI 135 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) -1
     (nil))
(debug_insn 49 48 50 4 (var_location:SI size (reg/v:SI 136 [ BufferSize ])) -1
     (nil))
(debug_insn 50 49 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:29 -1
     (nil))
(insn 52 50 53 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 136 [ BufferSize ])
                        (const_int -2 [0xfffffffffffffffe]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 88)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 85 5 (set (reg:SI 129 [ ivtmp.100 ])
        (plus:SI (reg/v/f:SI 135 [ pSrcBuffer ])
            (const_int 4 [0x4]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ pSrcBuffer ])
        (nil)))
(code_label 85 55 56 6 71 (nil) [1 uses])
(note 56 85 70 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 70 56 57 6 NOTE_INSN_DELETED)
(debug_insn 57 70 58 6 (var_location:SI D#6 (plus:SI (reg:SI 129 [ ivtmp.100 ])
        (const_int -4 [0xfffffffffffffffc]))) -1
     (nil))
(debug_insn 58 57 59 6 (var_location:SI psrcbuff (debug_expr:SI D#6)) -1
     (nil))
(debug_insn 59 58 60 6 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) -1
     (nil))
(debug_insn 60 59 61 6 (var_location:SI size (reg/v:SI 136 [ BufferSize ])) -1
     (nil))
(debug_insn 61 60 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:7 -1
     (nil))
(insn 63 61 64 6 (set (reg:SI 117 [ _5 ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 129 [ ivtmp.100 ])
                    (const_int -4 [0xfffffffffffffffc])) [7 MEM[base: _17, offset: 4294967292B]+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:23 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 64 63 65 6 (set (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_45+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":519:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 65 64 66 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":520:7 -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI psrcbuff (plus:SI (debug_expr:SI D#6)
        (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":520:15 -1
     (nil))
(debug_insn 67 66 68 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:7 -1
     (nil))
(insn 68 67 69 6 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_45+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 79 6 (set (reg:SI 147 [ MEM[base: _17, offset: 4294967294B] ])
        (zero_extend:SI (mem:HI (plus:SI (reg:SI 129 [ ivtmp.100 ])
                    (const_int -2 [0xfffffffffffffffe])) [7 MEM[base: _17, offset: 4294967294B]+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:25 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 79 69 71 6 (set (reg/v:SI 136 [ BufferSize ])
        (plus:SI (reg/v:SI 136 [ BufferSize ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:49 7 {*arm_addsi3}
     (nil))
(insn 71 79 72 6 (set (reg:SI 122 [ _10 ])
        (ior:SI (ashift:SI (reg:SI 147 [ MEM[base: _17, offset: 4294967294B] ])
                (const_int 16 [0x10]))
            (reg:SI 118 [ _6 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 147 [ MEM[base: _17, offset: 4294967294B] ])
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
(insn 72 71 73 6 (set (mem/v:SI (post_inc:SI (reg/v/f:SI 134 [ pAddress ])) [5 *psramaddress_45+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":521:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (expr_list:REG_INC (reg/v/f:SI 134 [ pAddress ])
            (nil))))
(debug_insn 73 72 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":522:7 -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI psrcbuff (reg:SI 129 [ ivtmp.100 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":522:15 -1
     (nil))
(debug_insn 75 74 77 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":523:7 -1
     (nil))
(debug_insn 77 75 78 6 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":523:19 -1
     (nil))
(debug_insn 78 77 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:44 -1
     (nil))
(debug_insn 80 78 81 6 (var_location:SI psrcbuff (reg:SI 129 [ ivtmp.100 ])) -1
     (nil))
(debug_insn 81 80 82 6 (var_location:SI psramaddress (reg/v/f:SI 134 [ pAddress ])) -1
     (nil))
(debug_insn 82 81 83 6 (var_location:SI size (reg/v:SI 136 [ BufferSize ])) -1
     (nil))
(debug_insn 83 82 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:29 -1
     (nil))
(insn 62 83 84 6 (set (reg/v/f:SI 135 [ pSrcBuffer ])
        (reg:SI 129 [ ivtmp.100 ])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 62 86 6 (set (reg:SI 129 [ ivtmp.100 ])
        (plus:SI (reg:SI 129 [ ivtmp.100 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 7 {*arm_addsi3}
     (nil))
(insn 86 84 87 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 136 [ BufferSize ])
            (reg/v:SI 130 [ limit ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 87 86 88 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":517:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 85)
(code_label 88 87 89 7 70 (nil) [1 uses])
(note 89 88 91 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 91 89 90 7 NOTE_INSN_DELETED)
(debug_insn 90 91 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":527:5 -1
     (nil))
(jump_insn 92 90 93 7 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 130 [ limit ])
                        (const_int 0 [0]))
                    (label_ref:SI 101)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":527:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 130 [ limit ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 101)
(note 93 92 97 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 97 93 94 8 NOTE_INSN_DELETED)
(debug_insn 94 97 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:7 -1
     (nil))
(insn 95 94 96 8 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_47+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:65 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 147 8 (set (reg:SI 149 [ *psrcbuff_49 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 135 [ pSrcBuffer ]) [7 *psrcbuff_49+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:46 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ pSrcBuffer ])
        (nil)))
(insn 147 96 148 8 (set (reg:SI 150)
        (lshiftrt:SI (reg:SI 125 [ _14 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:80 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 148 147 99 8 (set (reg:SI 150)
        (ashift:SI (reg:SI 150)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:80 147 {*arm_shiftsi3}
     (nil))
(insn 99 148 100 8 (set (reg:SI 127 [ _16 ])
        (ior:SI (reg:SI 149 [ *psrcbuff_49 ])
            (reg:SI 150))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 149 [ *psrcbuff_49 ])
            (nil))))
(insn 100 99 101 8 (set (mem/v:SI (reg/v/f:SI 134 [ pAddress ]) [5 *psramaddress_47+0 S4 A32])
        (reg:SI 127 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":529:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 134 [ pAddress ])
        (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
            (nil))))
(code_label 101 100 102 9 72 (nil) [1 uses])
(note 102 101 103 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 109 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:5 -1
     (nil))
(insn 109 103 104 9 (set (reg:SI 154)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 104 109 106 9 (set (reg:SI 152)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 106 104 107 9 (set (mem/v:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_28(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 152) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":533:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(debug_insn 107 106 108 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(debug_insn 108 107 111 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(insn 111 108 112 9 (set (mem:QI (plus:SI (reg/v/f:SI 133 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_28(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 154) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ hsram ])
        (nil)))
(debug_insn 112 111 113 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":536:5 -1
     (nil))
(debug_insn 113 112 8 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":543:3 -1
     (nil))
(insn 8 113 143 9 (set (reg:SI 132 [ <retval> ])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":543:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 143 8 144 9 (set (pc)
        (label_ref 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":543:10 284 {*arm_jump}
     (nil)
 -> 114)
(barrier 144 143 126)
(code_label 126 144 125 10 73 (nil) [1 uses])
(note 125 126 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 125 145 10 (set (reg:SI 132 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":540:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 145 7 146 10 (set (pc)
        (label_ref 114)) 284 {*arm_jump}
     (nil)
 -> 114)
(barrier 146 145 130)
(code_label 130 146 129 11 74 (nil) [1 uses])
(note 129 130 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 129 114 11 (set (reg:SI 132 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":508:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 114 9 115 12 69 (nil) [2 uses])
(note 115 114 120 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 120 115 121 12 (set (reg/i:SI 0 r0)
        (reg:SI 132 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":544:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ <retval> ])
        (nil)))
(insn 121 120 149 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":544:1 -1
     (nil))
(note 149 121 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_32b (HAL_SRAM_Read_32b, funcdef_no=339, decl_uid=9272, cgraph_uid=343, symbol_order=342)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;;
;; Loop 1
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;; 2 succs { 4 3 }
;; 3 succs { 4 8 }
;; 4 succs { 9 5 }
;; 5 succs { 6 7 }
;; 6 succs { 6 7 }
;; 7 succs { 10 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 132 uninteresting
Reg 117: def dominates all uses has unique first use
Reg 133: local to bb 2 def dominates all uses has unique first use
Reg 123: local to bb 2 def dominates all uses has unique first use
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 135: local to bb 2 def dominates all uses has unique first use
Reg 115 uninteresting (no unique first use)
Reg 124 uninteresting
Reg 125 uninteresting
Reg 128: local to bb 7 def dominates all uses has unique first use
Reg 117 not local to one basic block
Found def insn 19 for 123 to be not moveable
Ignoring reg 128 with equiv init insn
Found def insn 123 for 133 to be not moveable
Found def insn 124 for 134 to be not moveable
Found def insn 125 for 135 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;;
;; Loop 1
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;; 2 succs { 4 3 }
;; 3 succs { 4 8 }
;; 4 succs { 9 5 }
;; 5 succs { 6 7 }
;; 6 succs { 6 7 }
;; 7 succs { 10 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 125: (insn_list:REG_DEP_TRUE 40 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 79 (nil))

Pass 1 for finding pseudo/allocno costs

    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a18 (r120,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8400,8400 VFP_LO_REGS:8400,8400 ALL_REGS:5595,5595 MEM:5600,5600
  a1(r128,l0) costs: GENERAL_REGS:0,0 MEM:3300,3300
  a2(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12435,12435 VFP_LO_REGS:12435,12435 ALL_REGS:12435,12435 MEM:8290,8290
  a3(r115,l0) costs: GENERAL_REGS:0,0 MEM:4200,4200
  a4(r120,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:4455,31155 VFP_LO_REGS:4455,31155 ALL_REGS:4455,31155 MEM:2970,20770
  a5(r125,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a6(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2805,29505 VFP_LO_REGS:2805,29505 ALL_REGS:2805,29505 MEM:1870,19670
  a7(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2805,29505 VFP_LO_REGS:2805,29505 ALL_REGS:2805,29505 MEM:1870,19670
  a8(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a9(r123,l0) costs: GENERAL_REGS:0,0 MEM:5610,5610
  a10(r135,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a11(r134,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a12(r133,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a13(r132,l0) costs: GENERAL_REGS:374,374 VFP_D0_D7_REGS:8415,8415 VFP_LO_REGS:8415,8415 ALL_REGS:5610,5610 MEM:5610,5610
  a14(r115,l1) costs: GENERAL_REGS:0,0 MEM:0,0
  a15(r117,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a16(r118,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a17(r119,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a18(r120,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a19(r114,l1) costs: LO_REGS:0,0 HI_REGS:3560,3560 CALLER_SAVE_REGS:3560,3560 EVEN_REG:3560,3560 GENERAL_REGS:3560,3560 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800

   Insn 91(l0): point = 0
   Insn 90(l0): point = 2
   Insn 9(l0): point = 5
   Insn 128(l0): point = 8
   Insn 7(l0): point = 10
   Insn 126(l0): point = 13
   Insn 8(l0): point = 15
   Insn 81(l0): point = 17
   Insn 76(l0): point = 19
   Insn 79(l0): point = 21
   Insn 49(l0): point = 24
   Insn 42(l0): point = 26
   Insn 40(l0): point = 28
   Insn 35(l0): point = 31
   Insn 34(l0): point = 33
   Insn 33(l0): point = 35
   Insn 28(l0): point = 38
   Insn 27(l0): point = 40
   Insn 25(l0): point = 43
   Insn 24(l0): point = 45
   Insn 21(l0): point = 47
   Insn 5(l0): point = 49
   Insn 4(l0): point = 51
   Insn 3(l0): point = 53
   Insn 125(l0): point = 55
   Insn 124(l0): point = 57
   Insn 19(l0): point = 59
   Insn 123(l0): point = 61
   Insn 2(l0): point = 63
   Insn 122(l0): point = 65
   Insn 71(l1): point = 68
   Insn 70(l1): point = 70
   Insn 56(l1): point = 72
   Insn 55(l1): point = 74
 a0(r116): [13..15] [8..10] [3..5]
 a1(r128): [16..21]
 a2(r117): [18..63]
 a3(r115): [20..47]
 a4(r120): [24..49]
 a5(r125): [27..28]
 a6(r118): [24..53]
 a7(r119): [24..51]
 a8(r124): [34..35]
 a9(r123): [46..59]
 a10(r135): [50..55]
 a11(r134): [52..57]
 a12(r133): [54..61]
 a13(r132): [64..65]
 a14(r115): [68..76]
 a15(r117): [68..76]
 a16(r118): [68..76]
 a17(r119): [68..76]
 a18(r120): [68..76]
 a19(r114): [73..74]
      Moving ranges of a18r120 to a4r120:  [68..76]
      Moving ranges of a17r119 to a7r119:  [68..76]
      Moving ranges of a16r118 to a6r118:  [68..76]
      Moving ranges of a15r117 to a2r117:  [68..76]
      Moving ranges of a14r115 to a3r115:  [68..76]
 Rebuilding regno allocno list for 114
Compressing live ranges: from 77 to 24 - 31%
Ranges after the compression:
 a0(r116): [0..5]
 a1(r128): [6..7]
 a2(r117): [22..23] [6..19]
 a3(r115): [22..23] [6..13]
 a4(r120): [22..23] [8..13]
 a5(r125): [8..9]
 a6(r118): [22..23] [8..17]
 a7(r119): [22..23] [8..15]
 a8(r124): [10..11]
 a9(r123): [12..19]
 a10(r135): [14..19]
 a11(r134): [16..19]
 a12(r133): [18..19]
 a13(r132): [20..21]
 a19(r114): [22..23]
+++Allocating 112 bytes for conflict table (uncompressed size 160)
;; a0(r116,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r128,l0) conflicts: a2(r117,l0) a3(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r117,l0) conflicts: a1(r128,l0) a3(r115,l0) a5(r125,l0) a4(r120,l0) a6(r118,l0) a7(r119,l0) a8(r124,l0) a9(r123,l0) a10(r135,l0) a11(r134,l0) a12(r133,l0) a19(r114,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a3(r115,l0) conflicts: a1(r128,l0) a2(r117,l0) a5(r125,l0) a4(r120,l0) a6(r118,l0) a7(r119,l0) a8(r124,l0) a9(r123,l0) a19(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r120,l0) conflicts: a2(r117,l0) a3(r115,l0) a5(r125,l0) a6(r118,l0) a7(r119,l0) a8(r124,l0) a9(r123,l0) a19(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r125,l0) conflicts: a2(r117,l0) a3(r115,l0) a4(r120,l0) a6(r118,l0) a7(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r118,l0) conflicts: a2(r117,l0) a3(r115,l0) a5(r125,l0) a4(r120,l0) a7(r119,l0) a8(r124,l0) a9(r123,l0) a10(r135,l0) a11(r134,l0) a19(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r119,l0) conflicts: a2(r117,l0) a3(r115,l0) a5(r125,l0) a4(r120,l0) a6(r118,l0) a8(r124,l0) a9(r123,l0) a10(r135,l0) a19(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r124,l0) conflicts: a2(r117,l0) a3(r115,l0) a4(r120,l0) a6(r118,l0) a7(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r123,l0) conflicts: a2(r117,l0) a3(r115,l0) a4(r120,l0) a6(r118,l0) a7(r119,l0) a10(r135,l0) a11(r134,l0) a12(r133,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a10(r135,l0) conflicts: a2(r117,l0) a6(r118,l0) a7(r119,l0) a9(r123,l0) a11(r134,l0) a12(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r134,l0) conflicts: a2(r117,l0) a6(r118,l0) a9(r123,l0) a10(r135,l0) a12(r133,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a12(r133,l0) conflicts: a2(r117,l0) a9(r123,l0) a10(r135,l0) a11(r134,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a13(r132,l0) conflicts:
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a19(r114,l0) conflicts: a2(r117,l0) a3(r115,l0) a4(r120,l0) a6(r118,l0) a7(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r116)<->a1(r128)@110:move
  cp1:a2(r117)<->a13(r132)@187:move
  cp2:a6(r118)<->a12(r133)@187:move
  cp3:a7(r119)<->a11(r134)@187:move
  cp4:a4(r120)<->a10(r135)@187:move
  pref0:a0(r116)<-hr0@374
  pref1:a13(r132)<-hr0@374
  pref2:a12(r133)<-hr1@374
  pref3:a11(r134)<-hr2@374
  pref4:a10(r135)<-hr3@374
  regions=2, blocks=11, points=24
    allocnos=20 (big 0), copies=5, conflicts=0, ranges=20

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 10 9 8 7 6 5 4 3 2
    all: 0r116 1r128 2r117 3r115 4r120 5r125 6r118 7r119 8r124 9r123 10r135 11r134 12r133 13r132 19r114
    modified regnos: 114 115 116 117 118 119 120 123 124 125 128 132 133 134 135
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@223584
          2:( 0-2 4-12 14)@21692
            3:( 0-1 4-12 14)@32912
              4:( 0 4-12 14)@38272
      Allocno a0r116 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r117 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r123 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15-106)
      Allocno a10r135 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a11r134 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15 48-106)
      Allocno a12r133 of ALL_REGS(46) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15 48-106)
      Allocno a13r132 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15 48-106)
      Allocno a19r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 2:a6r118-a12r133 (freq=187):
        Result (freq=2341): a6r118(1967) a12r133(374)
      Forming thread by copy 3:a7r119-a11r134 (freq=187):
        Result (freq=2341): a7r119(1967) a11r134(374)
      Forming thread by copy 4:a4r120-a10r135 (freq=187):
        Result (freq=3341): a4r120(2967) a10r135(374)
      Forming thread by copy 0:a0r116-a1r128 (freq=110):
        Result (freq=703): a0r116(373) a1r128(330)
      Pushing a5(r125,l0)(cost 0)
      Pushing a8(r124,l0)(cost 0)
      Forming thread by copy 1:a2r117-a13r132 (freq=187):
        Result (freq=1203): a2r117(829) a13r132(374)
        Making a2(r117,l0) colorable
      Pushing a13(r132,l0)(cost 0)
      Pushing a3(r115,l0)(cost 0)
      Pushing a9(r123,l0)(cost 0)
      Pushing a1(r128,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Pushing a2(r117,l0)(cost 8290)
      Pushing a19(r114,l0)(cost 0)
      Pushing a11(r134,l0)(cost 0)
      Pushing a7(r119,l0)(cost 0)
      Pushing a12(r133,l0)(cost 0)
      Pushing a6(r118,l0)(cost 0)
      Pushing a10(r135,l0)(cost 0)
      Pushing a4(r120,l0)(cost 0)
      Popping a4(r120,l0)  -- assign reg 3
      Popping a10(r135,l0)  -- assign reg 3
      Popping a6(r118,l0)  -- assign reg 1
      Popping a12(r133,l0)  -- assign reg 1
      Popping a7(r119,l0)  -- assign reg 2
      Popping a11(r134,l0)  -- assign reg 2
      Popping a19(r114,l0)  -- assign reg 4
      Popping a2(r117,l0)  -- assign reg 0
      Popping a0(r116,l0)  -- assign reg 0
      Popping a1(r128,l0)  -- assign reg 3
      Popping a9(r123,l0)  -- assign reg 4
      Popping a3(r115,l0)  -- assign reg 12
      Popping a13(r132,l0)  -- assign reg 0
      Popping a8(r124,l0)  -- assign reg 4
      Popping a5(r125,l0)  -- assign reg 4
Disposition:
   19:r114 l0     4    3:r115 l0    12    0:r116 l0     0    2:r117 l0     0
    6:r118 l0     1    7:r119 l0     2    4:r120 l0     3    9:r123 l0     4
    8:r124 l0     4    5:r125 l0     4    1:r128 l0     3   13:r132 l0     0
   12:r133 l0     1   11:r134 l0     2   10:r135 l0     3
New iteration of spill/restore move
+++Costs: overall -26180, reg -26180, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_Read_32b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,4u} r102={1d,10u} r103={1d,9u} r114={1d,1u} r115={1d,3u} r116={3d,1u} r117={1d,5u} r118={2d,6u} r119={2d,6u} r120={2d,6u} r123={1d,2u} r124={1d,1u} r125={1d,1u} r128={1d,2u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 138{51d,87u,0e} in 70{70 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":558:3 -1
     (nil))
(debug_insn 13 12 122 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":559:3 -1
     (nil))
(insn 122 13 2 2 (set (reg:SI 132)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 122 123 2 (set (reg/v/f:SI 117 [ hsram ])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 123 2 19 2 (set (reg:SI 133)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 19 123 124 2 (set (reg:SI 123 [ hsram_12(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 124 19 125 2 (set (reg:SI 134)
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(insn 125 124 3 2 (set (reg:SI 135)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 125 14 2 (set (reg/v/f:SI 118 [ pAddress ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 14 3 15 2 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":559:18 -1
     (nil))
(debug_insn 15 14 4 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":560:3 -1
     (nil))
(insn 4 15 16 2 (set (reg/v/f:SI 119 [ pDstBuffer ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 16 4 17 2 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":560:13 -1
     (nil))
(debug_insn 17 16 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:3 -1
     (nil))
(insn 5 17 21 2 (set (reg/v:SI 120 [ BufferSize ])
        (reg:SI 135)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":557:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 21 5 22 2 (set (reg/v:SI 115 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ hsram_12(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 22 21 23 2 (var_location:QI state (subreg:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":561:25 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:3 -1
     (nil))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ hsram_12(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ hsram_12(D)->State ])
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 29)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 115 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":564:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(code_label 29 28 30 4 81 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 124 [ hsram_12(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 33 35 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ hsram_12(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_12(D)->Lock ])
        (nil)))
(jump_insn 35 34 36 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 100)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 100)
(note 36 35 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 48 36 37 5 NOTE_INSN_DELETED)
(debug_insn 37 48 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 -1
     (nil))
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:5 -1
     (nil))
(insn 40 39 42 5 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 42 40 43 5 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":570:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 43 42 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 -1
     (nil))
(debug_insn 44 43 45 5 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) -1
     (nil))
(debug_insn 45 44 46 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 46 45 47 5 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 47 46 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:29 -1
     (nil))
(jump_insn 49 47 69 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 120 [ BufferSize ])
                        (const_int 0 [0]))
                    (label_ref:SI 72)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 72)
(code_label 69 49 50 6 84 (nil) [1 uses])
(note 50 69 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 64 50 51 6 NOTE_INSN_DELETED)
(debug_insn 51 64 52 6 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) -1
     (nil))
(debug_insn 52 51 53 6 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 53 52 54 6 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 54 53 55 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:7 -1
     (nil))
(insn 55 54 56 6 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (post_inc:SI (reg/v/f:SI 118 [ pAddress ])) [5 *psramaddress_27+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 118 [ pAddress ])
        (nil)))
(insn 56 55 57 6 (set (mem:SI (post_inc:SI (reg/v/f:SI 119 [ pDstBuffer ])) [5 MEM[base: pdestbuff_25, offset: 0B]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":575:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (expr_list:REG_INC (reg/v/f:SI 119 [ pDstBuffer ])
            (nil))))
(debug_insn 57 56 59 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":576:7 -1
     (nil))
(debug_insn 59 57 60 6 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":576:16 -1
     (nil))
(debug_insn 60 59 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":577:7 -1
     (nil))
(debug_insn 62 60 63 6 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":577:19 -1
     (nil))
(debug_insn 63 62 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:41 -1
     (nil))
(debug_insn 65 63 66 6 (var_location:SI pdestbuff (reg/v/f:SI 119 [ pDstBuffer ])) -1
     (nil))
(debug_insn 66 65 67 6 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 67 66 68 6 (var_location:SI size (plus:SI (reg/v:SI 120 [ BufferSize ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 68 67 70 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:29 -1
     (nil))
(insn 70 68 71 6 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 120 [ BufferSize ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 120 [ BufferSize ])
                (plus:SI (reg/v:SI 120 [ BufferSize ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 71 70 72 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":573:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 69)
(code_label 72 71 73 7 83 (nil) [1 uses])
(note 73 72 74 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":581:5 -1
     (nil))
(insn 79 74 76 7 (set (reg:SI 128)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 76 79 77 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_12(D)->State+0 S1 A8])
        (subreg/s/v:QI (reg/v:SI 115 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":581:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ state ])
        (nil)))
(debug_insn 77 76 78 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(debug_insn 78 77 81 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(insn 81 78 82 7 (set (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_12(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hsram ])
        (nil)))
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":584:5 -1
     (nil))
(debug_insn 83 82 8 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":591:3 -1
     (nil))
(insn 8 83 126 7 (set (reg:SI 116 [ <retval> ])
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":591:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 126 8 127 7 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":591:10 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 127 126 96)
(code_label 96 127 95 8 85 (nil) [1 uses])
(note 95 96 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 95 128 8 (set (reg:SI 116 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":588:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 128 7 129 8 (set (pc)
        (label_ref 84)) 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 129 128 100)
(code_label 100 129 99 9 86 (nil) [1 uses])
(note 99 100 9 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 9 99 84 9 (set (reg:SI 116 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":567:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 84 9 85 10 82 (nil) [2 uses])
(note 85 84 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 90 85 91 10 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":592:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (nil)))
(insn 91 90 130 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":592:1 -1
     (nil))
(note 130 91 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_32b (HAL_SRAM_Write_32b, funcdef_no=340, decl_uid=9277, cgraph_uid=344, symbol_order=343)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9
;;
;; Loop 1
;;  header 5, latch 5
;;  depth 1, outer 0
;;  nodes: 5
;; 2 succs { 3 7 }
;; 3 succs { 8 4 }
;; 4 succs { 5 6 }
;; 5 succs { 5 6 }
;; 6 succs { 9 }
;; 7 succs { 9 }
;; 8 succs { 9 }
;; 9 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 133 uninteresting
Reg 117: def dominates all uses has unique first use
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 123: local to bb 2 def dominates all uses has unique first use
Reg 135: local to bb 2 def dominates all uses has unique first use
Reg 136: local to bb 2 def dominates all uses has unique first use
Reg 124 uninteresting
Reg 125 uninteresting
Reg 129: local to bb 6 def dominates all uses has unique first use
Reg 127 uninteresting
Reg 117 not local to one basic block
Found def insn 19 for 123 to be not moveable
Ignoring reg 129 with equiv init insn
Found def insn 109 for 134 to be not moveable
Found def insn 110 for 135 to be not moveable
Found def insn 111 for 136 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9
;;
;; Loop 1
;;  header 5, latch 5
;;  depth 1, outer 0
;;  nodes: 5
;; 2 succs { 3 7 }
;; 3 succs { 8 4 }
;; 4 succs { 5 6 }
;; 5 succs { 5 6 }
;; 6 succs { 9 }
;; 7 succs { 9 }
;; 8 succs { 9 }
;; 9 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 125: (insn_list:REG_DEP_TRUE 34 (nil))
init_insns for 127: (insn_list:REG_DEP_TRUE 69 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 74 (nil))

Pass 1 for finding pseudo/allocno costs

    r136: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a17 (r120,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11280,11280 VFP_LO_REGS:11280,11280 ALL_REGS:7515,7515 MEM:7520,7520
  a1(r129,l0) costs: GENERAL_REGS:0,0 MEM:3300,3300
  a2(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14355,14355 VFP_LO_REGS:14355,14355 ALL_REGS:14355,14355 MEM:9570,9570
  a3(r127,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a4(r120,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:5415,32115 VFP_LO_REGS:5415,32115 ALL_REGS:5415,32115 MEM:3610,21410
  a5(r125,l0) costs: GENERAL_REGS:0,0 MEM:2200,2200
  a6(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3765,30465 VFP_LO_REGS:3765,30465 ALL_REGS:3765,30465 MEM:2510,20310
  a7(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3765,30465 VFP_LO_REGS:3765,30465 ALL_REGS:3765,30465 MEM:2510,20310
  a8(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a9(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7530,7530 VFP_LO_REGS:7530,7530 ALL_REGS:7530,7530 MEM:5020,5020
  a10(r136,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a11(r135,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a12(r134,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a13(r133,l0) costs: GENERAL_REGS:502,502 VFP_D0_D7_REGS:11295,11295 VFP_LO_REGS:11295,11295 ALL_REGS:7530,7530 MEM:7530,7530
  a14(r117,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a15(r118,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a16(r119,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a17(r120,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a18(r115,l1) costs: LO_REGS:0,0 HI_REGS:3560,3560 CALLER_SAVE_REGS:3560,3560 EVEN_REG:3560,3560 GENERAL_REGS:3560,3560 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800

   Insn 86(l0): point = 0
   Insn 85(l0): point = 2
   Insn 9(l0): point = 5
   Insn 114(l0): point = 8
   Insn 7(l0): point = 10
   Insn 112(l0): point = 13
   Insn 8(l0): point = 15
   Insn 76(l0): point = 17
   Insn 71(l0): point = 19
   Insn 69(l0): point = 21
   Insn 74(l0): point = 23
   Insn 43(l0): point = 26
   Insn 36(l0): point = 28
   Insn 34(l0): point = 30
   Insn 29(l0): point = 33
   Insn 28(l0): point = 35
   Insn 27(l0): point = 37
   Insn 23(l0): point = 40
   Insn 22(l0): point = 42
   Insn 5(l0): point = 44
   Insn 4(l0): point = 46
   Insn 3(l0): point = 48
   Insn 111(l0): point = 50
   Insn 110(l0): point = 52
   Insn 19(l0): point = 54
   Insn 109(l0): point = 56
   Insn 2(l0): point = 58
   Insn 108(l0): point = 60
   Insn 65(l1): point = 63
   Insn 64(l1): point = 65
   Insn 50(l1): point = 67
   Insn 49(l1): point = 69
 a0(r116): [13..15] [8..10] [3..5]
 a1(r129): [16..23]
 a2(r117): [18..58]
 a3(r127): [20..21]
 a4(r120): [26..44]
 a5(r125): [29..30]
 a6(r118): [26..48]
 a7(r119): [26..46]
 a8(r124): [36..37]
 a9(r123): [43..54]
 a10(r136): [45..50]
 a11(r135): [47..52]
 a12(r134): [49..56]
 a13(r133): [59..60]
 a14(r117): [63..71]
 a15(r118): [63..71]
 a16(r119): [63..71]
 a17(r120): [63..71]
 a18(r115): [68..69]
      Moving ranges of a17r120 to a4r120:  [63..71]
      Moving ranges of a16r119 to a7r119:  [63..71]
      Moving ranges of a15r118 to a6r118:  [63..71]
      Moving ranges of a14r117 to a2r117:  [63..71]
 Rebuilding regno allocno list for 115
Compressing live ranges: from 72 to 24 - 33%
Ranges after the compression:
 a0(r116): [0..5]
 a1(r129): [6..7]
 a2(r117): [22..23] [6..19]
 a3(r127): [6..7]
 a4(r120): [22..23] [8..13]
 a5(r125): [8..9]
 a6(r118): [22..23] [8..17]
 a7(r119): [22..23] [8..15]
 a8(r124): [10..11]
 a9(r123): [12..19]
 a10(r136): [14..19]
 a11(r135): [16..19]
 a12(r134): [18..19]
 a13(r133): [20..21]
 a18(r115): [22..23]
+++Allocating 112 bytes for conflict table (uncompressed size 152)
;; a0(r116,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r129,l0) conflicts: a3(r127,l0) a2(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r117,l0) conflicts: a1(r129,l0) a3(r127,l0) a5(r125,l0) a4(r120,l0) a6(r118,l0) a7(r119,l0) a8(r124,l0) a9(r123,l0) a10(r136,l0) a11(r135,l0) a12(r134,l0) a18(r115,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a3(r127,l0) conflicts: a1(r129,l0) a2(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r120,l0) conflicts: a2(r117,l0) a5(r125,l0) a6(r118,l0) a7(r119,l0) a8(r124,l0) a9(r123,l0) a18(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r125,l0) conflicts: a2(r117,l0) a4(r120,l0) a6(r118,l0) a7(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r118,l0) conflicts: a2(r117,l0) a5(r125,l0) a4(r120,l0) a7(r119,l0) a8(r124,l0) a9(r123,l0) a10(r136,l0) a11(r135,l0) a18(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r119,l0) conflicts: a2(r117,l0) a5(r125,l0) a4(r120,l0) a6(r118,l0) a8(r124,l0) a9(r123,l0) a10(r136,l0) a18(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r124,l0) conflicts: a2(r117,l0) a4(r120,l0) a6(r118,l0) a7(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r123,l0) conflicts: a2(r117,l0) a4(r120,l0) a6(r118,l0) a7(r119,l0) a10(r136,l0) a11(r135,l0) a12(r134,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a10(r136,l0) conflicts: a2(r117,l0) a6(r118,l0) a7(r119,l0) a9(r123,l0) a11(r135,l0) a12(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r135,l0) conflicts: a2(r117,l0) a6(r118,l0) a9(r123,l0) a10(r136,l0) a12(r134,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a12(r134,l0) conflicts: a2(r117,l0) a9(r123,l0) a10(r136,l0) a11(r135,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a13(r133,l0) conflicts:
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a18(r115,l0) conflicts: a2(r117,l0) a4(r120,l0) a6(r118,l0) a7(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r116)<->a1(r129)@110:move
  cp1:a2(r117)<->a13(r133)@251:move
  cp2:a6(r118)<->a12(r134)@251:move
  cp3:a7(r119)<->a11(r135)@251:move
  cp4:a4(r120)<->a10(r136)@251:move
  pref0:a0(r116)<-hr0@502
  pref1:a13(r133)<-hr0@502
  pref2:a12(r134)<-hr1@502
  pref3:a11(r135)<-hr2@502
  pref4:a10(r136)<-hr3@502
  regions=2, blocks=10, points=24
    allocnos=19 (big 0), copies=5, conflicts=0, ranges=19

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 9 8 7 6 5 4 3 2
    all: 0r116 1r129 2r117 3r127 4r120 5r125 6r118 7r119 8r124 9r123 10r136 11r135 12r134 13r133 18r115
    modified regnos: 115 116 117 118 119 120 123 124 125 127 129 133 134 135 136
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@238272
          2:( 0-2 4-12 14)@29116
            3:( 0-1 4-12 14)@39156
              4:( 0 4-12 14)@48256
      Allocno a0r116 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r117 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a3r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r123 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15-106)
      Allocno a10r136 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a11r135 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15 48-106)
      Allocno a12r134 of ALL_REGS(46) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15 48-106)
      Allocno a13r133 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15 48-106)
      Allocno a18r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 2:a6r118-a12r134 (freq=251):
        Result (freq=2533): a6r118(2031) a12r134(502)
      Forming thread by copy 3:a7r119-a11r135 (freq=251):
        Result (freq=2533): a7r119(2031) a11r135(502)
      Forming thread by copy 4:a4r120-a10r136 (freq=251):
        Result (freq=3533): a4r120(3031) a10r136(502)
      Forming thread by copy 0:a0r116-a1r129 (freq=110):
        Result (freq=831): a0r116(501) a1r129(330)
      Pushing a5(r125,l0)(cost 0)
      Pushing a3(r127,l0)(cost 0)
      Forming thread by copy 1:a2r117-a13r133 (freq=251):
        Result (freq=1459): a2r117(957) a13r133(502)
        Making a2(r117,l0) colorable
      Pushing a8(r124,l0)(cost 0)
      Pushing a13(r133,l0)(cost 0)
      Pushing a9(r123,l0)(cost 0)
      Pushing a1(r129,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Pushing a2(r117,l0)(cost 9570)
      Pushing a18(r115,l0)(cost 0)
      Pushing a11(r135,l0)(cost 0)
      Pushing a7(r119,l0)(cost 0)
      Pushing a12(r134,l0)(cost 0)
      Pushing a6(r118,l0)(cost 0)
      Pushing a10(r136,l0)(cost 0)
      Pushing a4(r120,l0)(cost 0)
      Popping a4(r120,l0)  -- assign reg 3
      Popping a10(r136,l0)  -- assign reg 3
      Popping a6(r118,l0)  -- assign reg 1
      Popping a12(r134,l0)  -- assign reg 1
      Popping a7(r119,l0)  -- assign reg 2
      Popping a11(r135,l0)  -- assign reg 2
      Popping a18(r115,l0)  -- assign reg 4
      Popping a2(r117,l0)  -- assign reg 0
      Popping a0(r116,l0)  -- assign reg 0
      Popping a1(r129,l0)  -- assign reg 3
      Popping a9(r123,l0)  -- assign reg 4
      Popping a13(r133,l0)  -- assign reg 0
      Popping a8(r124,l0)  -- assign reg 4
      Popping a3(r127,l0)  -- assign reg 2
      Popping a5(r125,l0)  -- assign reg 4
Disposition:
   18:r115 l0     4    0:r116 l0     0    2:r117 l0     0    6:r118 l0     1
    7:r119 l0     2    4:r120 l0     3    9:r123 l0     4    8:r124 l0     4
    5:r125 l0     4    3:r127 l0     2    1:r129 l0     3   13:r133 l0     0
   12:r134 l0     1   11:r135 l0     2   10:r136 l0     3
New iteration of spill/restore move
+++Costs: overall -35140, reg -35140, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_Write_32b

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,9u} r13={1d,9u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,9u} r103={1d,8u} r115={1d,1u} r116={3d,1u} r117={1d,5u} r118={2d,6u} r119={2d,6u} r120={2d,6u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,2u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 129{50d,79u,0e} in 66{66 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 21 2 NOTE_INSN_FUNCTION_BEG)
(note 21 6 12 2 NOTE_INSN_DELETED)
(debug_insn 12 21 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":606:3 -1
     (nil))
(debug_insn 13 12 108 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":607:3 -1
     (nil))
(insn 108 13 2 2 (set (reg:SI 133)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 108 109 2 (set (reg/v/f:SI 117 [ hsram ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 109 2 19 2 (set (reg:SI 134)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 19 109 110 2 (set (reg:SI 123 [ hsram_13(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 110 19 111 2 (set (reg:SI 135)
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(insn 111 110 3 2 (set (reg:SI 136)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 111 14 2 (set (reg/v/f:SI 118 [ pAddress ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 14 3 15 2 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":607:18 -1
     (nil))
(debug_insn 15 14 4 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":608:3 -1
     (nil))
(insn 4 15 16 2 (set (reg/v/f:SI 119 [ pSrcBuffer ])
        (reg:SI 135)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 16 4 17 2 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":608:13 -1
     (nil))
(debug_insn 17 16 5 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:3 -1
     (nil))
(insn 5 17 22 2 (set (reg/v:SI 120 [ BufferSize ])
        (reg:SI 136)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":605:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 22 5 23 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ hsram_13(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ hsram_13(D)->State ])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":611:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 91)
(note 24 23 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(insn 27 26 28 3 (set (reg:SI 124 [ hsram_13(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ hsram_13(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ hsram_13(D)->Lock ])
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 95)
(note 30 29 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 42 30 31 4 NOTE_INSN_DELETED)
(debug_insn 31 42 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:5 -1
     (nil))
(insn 34 33 36 4 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 36 34 37 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":617:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 37 36 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 -1
     (nil))
(debug_insn 38 37 39 4 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 39 38 40 4 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 40 39 41 4 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 41 40 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:29 -1
     (nil))
(jump_insn 43 41 63 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 120 [ BufferSize ])
                        (const_int 0 [0]))
                    (label_ref:SI 66)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 66)
(code_label 63 43 44 5 98 (nil) [1 uses])
(note 44 63 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 58 44 45 5 NOTE_INSN_DELETED)
(debug_insn 45 58 46 5 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 46 45 47 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 47 46 48 5 (var_location:SI size (reg/v:SI 120 [ BufferSize ])) -1
     (nil))
(debug_insn 48 47 49 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:7 -1
     (nil))
(insn 49 48 50 5 (set (reg:SI 115 [ _3 ])
        (mem:SI (post_inc:SI (reg/v/f:SI 119 [ pSrcBuffer ])) [5 MEM[base: psrcbuff_28, offset: 0B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_INC (reg/v/f:SI 119 [ pSrcBuffer ])
        (nil)))
(insn 50 49 51 5 (set (mem/v:SI (post_inc:SI (reg/v/f:SI 118 [ pAddress ])) [5 *psramaddress_27+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":622:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_INC (reg/v/f:SI 118 [ pAddress ])
            (nil))))
(debug_insn 51 50 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":623:7 -1
     (nil))
(debug_insn 53 51 54 5 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":623:15 -1
     (nil))
(debug_insn 54 53 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":624:7 -1
     (nil))
(debug_insn 56 54 57 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":624:19 -1
     (nil))
(debug_insn 57 56 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:41 -1
     (nil))
(debug_insn 59 57 60 5 (var_location:SI psrcbuff (reg/v/f:SI 119 [ pSrcBuffer ])) -1
     (nil))
(debug_insn 60 59 61 5 (var_location:SI psramaddress (reg/v/f:SI 118 [ pAddress ])) -1
     (nil))
(debug_insn 61 60 62 5 (var_location:SI size (plus:SI (reg/v:SI 120 [ BufferSize ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 62 61 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:29 -1
     (nil))
(insn 64 62 65 5 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (plus:SI (reg/v:SI 120 [ BufferSize ])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0])))
            (set (reg/v:SI 120 [ BufferSize ])
                (plus:SI (reg/v:SI 120 [ BufferSize ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 1019 {thumb2_addsi3_compare0}
     (nil))
(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":620:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 63)
(code_label 66 65 67 6 97 (nil) [1 uses])
(note 67 66 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:5 -1
     (nil))
(insn 74 68 69 6 (set (reg:SI 129)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 69 74 71 6 (set (reg:SI 127)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 71 69 72 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_13(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":628:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(debug_insn 72 71 73 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(debug_insn 73 72 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(insn 76 73 77 6 (set (mem:QI (plus:SI (reg/v/f:SI 117 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_13(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hsram ])
        (nil)))
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":631:5 -1
     (nil))
(debug_insn 78 77 8 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":638:3 -1
     (nil))
(insn 8 78 112 6 (set (reg:SI 116 [ <retval> ])
        (reg:SI 129)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":638:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 112 8 113 6 (set (pc)
        (label_ref 79)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":638:10 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 113 112 91)
(code_label 91 113 90 7 99 (nil) [1 uses])
(note 90 91 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 90 114 7 (set (reg:SI 116 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":635:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 114 7 115 7 (set (pc)
        (label_ref 79)) 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 115 114 95)
(code_label 95 115 94 8 100 (nil) [1 uses])
(note 94 95 9 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 9 94 79 8 (set (reg:SI 116 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":614:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 79 9 80 9 96 (nil) [2 uses])
(note 80 79 85 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 85 80 86 9 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":639:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (nil)))
(insn 86 85 116 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":639:1 -1
     (nil))
(note 116 86 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Read_DMA (HAL_SRAM_Read_DMA, funcdef_no=341, decl_uid=9282, cgraph_uid=345, symbol_order=344)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;; 2 succs { 12 3 }
;; 3 succs { 9 4 }
;; 4 succs { 14 }
;; 5 succs { 14 }
;; 6 succs { 14 }
;; 7 succs { 14 }
;; 8 succs { 5 }
;; 9 succs { 10 8 }
;; 10 succs { 6 }
;; 11 succs { 5 }
;; 12 succs { 7 13 }
;; 13 succs { 11 }
;; 14 succs { 1 }
Will split live ranges of parameters at BB 5
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;; 2 succs { 12 3 }
;; 3 succs { 9 4 }
;; 4 succs { 14 }
;; 5 succs { 14 }
;; 6 succs { 14 }
;; 7 succs { 14 }
;; 8 succs { 5 }
;; 9 succs { 10 8 }
;; 10 succs { 6 }
;; 11 succs { 5 }
;; 12 succs { 7 13 }
;; 13 succs { 11 }
;; 14 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 144 uninteresting
Reg 120 uninteresting (no unique first use)
Reg 145: local to bb 2 def dominates all uses has unique first use
Reg 126: local to bb 2 def dominates all uses has unique first use
Reg 146: local to bb 2 def dominates all uses has unique first use
Reg 147: local to bb 2 def dominates all uses has unique first use
Reg 121: def dominates all uses has unique first use
Reg 122: def dominates all uses has unique first use
Reg 123: def dominates all uses has unique first use
Reg 116 uninteresting (no unique first use)
Reg 127 uninteresting
Reg 148: local to bb 5 def dominates all uses has unique first use
Reg 129: local to bb 5 def dominates all uses has unique first use
Reg 132 uninteresting
Reg 134 uninteresting
Reg 136 uninteresting
Reg 137 uninteresting
Reg 140 uninteresting
Reg 142 uninteresting
Reg 143 uninteresting
Reg 121 not local to one basic block
Reg 122 not local to one basic block
Reg 123 not local to one basic block
Found def insn 15 for 126 to be not moveable
Ignoring reg 129 with equiv init insn
Found def insn 123 for 145 to be not moveable
Found def insn 124 for 146 to be not moveable
Found def insn 125 for 147 to be not moveable
Found def insn 126 for 148 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;; 2 succs { 12 3 }
;; 3 succs { 9 4 }
;; 4 succs { 14 }
;; 5 succs { 14 }
;; 6 succs { 14 }
;; 7 succs { 14 }
;; 8 succs { 5 }
;; 9 succs { 10 8 }
;; 10 succs { 6 }
;; 11 succs { 5 }
;; 12 succs { 7 13 }
;; 13 succs { 11 }
;; 14 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 127: (insn_list:REG_DEP_TRUE 30 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 43 (nil))
init_insns for 132: (insn_list:REG_DEP_TRUE 55 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 60 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 66 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 89 (nil))
init_insns for 142: (insn_list:REG_DEP_TRUE 95 (nil))

Pass 1 for finding pseudo/allocno costs

    r148: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:46515,46515 VFP_LO_REGS:46515,46515 ALL_REGS:31515,31515 MEM:31010,31010
  a1(r116,l0) costs: GENERAL_REGS:0,0 MEM:18270,18270
  a2(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:67995,67995 VFP_LO_REGS:67995,67995 ALL_REGS:67995,67995 MEM:45330,45330
  a3(r121,l0) costs: GENERAL_REGS:986,986 VFP_D0_D7_REGS:29790,29790 VFP_LO_REGS:29790,29790 ALL_REGS:22395,22395 MEM:19860,19860
  a4(r122,l0) costs: GENERAL_REGS:986,986 VFP_D0_D7_REGS:29790,29790 VFP_LO_REGS:29790,29790 ALL_REGS:22395,22395 MEM:19860,19860
  a5(r123,l0) costs: GENERAL_REGS:986,986 VFP_D0_D7_REGS:29790,29790 VFP_LO_REGS:29790,29790 ALL_REGS:22395,22395 MEM:19860,19860
  a6(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a7(r113,l0) costs: LO_REGS:986,986 HI_REGS:2956,2956 CALLER_SAVE_REGS:2956,2956 EVEN_REG:2956,2956 GENERAL_REGS:1970,1970 VFP_D0_D7_REGS:36945,36945 VFP_LO_REGS:36945,36945 ALL_REGS:29550,29550 MEM:24630,24630
  a8(r142,l0) costs: LO_REGS:0,0 HI_REGS:668,668 CALLER_SAVE_REGS:668,668 EVEN_REG:668,668 GENERAL_REGS:668,668 VFP_D0_D7_REGS:5010,5010 VFP_LO_REGS:5010,5010 ALL_REGS:5010,5010 MEM:3340,3340
  a9(r140,l0) costs: GENERAL_REGS:0,0 MEM:3340,3340
  a10(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6720,6720 VFP_LO_REGS:6720,6720 ALL_REGS:6720,6720 MEM:4480,4480
  a11(r136,l0) costs: LO_REGS:0,0 HI_REGS:1300,1300 CALLER_SAVE_REGS:1300,1300 EVEN_REG:1300,1300 GENERAL_REGS:1300,1300 VFP_D0_D7_REGS:9750,9750 VFP_LO_REGS:9750,9750 ALL_REGS:9750,9750 MEM:6500,6500
  a12(r134,l0) costs: GENERAL_REGS:0,0 MEM:6500,6500
  a13(r132,l0) costs: GENERAL_REGS:0,0 MEM:6500,6500
  a14(r129,l0) costs: GENERAL_REGS:0,0 MEM:9860,9860
  a15(r148,l0) costs: GENERAL_REGS:986,986 VFP_D0_D7_REGS:22185,22185 VFP_LO_REGS:22185,22185 ALL_REGS:14790,14790 MEM:14790,14790
  a16(r127,l0) costs: LO_REGS:0,0 HI_REGS:1972,1972 CALLER_SAVE_REGS:1972,1972 EVEN_REG:1972,1972 GENERAL_REGS:1972,1972 VFP_D0_D7_REGS:14790,14790 VFP_LO_REGS:14790,14790 ALL_REGS:14790,14790 MEM:9860,9860
  a17(r126,l0) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a18(r147,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a19(r146,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a20(r145,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a21(r144,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 112(l0): point = 0
   Insn 111(l0): point = 2
   Insn 134(l0): point = 5
   Insn 9(l0): point = 7
   Insn 132(l0): point = 10
   Insn 7(l0): point = 12
   Insn 140(l0): point = 15
   Insn 130(l0): point = 18
   Insn 45(l0): point = 20
   Insn 38(l0): point = 22
   Insn 43(l0): point = 24
   Insn 126(l0): point = 26
   Insn 37(l0): point = 28
   Insn 36(l0): point = 30
   Insn 31(l0): point = 32
   Insn 30(l0): point = 34
   Insn 35(l0): point = 36
   Insn 34(l0): point = 38
   Insn 33(l0): point = 40
   Insn 136(l0): point = 43
   Insn 67(l0): point = 45
   Insn 66(l0): point = 47
   Insn 65(l0): point = 49
   Insn 62(l0): point = 51
   Insn 60(l0): point = 53
   Insn 57(l0): point = 55
   Insn 55(l0): point = 57
   Insn 77(l0): point = 60
   Insn 76(l0): point = 62
   Insn 75(l0): point = 64
   Insn 142(l0): point = 67
   Insn 96(l0): point = 69
   Insn 95(l0): point = 71
   Insn 94(l0): point = 73
   Insn 91(l0): point = 75
   Insn 89(l0): point = 77
   Insn 86(l0): point = 79
   Insn 146(l0): point = 82
   Insn 105(l0): point = 85
   Insn 104(l0): point = 87
   Insn 103(l0): point = 89
   Insn 128(l0): point = 92
   Insn 8(l0): point = 94
   Insn 24(l0): point = 97
   Insn 23(l0): point = 99
   Insn 21(l0): point = 102
   Insn 20(l0): point = 104
   Insn 17(l0): point = 106
   Insn 5(l0): point = 108
   Insn 4(l0): point = 110
   Insn 3(l0): point = 112
   Insn 125(l0): point = 114
   Insn 124(l0): point = 116
   Insn 15(l0): point = 118
   Insn 123(l0): point = 120
   Insn 2(l0): point = 122
   Insn 122(l0): point = 124
 a0(r119): [92..94] [18..22] [10..12] [3..7]
 a1(r116): [100..106] [80..91]
 a2(r120): [97..122] [21..91]
 a3(r121): [97..112] [37..91]
 a4(r122): [97..110] [39..91]
 a5(r123): [97..108] [41..91]
 a6(r143): [88..89]
 a7(r113): [67..73] [31..49]
 a8(r142): [70..71]
 a9(r140): [76..77]
 a10(r137): [63..64]
 a11(r136): [46..47]
 a12(r134): [52..53]
 a13(r132): [56..57]
 a14(r129): [21..24]
 a15(r148): [23..26]
 a16(r127): [33..34]
 a17(r126): [105..118]
 a18(r147): [109..114]
 a19(r146): [111..116]
 a20(r145): [113..120]
 a21(r144): [123..124]
Compressing live ranges: from 127 to 36 - 28%
Ranges after the compression:
 a0(r119): [24..25] [0..5]
 a1(r116): [26..27] [22..23]
 a2(r120): [26..33] [4..23]
 a3(r121): [26..31] [10..23]
 a4(r122): [26..29] [10..23]
 a5(r123): [26..27] [10..23]
 a6(r143): [22..23]
 a7(r113): [18..19] [8..11]
 a8(r142): [18..19]
 a9(r140): [20..21]
 a10(r137): [16..17]
 a11(r136): [10..11]
 a12(r134): [12..13]
 a13(r132): [14..15]
 a14(r129): [4..7]
 a15(r148): [6..7]
 a16(r127): [8..9]
 a17(r126): [26..33]
 a18(r147): [28..33]
 a19(r146): [30..33]
 a20(r145): [32..33]
 a21(r144): [34..35]
+++Allocating 168 bytes for conflict table (uncompressed size 176)
;; a0(r119,l0) conflicts: a14(r129,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r116,l0) conflicts: a2(r120,l0) a5(r123,l0) a4(r122,l0) a3(r121,l0) a6(r143,l0) a17(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r120,l0) conflicts: a0(r119,l0) a14(r129,l0) a15(r148,l0) a16(r127,l0) a7(r113,l0) a11(r136,l0) a5(r123,l0) a4(r122,l0) a3(r121,l0) a12(r134,l0) a13(r132,l0) a10(r137,l0) a8(r142,l0) a9(r140,l0) a6(r143,l0) a1(r116,l0) a17(r126,l0) a18(r147,l0) a19(r146,l0) a20(r145,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a3(r121,l0) conflicts: a2(r120,l0) a7(r113,l0) a11(r136,l0) a5(r123,l0) a4(r122,l0) a12(r134,l0) a13(r132,l0) a10(r137,l0) a8(r142,l0) a9(r140,l0) a6(r143,l0) a1(r116,l0) a17(r126,l0) a18(r147,l0) a19(r146,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a4(r122,l0) conflicts: a2(r120,l0) a7(r113,l0) a11(r136,l0) a5(r123,l0) a3(r121,l0) a12(r134,l0) a13(r132,l0) a10(r137,l0) a8(r142,l0) a9(r140,l0) a6(r143,l0) a1(r116,l0) a17(r126,l0) a18(r147,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a5(r123,l0) conflicts: a2(r120,l0) a7(r113,l0) a11(r136,l0) a4(r122,l0) a3(r121,l0) a12(r134,l0) a13(r132,l0) a10(r137,l0) a8(r142,l0) a9(r140,l0) a6(r143,l0) a1(r116,l0) a17(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r143,l0) conflicts: a2(r120,l0) a5(r123,l0) a4(r122,l0) a3(r121,l0) a1(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r113,l0) conflicts: a2(r120,l0) a16(r127,l0) a11(r136,l0) a5(r123,l0) a4(r122,l0) a3(r121,l0) a8(r142,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a8(r142,l0) conflicts: a2(r120,l0) a7(r113,l0) a5(r123,l0) a4(r122,l0) a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r140,l0) conflicts: a2(r120,l0) a5(r123,l0) a4(r122,l0) a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r137,l0) conflicts: a2(r120,l0) a5(r123,l0) a4(r122,l0) a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r136,l0) conflicts: a2(r120,l0) a7(r113,l0) a5(r123,l0) a4(r122,l0) a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r134,l0) conflicts: a2(r120,l0) a5(r123,l0) a4(r122,l0) a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r132,l0) conflicts: a2(r120,l0) a5(r123,l0) a4(r122,l0) a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r129,l0) conflicts: a0(r119,l0) a2(r120,l0) a15(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r148,l0) conflicts: a14(r129,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r127,l0) conflicts: a2(r120,l0) a7(r113,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a17(r126,l0) conflicts: a2(r120,l0) a5(r123,l0) a4(r122,l0) a3(r121,l0) a1(r116,l0) a18(r147,l0) a19(r146,l0) a20(r145,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a18(r147,l0) conflicts: a2(r120,l0) a4(r122,l0) a3(r121,l0) a17(r126,l0) a19(r146,l0) a20(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r146,l0) conflicts: a2(r120,l0) a3(r121,l0) a17(r126,l0) a18(r147,l0) a20(r145,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a20(r145,l0) conflicts: a2(r120,l0) a17(r126,l0) a18(r147,l0) a19(r146,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a21(r144,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r119)<->a15(r148)@493:move
  cp1:a2(r120)<->a21(r144)@1000:move
  cp2:a3(r121)<->a20(r145)@1000:move
  cp3:a4(r122)<->a19(r146)@1000:move
  cp4:a5(r123)<->a18(r147)@1000:move
  pref0:a0(r119)<-hr0@2000
  pref1:a5(r123)<-hr3@986
  pref2:a4(r122)<-hr2@986
  pref3:a3(r121)<-hr1@986
  pref4:a7(r113)<-hr0@986
  pref5:a15(r148)<-hr0@986
  pref6:a21(r144)<-hr0@2000
  pref7:a20(r145)<-hr1@2000
  pref8:a19(r146)<-hr2@2000
  pref9:a18(r147)<-hr3@2000
  regions=1, blocks=15, points=36
    allocnos=22 (big 0), copies=5, conflicts=0, ranges=29

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r119 1r116 2r120 3r121 4r122 5r123 6r143 7r113 8r142 9r140 10r137 11r136 12r134 13r132 14r129 15r148 16r127 17r126 18r147 19r146 20r145 21r144
    modified regnos: 113 116 119 120 121 122 123 126 127 129 132 134 136 137 140 142 143 144 145 146 147 148
    border:
    Pressure: GENERAL_REGS=7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@412080
          2:( 0-2 4-12 14)@157692
            3:( 0-1 4-12 14)@217692
              4:( 0 4-12 14)@186952
                5:( 4-11)@90660
      Allocno a0r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r120 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a3r121 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15-106)
      Allocno a4r122 of GENERAL_REGS(14) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15-106)
      Allocno a5r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r113 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a8r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r148 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a16r127 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a17r126 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15-106)
      Allocno a18r147 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a19r146 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15 48-106)
      Allocno a20r145 of ALL_REGS(46) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15 48-106)
      Allocno a21r144 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15 48-106)
      Forming thread by copy 4:a5r123-a18r147 (freq=1000):
        Result (freq=3493): a5r123(1493) a18r147(2000)
      Forming thread by copy 0:a0r119-a15r148 (freq=493):
        Result (freq=3087): a0r119(2101) a15r148(986)
      Pushing a9(r140,l0)(cost 0)
      Pushing a8(r142,l0)(cost 0)
      Forming thread by copy 3:a4r122-a19r146 (freq=1000):
        Result (freq=3493): a4r122(1493) a19r146(2000)
        Making a4(r122,l0) colorable
      Pushing a10(r137,l0)(cost 0)
      Pushing a13(r132,l0)(cost 0)
      Forming thread by copy 2:a3r121-a20r145 (freq=1000):
        Result (freq=3493): a3r121(1493) a20r145(2000)
        Making a3(r121,l0) colorable
      Pushing a12(r134,l0)(cost 0)
      Pushing a11(r136,l0)(cost 0)
      Pushing a6(r143,l0)(cost 0)
      Pushing a16(r127,l0)(cost 0)
      Pushing a14(r129,l0)(cost 0)
      Pushing a1(r116,l0)(cost 0)
      Pushing a7(r113,l0)(cost 0)
      Pushing a21(r144,l0)(cost 0)
      Pushing a3(r121,l0)(cost 20846)
      Pushing a20(r145,l0)(cost 0)
      Forming thread by copy 1:a2r120-a21r144 (freq=1000):
        Result (freq=6533): a2r120(4533) a21r144(2000)
        Making a2(r120,l0) colorable
      Pushing a4(r122,l0)(cost 20846)
      Pushing a19(r146,l0)(cost 0)
      Pushing a17(r126,l0)(cost 0)
      Pushing a15(r148,l0)(cost 0)
      Pushing a0(r119,l0)(cost 0)
      Pushing a5(r123,l0)(cost 0)
      Pushing a18(r147,l0)(cost 0)
      Pushing a2(r120,l0)(cost 45330)
      Popping a2(r120,l0)  -- assign reg 4
      Popping a18(r147,l0)  -- assign reg 3
      Popping a5(r123,l0)  -- assign reg 3
      Popping a0(r119,l0)  -- assign reg 0
      Popping a15(r148,l0)  -- assign reg 0
      Popping a17(r126,l0)  -- assign reg 0
      Popping a19(r146,l0)  -- assign reg 2
      Popping a4(r122,l0)  -- assign reg 2
      Popping a20(r145,l0)  -- assign reg 1
      Popping a3(r121,l0)  -- assign reg 1
      Popping a21(r144,l0)  -- assign reg 0
      Popping a7(r113,l0)  -- assign reg 0
      Popping a1(r116,l0)  -- assign reg 12
      Popping a14(r129,l0)  -- assign reg 3
      Popping a16(r127,l0)  -- assign reg 5
      Popping a6(r143,l0)  -- assign reg 0
      Popping a11(r136,l0)  -- assign reg 5
      Popping a12(r134,l0)  -- assign reg 0
      Popping a13(r132,l0)  -- assign reg 0
      Popping a10(r137,l0)  -- assign reg 0
      Popping a8(r142,l0)  -- assign reg 5
      Popping a9(r140,l0)  -- assign reg 0
Disposition:
    7:r113 l0     0    1:r116 l0    12    0:r119 l0     0    2:r120 l0     4
    3:r121 l0     1    4:r122 l0     2    5:r123 l0     3   17:r126 l0     0
   16:r127 l0     5   14:r129 l0     3   13:r132 l0     0   12:r134 l0     0
   11:r136 l0     5   10:r137 l0     0    9:r140 l0     0    8:r142 l0     5
    6:r143 l0     0   21:r144 l0     0   20:r145 l0     1   19:r146 l0     2
   18:r147 l0     3   15:r148 l0     0
New iteration of spill/restore move
+++Costs: overall -131748, reg -131748, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_Read_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={3d,2u} r7={1d,14u} r12={2d} r13={1d,15u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={5d,4u} r101={1d} r102={1d,14u} r103={1d,13u} r104={1d} r105={1d} r106={1d} r113={2d,4u} r116={1d,3u} r119={4d,2u} r120={1d,10u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,2u} r127={1d,1u} r129={1d,1u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r137={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 250{141d,109u,0e} in 82{81 regular + 1 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":653:3 -1
     (nil))
(debug_insn 13 12 122 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:3 -1
     (nil))
(insn 122 13 2 2 (set (reg:SI 144)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 122 123 2 (set (reg/v/f:SI 120 [ hsram ])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 123 2 15 2 (set (reg:SI 145)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 15 123 124 2 (set (reg:SI 126 [ hsram_11(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 124 15 125 2 (set (reg:SI 146)
        (reg:SI 2 r2 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pDstBuffer ])
        (nil)))
(insn 125 124 3 2 (set (reg:SI 147)
        (reg:SI 3 r3 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ BufferSize ])
        (nil)))
(insn 3 125 4 2 (set (reg/v/f:SI 121 [ pAddress ])
        (reg:SI 145)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 122 [ pDstBuffer ])
        (reg:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 5 4 17 2 (set (reg/v:SI 123 [ BufferSize ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":652:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 17 5 18 2 (set (reg/v:SI 116 [ state ])
        (zero_extend:SI (subreg:QI (reg:SI 126 [ hsram_11(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(debug_insn 18 17 19 2 (var_location:QI state (subreg:QI (reg/v:SI 116 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":654:25 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126 [ hsram_11(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ hsram_11(D)->State ])
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 99)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 116 [ state ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:39 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 116 [ state ])
        (nil)))
(jump_insn 24 23 27 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":657:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 71)
(note 27 24 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 27 128 4 (set (reg/v:SI 119 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":684:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 128 8 129 4 (set (pc)
        (label_ref 127)) 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 129 128 68)
(code_label 68 129 28 5 110 (nil) [2 uses])
(note 28 68 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 33 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:5 -1
     (nil))
(insn 33 29 34 5 (set (reg:SI 3 r3)
        (reg/v:SI 123 [ BufferSize ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ BufferSize ])
        (nil)))
(insn 34 33 35 5 (set (reg:SI 2 r2)
        (reg/v/f:SI 122 [ pDstBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ pDstBuffer ])
        (nil)))
(insn 35 34 30 5 (set (reg:SI 1 r1)
        (reg/v/f:SI 121 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 121 [ pAddress ])
        (nil)))
(insn 30 35 31 5 (set (reg/f:SI 127)
        (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)
        (nil)))
(insn 31 30 32 5 (set (mem/f:SI (plus:SI (reg/f:SI 113 [ _3 ])
                (const_int 52 [0x34])) [8 prephitmp_14->XferErrorCallback+0 S4 A32])
        (reg/f:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":674:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (nil)))
(debug_insn 32 31 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:5 -1
     (nil))
(insn 36 32 37 5 (set (reg:SI 0 r0)
        (reg/f:SI 113 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _3 ])
        (nil)))
(call_insn 37 36 126 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 126 37 43 5 (set (reg:SI 148)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 43 126 38 5 (set (reg:SI 129)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 38 43 40 5 (set (reg/v:SI 119 [ <retval> ])
        (reg:SI 148)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(debug_insn 40 38 41 5 (var_location:QI status (subreg:QI (reg/v:SI 119 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":677:14 -1
     (nil))
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
(debug_insn 42 41 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
(insn 45 42 46 5 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_DEAD (reg/v/f:SI 120 [ hsram ])
            (nil))))
(debug_insn 46 45 130 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 -1
     (nil))
(jump_insn 130 46 131 5 (set (pc)
        (label_ref 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":680:5 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 131 130 117)
(code_label 117 131 116 6 113 (nil) [1 uses])
(note 116 117 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 116 132 6 (set (reg/v:SI 119 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 132 7 133 6 (set (pc)
        (label_ref 127)) 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 133 132 121)
(code_label 121 133 120 7 114 (nil) [1 uses])
(note 120 121 9 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 9 120 49 7 (set (reg/v:SI 119 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 49 9 134 7 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(jump_insn 134 49 135 7 (set (pc)
        (label_ref 127)) 284 {*arm_jump}
     (nil)
 -> 127)
(barrier 135 134 138)
(code_label 138 135 53 8 116 (nil) [1 uses])
(note 53 138 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 55 54 57 8 (set (reg:SI 132)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 57 55 58 8 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 132) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(debug_insn 58 57 59 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 59 58 60 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:5 -1
     (nil))
(insn 60 59 62 8 (set (reg:SI 134)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 62 60 63 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 63 62 64 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":666:5 -1
     (nil))
(debug_insn 64 63 65 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:7 -1
     (nil))
(insn 65 64 66 8 (set (reg/f:SI 113 [ _3 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 84 [0x54])) [6 hsram_11(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 8 (set (reg/f:SI 136)
        (symbol_ref:SI ("SRAM_DMACpltProt") [flags 0x3]  <function_decl 0000000006b92c00 SRAM_DMACpltProt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SRAM_DMACpltProt") [flags 0x3]  <function_decl 0000000006b92c00 SRAM_DMACpltProt>)
        (nil)))
(insn 67 66 136 8 (set (mem/f:SI (plus:SI (reg/f:SI 113 [ _3 ])
                (const_int 44 [0x2c])) [8 _3->XferCpltCallback+0 S4 A32])
        (reg/f:SI 136)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":672:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (nil)))
(jump_insn 136 67 137 8 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 137 136 71)
(code_label 71 137 72 9 108 (nil) [1 uses])
(note 72 71 73 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 74 73 75 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 75 74 76 9 (set (reg:SI 137 [ hsram_11(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 76 75 77 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ hsram_11(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ hsram_11(D)->Lock ])
        (nil)))
(jump_insn 77 76 139 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 138)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 138)
(note 139 77 140 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(jump_insn 140 139 141 10 (set (pc)
        (label_ref 117)) 284 {*arm_jump}
     (nil)
 -> 117)
(barrier 141 140 145)
(code_label 145 141 82 11 117 (nil) [1 uses])
(note 82 145 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 86 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 86 83 87 11 (set (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg/v:SI 116 [ state ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v:SI 116 [ state ])
        (nil)))
(debug_insn 87 86 88 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 88 87 89 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:5 -1
     (nil))
(insn 89 88 91 11 (set (reg:SI 140)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 91 89 92 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":663:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 92 91 93 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":666:5 -1
     (nil))
(debug_insn 93 92 94 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:7 -1
     (nil))
(insn 94 93 95 11 (set (reg/f:SI 113 [ _3 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 120 [ hsram ])
                (const_int 84 [0x54])) [6 hsram_11(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 94 96 11 (set (reg/f:SI 142)
        (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)
        (nil)))
(insn 96 95 142 11 (set (mem/f:SI (plus:SI (reg/f:SI 113 [ _3 ])
                (const_int 44 [0x2c])) [8 _2->XferCpltCallback+0 S4 A32])
        (reg/f:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":668:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (nil)))
(jump_insn 142 96 143 11 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 143 142 99)
(code_label 99 143 100 12 107 (nil) [1 uses])
(note 100 99 101 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 101 100 102 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(debug_insn 102 101 103 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 -1
     (nil))
(insn 103 102 104 12 (set (reg:SI 143 [ hsram_11(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 120 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 104 103 105 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 143 [ hsram_11(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ hsram_11(D)->Lock ])
        (nil)))
(jump_insn 105 104 144 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 121)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":660:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 543474436 (nil)))
 -> 121)
(note 144 105 146 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 146 144 147 13 (set (pc)
        (label_ref 145)) 284 {*arm_jump}
     (nil)
 -> 145)
(barrier 147 146 127)
(code_label 127 147 113 14 115 (nil) [4 uses])
(note 113 127 111 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 111 113 112 14 (set (reg/i:SI 0 r0)
        (reg/v:SI 119 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":688:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ <retval> ])
        (nil)))
(insn 112 111 148 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":688:1 -1
     (nil))
(note 148 112 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_Write_DMA (HAL_SRAM_Write_DMA, funcdef_no=342, decl_uid=9287, cgraph_uid=346, symbol_order=345)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 5 }
;; 3 succs { 6 4 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Will split live ranges of parameters at BB 4
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 5 }
;; 3 succs { 6 4 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 137 uninteresting
Reg 119: def dominates all uses has unique first use
Reg 138: local to bb 2 def dominates all uses has unique first use
Reg 125: local to bb 2 def dominates all uses has unique first use
Reg 139: local to bb 2 def dominates all uses has unique first use
Reg 120: def dominates all uses has unique first use
Reg 121: def dominates all uses has unique first use
Reg 113: def dominates all uses has unique first use
Reg 126 uninteresting
Reg 129 uninteresting
Reg 115: local to bb 4 def dominates all uses has unique first use
Reg 131 uninteresting
Reg 132 uninteresting
Reg 140: local to bb 4 def dominates all uses has unique first use
Reg 134: local to bb 4 def dominates all uses has unique first use
Reg 113 not local to one basic block
Found def insn 36 for 115 to be not moveable
Reg 119 not local to one basic block
Reg 120 not local to one basic block
Reg 121 not local to one basic block
Found def insn 14 for 125 to be not moveable
Ignoring reg 134 with equiv init insn
Found def insn 76 for 138 to be not moveable
Found def insn 77 for 139 to be not moveable
Found def insn 78 for 140 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 5 }
;; 3 succs { 6 4 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 129: (insn_list:REG_DEP_TRUE 32 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 37 (nil))
init_insns for 132: (insn_list:REG_DEP_TRUE 40 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 53 (nil))

Pass 1 for finding pseudo/allocno costs

    r140: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r118,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44985,44985 VFP_LO_REGS:44985,44985 ALL_REGS:29985,29985 MEM:29990,29990
  a1(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:50880,50880 VFP_LO_REGS:50880,50880 ALL_REGS:50880,50880 MEM:33920,33920
  a2(r134,l0) costs: GENERAL_REGS:0,0 MEM:5260,5260
  a3(r140,l0) costs: GENERAL_REGS:526,526 VFP_D0_D7_REGS:11835,11835 VFP_LO_REGS:11835,11835 ALL_REGS:7890,7890 MEM:7890,7890
  a4(r115,l0) costs: LO_REGS:526,526 HI_REGS:1578,1578 CALLER_SAVE_REGS:1578,1578 EVEN_REG:1578,1578 GENERAL_REGS:1052,1052 VFP_D0_D7_REGS:19725,19725 VFP_LO_REGS:19725,19725 ALL_REGS:15780,15780 MEM:13150,13150
  a5(r132,l0) costs: LO_REGS:0,0 HI_REGS:1052,1052 CALLER_SAVE_REGS:1052,1052 EVEN_REG:1052,1052 GENERAL_REGS:1052,1052 VFP_D0_D7_REGS:7890,7890 VFP_LO_REGS:7890,7890 ALL_REGS:7890,7890 MEM:5260,5260
  a6(r131,l0) costs: LO_REGS:0,0 HI_REGS:1052,1052 CALLER_SAVE_REGS:1052,1052 EVEN_REG:1052,1052 GENERAL_REGS:1052,1052 VFP_D0_D7_REGS:7890,7890 VFP_LO_REGS:7890,7890 ALL_REGS:7890,7890 MEM:5260,5260
  a7(r121,l0) costs: GENERAL_REGS:526,526 VFP_D0_D7_REGS:22890,22890 VFP_LO_REGS:22890,22890 ALL_REGS:18945,18945 MEM:15260,15260
  a8(r120,l0) costs: GENERAL_REGS:526,526 VFP_D0_D7_REGS:22890,22890 VFP_LO_REGS:22890,22890 ALL_REGS:18945,18945 MEM:15260,15260
  a9(r129,l0) costs: GENERAL_REGS:0,0 MEM:5260,5260
  a10(r113,l0) costs: GENERAL_REGS:0,0 MEM:12630,12630
  a11(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a12(r125,l0) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a13(r139,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a14(r138,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a15(r137,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 65(l0): point = 0
   Insn 64(l0): point = 2
   Insn 8(l0): point = 5
   Insn 81(l0): point = 8
   Insn 7(l0): point = 10
   Insn 79(l0): point = 13
   Insn 55(l0): point = 15
   Insn 48(l0): point = 17
   Insn 53(l0): point = 19
   Insn 78(l0): point = 21
   Insn 47(l0): point = 23
   Insn 46(l0): point = 25
   Insn 41(l0): point = 27
   Insn 40(l0): point = 29
   Insn 38(l0): point = 31
   Insn 37(l0): point = 33
   Insn 45(l0): point = 35
   Insn 44(l0): point = 37
   Insn 36(l0): point = 39
   Insn 34(l0): point = 41
   Insn 32(l0): point = 43
   Insn 29(l0): point = 45
   Insn 24(l0): point = 48
   Insn 23(l0): point = 50
   Insn 22(l0): point = 52
   Insn 18(l0): point = 55
   Insn 17(l0): point = 57
   Insn 16(l0): point = 59
   Insn 4(l0): point = 61
   Insn 3(l0): point = 63
   Insn 77(l0): point = 65
   Insn 14(l0): point = 67
   Insn 76(l0): point = 69
   Insn 2(l0): point = 71
   Insn 75(l0): point = 73
 a0(r118): [13..17] [8..10] [3..5]
 a1(r119): [16..71]
 a2(r134): [16..19]
 a3(r140): [18..21]
 a4(r115): [26..39]
 a5(r132): [28..29]
 a6(r131): [32..33]
 a7(r121): [36..61]
 a8(r120): [38..63]
 a9(r129): [42..43]
 a10(r113): [46..59]
 a11(r126): [51..52]
 a12(r125): [58..67]
 a13(r139): [62..65]
 a14(r138): [64..69]
 a15(r137): [72..73]
Compressing live ranges: from 76 to 26 - 34%
Ranges after the compression:
 a0(r118): [0..5]
 a1(r119): [4..23]
 a2(r134): [4..7]
 a3(r140): [6..7]
 a4(r115): [8..13]
 a5(r132): [8..9]
 a6(r131): [10..11]
 a7(r121): [12..19]
 a8(r120): [12..21]
 a9(r129): [14..15]
 a10(r113): [16..19]
 a11(r126): [16..17]
 a12(r125): [18..23]
 a13(r139): [20..23]
 a14(r138): [22..23]
 a15(r137): [24..25]
+++Allocating 120 bytes for conflict table (uncompressed size 128)
;; a0(r118,l0) conflicts: a2(r134,l0) a1(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r119,l0) conflicts: a0(r118,l0) a2(r134,l0) a3(r140,l0) a5(r132,l0) a4(r115,l0) a6(r131,l0) a7(r121,l0) a8(r120,l0) a9(r129,l0) a11(r126,l0) a10(r113,l0) a12(r125,l0) a13(r139,l0) a14(r138,l0)
;;     total conflict hard regs: 0-3 12 14
;;     conflict hard regs: 0-3 12 14

;; a2(r134,l0) conflicts: a0(r118,l0) a1(r119,l0) a3(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r140,l0) conflicts: a2(r134,l0) a1(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r115,l0) conflicts: a1(r119,l0) a5(r132,l0) a6(r131,l0) a7(r121,l0) a8(r120,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a5(r132,l0) conflicts: a1(r119,l0) a4(r115,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a6(r131,l0) conflicts: a1(r119,l0) a4(r115,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3

;; a7(r121,l0) conflicts: a1(r119,l0) a4(r115,l0) a8(r120,l0) a9(r129,l0) a11(r126,l0) a10(r113,l0) a12(r125,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a8(r120,l0) conflicts: a1(r119,l0) a4(r115,l0) a7(r121,l0) a9(r129,l0) a11(r126,l0) a10(r113,l0) a12(r125,l0) a13(r139,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a9(r129,l0) conflicts: a1(r119,l0) a7(r121,l0) a8(r120,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a10(r113,l0) conflicts: a1(r119,l0) a7(r121,l0) a8(r120,l0) a11(r126,l0) a12(r125,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a11(r126,l0) conflicts: a1(r119,l0) a7(r121,l0) a8(r120,l0) a10(r113,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a12(r125,l0) conflicts: a1(r119,l0) a7(r121,l0) a8(r120,l0) a10(r113,l0) a13(r139,l0) a14(r138,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a13(r139,l0) conflicts: a1(r119,l0) a8(r120,l0) a12(r125,l0) a14(r138,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a14(r138,l0) conflicts: a1(r119,l0) a12(r125,l0) a13(r139,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a15(r137,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r118)<->a3(r140)@263:move
  cp1:a1(r119)<->a15(r137)@1000:move
  cp2:a8(r120)<->a14(r138)@1000:move
  cp3:a7(r121)<->a13(r139)@1000:move
  pref0:a0(r118)<-hr0@2000
  pref1:a8(r120)<-hr2@526
  pref2:a7(r121)<-hr1@526
  pref3:a4(r115)<-hr0@526
  pref4:a3(r140)<-hr0@526
  pref5:a15(r137)<-hr0@2000
  pref6:a14(r138)<-hr1@2000
  pref7:a13(r139)<-hr2@2000
  regions=1, blocks=8, points=26
    allocnos=16 (big 0), copies=4, conflicts=0, ranges=16

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r118 1r119 2r134 3r140 4r115 5r132 6r131 7r121 8r120 9r129 10r113 11r126 12r125 13r139 14r138 15r137
    modified regnos: 113 115 118 119 120 121 125 126 129 131 132 134 137 138 139 140
    border:
    Pressure: GENERAL_REGS=7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@157008
          2:( 0-2 4-12 14)@196952
            3:( 0-1 4-12 14)@207572
              4:( 0 4-12 14)@164392
                5:( 4-11)@67840
      Allocno a0r118 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r119 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0-3 12-106)
      Allocno a2r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r140 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a4r115 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a5r132 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a6r131 of GENERAL_REGS(14) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15-106)
      Allocno a7r121 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15-106)
      Allocno a8r120 of GENERAL_REGS(14) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15-106)
      Allocno a9r129 of GENERAL_REGS(14) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15-106)
      Allocno a10r113 of GENERAL_REGS(14) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15-106)
      Allocno a11r126 of GENERAL_REGS(14) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15-106)
      Allocno a12r125 of GENERAL_REGS(14) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15-106)
      Allocno a13r139 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15 48-106)
      Allocno a14r138 of ALL_REGS(46) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15 48-106)
      Allocno a15r137 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15 48-106)
      Forming thread by copy 2:a8r120-a14r138 (freq=1000):
        Result (freq=3263): a8r120(1263) a14r138(2000)
      Forming thread by copy 3:a7r121-a13r139 (freq=1000):
        Result (freq=3263): a7r121(1263) a13r139(2000)
      Forming thread by copy 0:a0r118-a3r140 (freq=263):
        Result (freq=2525): a0r118(1999) a3r140(526)
      Pushing a9(r129,l0)(cost 0)
      Pushing a6(r131,l0)(cost 0)
      Pushing a5(r132,l0)(cost 0)
      Pushing a2(r134,l0)(cost 0)
      Pushing a11(r126,l0)(cost 0)
      Pushing a4(r115,l0)(cost 0)
      Pushing a10(r113,l0)(cost 0)
      Forming thread by copy 1:a1r119-a15r137 (freq=1000):
        Result (freq=5392): a1r119(3392) a15r137(2000)
        Making a1(r119,l0) colorable
      Pushing a15(r137,l0)(cost 0)
      Pushing a3(r140,l0)(cost 0)
      Pushing a0(r118,l0)(cost 0)
      Pushing a12(r125,l0)(cost 0)
      Pushing a8(r120,l0)(cost 0)
      Pushing a14(r138,l0)(cost 0)
      Pushing a7(r121,l0)(cost 0)
      Pushing a13(r139,l0)(cost 0)
      Pushing a1(r119,l0)(cost 33920)
      Popping a1(r119,l0)  -- assign reg 4
      Popping a13(r139,l0)  -- assign reg 2
      Popping a7(r121,l0)  -- assign reg 12
      Popping a14(r138,l0)  -- assign reg 1
      Popping a8(r120,l0)  -- assign reg 1
      Popping a12(r125,l0)  -- assign reg 0
      Popping a0(r118,l0)  -- assign reg 0
      Popping a3(r140,l0)  -- assign reg 0
      Popping a15(r137,l0)  -- assign reg 0
      Popping a10(r113,l0)  -- assign reg 2
      Popping a4(r115,l0)  -- assign reg 0
      Popping a11(r126,l0)  -- assign reg 0
      Popping a2(r134,l0)  -- assign reg 3
      Popping a5(r132,l0)  -- assign reg 5
      Popping a6(r131,l0)  -- assign reg 5
      Popping a9(r129,l0)  -- assign reg 2
Disposition:
   10:r113 l0     2    4:r115 l0     0    0:r118 l0     0    1:r119 l0     4
    8:r120 l0     1    7:r121 l0    12   12:r125 l0     0   11:r126 l0     0
    9:r129 l0     2    6:r131 l0     5    5:r132 l0     5    2:r134 l0     3
   15:r137 l0     0   14:r138 l0     1   13:r139 l0     2    3:r140 l0     0
New iteration of spill/restore move
+++Costs: overall -118838, reg -118838, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_Write_DMA

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={2d,1u} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r115={1d,3u} r118={3d,2u} r119={1d,6u} r120={1d,1u} r121={1d,1u} r125={1d,2u} r126={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 195{130d,65u,0e} in 50{49 regular + 1 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 9 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 6 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":702:3 -1
     (nil))
(debug_insn 12 11 75 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:3 -1
     (nil))
(insn 75 12 2 2 (set (reg:SI 137)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 75 76 2 (set (reg/v/f:SI 119 [ hsram ])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 76 2 14 2 (set (reg:SI 138)
        (reg:SI 1 r1 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pAddress ])
        (nil)))
(insn 14 76 77 2 (set (reg:SI 125 [ hsram_9(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_9(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 77 14 3 2 (set (reg:SI 139)
        (reg:SI 2 r2 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pSrcBuffer ])
        (nil)))
(insn 3 77 4 2 (set (reg/v/f:SI 120 [ pAddress ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 4 3 16 2 (set (reg/v/f:SI 121 [ pSrcBuffer ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":701:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 16 4 17 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 125 [ hsram_9(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125 [ hsram_9(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ hsram_9(D)->State ])
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":705:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 70)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(insn 22 21 23 3 (set (reg:SI 126 [ hsram_9(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126 [ hsram_9(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ hsram_9(D)->Lock ])
        (nil)))
(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 74)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(insn 29 26 30 4 (set (mem:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:5 -1
     (nil))
(insn 32 31 34 4 (set (reg:SI 129)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 34 32 35 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_9(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":711:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:5 -1
     (nil))
(insn 36 35 44 4 (set (reg/f:SI 115 [ _3 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 84 [0x54])) [6 hsram_9(D)->hdma+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 36 45 4 (set (reg:SI 2 r2)
        (reg/v/f:SI 120 [ pAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ pAddress ])
        (nil)))
(insn 45 44 37 4 (set (reg:SI 1 r1)
        (reg/v/f:SI 121 [ pSrcBuffer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 121 [ pSrcBuffer ])
        (nil)))
(insn 37 45 38 4 (set (reg/f:SI 131)
        (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SRAM_DMACplt") [flags 0x3]  <function_decl 0000000006b92b00 SRAM_DMACplt>)
        (nil)))
(insn 38 37 39 4 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 44 [0x2c])) [8 _3->XferCpltCallback+0 S4 A32])
        (reg/f:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":714:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (nil)))
(debug_insn 39 38 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:5 -1
     (nil))
(insn 40 39 41 4 (set (reg/f:SI 132)
        (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SRAM_DMAError") [flags 0x3]  <function_decl 0000000006b92d00 SRAM_DMAError>)
        (nil)))
(insn 41 40 42 4 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 52 [0x34])) [8 _3->XferErrorCallback+0 S4 A32])
        (reg/f:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":715:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 132)
        (nil)))
(debug_insn 42 41 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:5 -1
     (nil))
(insn 46 42 47 4 (set (reg:SI 0 r0)
        (reg/f:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
        (nil)))
(call_insn 47 46 78 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>) [0 HAL_DMA_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Start_IT") [flags 0x41]  <function_decl 00000000068d2b00 HAL_DMA_Start_IT>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 78 47 53 4 (set (reg:SI 140)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 53 78 48 4 (set (reg:SI 134)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 48 53 50 4 (set (reg/v:SI 118 [ <retval> ])
        (reg:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 50 48 51 4 (var_location:QI status (subreg:QI (reg/v:SI 118 [ <retval> ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":718:14 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
(debug_insn 52 51 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
(insn 55 52 56 4 (set (mem:QI (plus:SI (reg/v/f:SI 119 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_9(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 134) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/v/f:SI 119 [ hsram ])
            (nil))))
(debug_insn 56 55 79 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":721:5 -1
     (nil))
(jump_insn 79 56 80 4 (set (pc)
        (label_ref 57)) 284 {*arm_jump}
     (nil)
 -> 57)
(barrier 80 79 70)
(code_label 70 80 69 5 124 (nil) [1 uses])
(note 69 70 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 69 81 5 (set (reg/v:SI 118 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":725:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 81 7 82 5 (set (pc)
        (label_ref 57)) 284 {*arm_jump}
     (nil)
 -> 57)
(barrier 82 81 74)
(code_label 74 82 73 6 125 (nil) [1 uses])
(note 73 74 8 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 8 73 57 6 (set (reg/v:SI 118 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":708:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 57 8 58 7 123 (nil) [2 uses])
(note 58 57 59 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 59 58 64 7 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 64 59 65 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 118 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":729:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ <retval> ])
        (nil)))
(insn 65 64 83 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":729:1 -1
     (nil))
(note 83 65 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_WriteOperation_Enable (HAL_SRAM_WriteOperation_Enable, funcdef_no=343, decl_uid=9293, cgraph_uid=347, symbol_order=346)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 5 }
;; 3 succs { 6 4 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Will split live ranges of parameters at BB 4
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 5 }
;; 3 succs { 6 4 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 134 uninteresting
Reg 118 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Reg 123: local to bb 4 def dominates all uses has unique first use
Reg 125: local to bb 4 def dominates all uses has unique first use
Reg 131: local to bb 4 def dominates all uses has unique first use
Ignoring reg 123 with equiv init insn
Ignoring reg 125 with equiv init insn
Ignoring reg 131 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 5 }
;; 3 succs { 6 4 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 123: (insn_list:REG_DEP_TRUE 24 (nil))
init_insns for 125: (insn_list:REG_DEP_TRUE 29 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 44 (nil))

Pass 1 for finding pseudo/allocno costs

    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS

  a0(r117,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44985,44985 VFP_LO_REGS:44985,44985 ALL_REGS:29985,29985 MEM:29990,29990
  a1(r131,l0) costs: GENERAL_REGS:0,0 MEM:11610,11610
  a2(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:72330,72330 VFP_LO_REGS:72330,72330 ALL_REGS:72330,72330 MEM:48220,48220
  a3(r123,l0) costs: GENERAL_REGS:0,0 MEM:11610,11610
  a4(r125,l0) costs: GENERAL_REGS:0,0 MEM:7740,7740
  a5(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r121,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r134,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 56(l0): point = 0
   Insn 55(l0): point = 2
   Insn 6(l0): point = 5
   Insn 69(l0): point = 8
   Insn 4(l0): point = 10
   Insn 67(l0): point = 13
   Insn 5(l0): point = 15
   Insn 46(l0): point = 17
   Insn 41(l0): point = 19
   Insn 44(l0): point = 21
   Insn 37(l0): point = 23
   Insn 31(l0): point = 25
   Insn 26(l0): point = 27
   Insn 36(l0): point = 29
   Insn 35(l0): point = 31
   Insn 29(l0): point = 33
   Insn 24(l0): point = 35
   Insn 21(l0): point = 38
   Insn 20(l0): point = 40
   Insn 19(l0): point = 42
   Insn 15(l0): point = 45
   Insn 14(l0): point = 47
   Insn 11(l0): point = 49
   Insn 2(l0): point = 51
   Insn 66(l0): point = 53
 a0(r117): [13..15] [8..10] [3..5]
 a1(r131): [16..21]
 a2(r118): [18..51]
 a3(r123): [20..35]
 a4(r125): [26..33]
 a5(r122): [41..42]
 a6(r121): [48..49]
 a7(r134): [52..53]
Compressing live ranges: from 56 to 16 - 28%
Ranges after the compression:
 a0(r117): [0..5]
 a1(r131): [6..7]
 a2(r118): [6..13]
 a3(r123): [6..9]
 a4(r125): [8..9]
 a5(r122): [10..11]
 a6(r121): [12..13]
 a7(r134): [14..15]
+++Allocating 48 bytes for conflict table (uncompressed size 64)
;; a0(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r131,l0) conflicts: a3(r123,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a1(r131,l0) a3(r123,l0) a4(r125,l0) a5(r122,l0) a6(r121,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a3(r123,l0) conflicts: a1(r131,l0) a2(r118,l0) a4(r125,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a4(r125,l0) conflicts: a3(r123,l0) a2(r118,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a5(r122,l0) conflicts: a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r121,l0) conflicts: a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r134,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r117)<->a1(r131)@387:move
  cp1:a2(r118)<->a7(r134)@1000:move
  pref0:a0(r117)<-hr0@2000
  pref1:a7(r134)<-hr0@2000
  regions=1, blocks=8, points=16
    allocnos=8 (big 0), copies=2, conflicts=0, ranges=8

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r117 1r131 2r118 3r123 4r125 5r122 6r121 7r134
    modified regnos: 117 118 121 122 123 125 131 134
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@315200
          2:( 2-12 14)@15480
            3:( 2-11)@119660
      Allocno a0r117 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a3r123 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a4r125 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a5r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r134 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 1:a2r118-a7r134 (freq=1000):
        Result (freq=6822): a2r118(4822) a7r134(2000)
      Forming thread by copy 0:a0r117-a1r131 (freq=387):
        Result (freq=3160): a0r117(1999) a1r131(1161)
      Pushing a4(r125,l0)(cost 0)
      Pushing a5(r122,l0)(cost 0)
      Pushing a3(r123,l0)(cost 0)
      Pushing a6(r121,l0)(cost 0)
      Pushing a1(r131,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a7(r134,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Popping a2(r118,l0)  -- assign reg 4
      Popping a7(r134,l0)  -- assign reg 0
      Popping a0(r117,l0)  -- assign reg 0
      Popping a1(r131,l0)  -- assign reg 0
      Popping a6(r121,l0)  -- assign reg 3
      Popping a3(r123,l0)  -- assign reg 5
      Popping a5(r122,l0)  -- assign reg 3
      Popping a4(r125,l0)  -- assign reg 3
Disposition:
    0:r117 l0     0    2:r118 l0     4    6:r121 l0     3    5:r122 l0     3
    3:r123 l0     5    4:r125 l0     3    1:r131 l0     0    7:r134 l0     0
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_WriteOperation_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r117={3d,1u} r118={1d,8u} r121={1d,1u} r122={1d,1u} r123={1d,2u} r125={1d,1u} r131={1d,2u} r134={1d,1u} 
;;    total ref usage 173{121d,52u,0e} in 37{36 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 9 2 NOTE_INSN_DELETED)
(debug_insn 9 13 66 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:3 -1
     (nil))
(insn 66 9 2 2 (set (reg:SI 134)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":935:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 66 11 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":935:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 11 2 14 2 (set (reg:SI 121 [ hsram_8(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 11 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ hsram_8(D)->State ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ hsram_8(D)->State ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":937:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 61)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 122 [ hsram_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ hsram_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ hsram_8(D)->Lock ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 65)
(note 22 21 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 33 22 34 4 NOTE_INSN_DELETED)
(note 34 33 23 4 NOTE_INSN_DELETED)
(debug_insn 23 34 24 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(insn 24 23 29 4 (set (reg:SI 123)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 29 24 35 4 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 35 29 36 4 (set (reg:SI 1 r1)
        (mem:SI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_8(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 26 4 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 118 [ hsram ]) [2 hsram_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 36 27 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 -1
     (nil))
(debug_insn 28 27 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:5 -1
     (nil))
(insn 31 28 32 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":943:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 32 31 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:5 -1
     (nil))
(call_insn 37 32 38 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Enable") [flags 0x41]  <function_decl 0000000006b75900 FMC_NORSRAM_WriteOperation_Enable>) [0 FMC_NORSRAM_WriteOperation_Enable S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":946:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Enable") [flags 0x41]  <function_decl 0000000006b75900 FMC_NORSRAM_WriteOperation_Enable>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 38 37 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":949:5 -1
     (nil))
(insn 44 38 41 4 (set (reg:SI 131)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 41 44 42 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":949:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(debug_insn 43 42 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(insn 46 43 47 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":952:5 -1
     (nil))
(debug_insn 48 47 5 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":959:3 -1
     (nil))
(insn 5 48 67 4 (set (reg:SI 117 [ <retval> ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":959:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 67 5 68 4 (set (pc)
        (label_ref 49)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":959:10 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 68 67 61)
(code_label 61 68 60 5 132 (nil) [1 uses])
(note 60 61 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 60 69 5 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":956:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 69 4 70 5 (set (pc)
        (label_ref 49)) 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 70 69 65)
(code_label 65 70 64 6 133 (nil) [1 uses])
(note 64 65 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 64 49 6 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":940:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 49 6 50 7 131 (nil) [2 uses])
(note 50 49 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 55 50 56 7 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":960:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 56 55 71 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":960:1 -1
     (nil))
(note 71 56 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_WriteOperation_Disable (HAL_SRAM_WriteOperation_Disable, funcdef_no=344, decl_uid=9295, cgraph_uid=348, symbol_order=347)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 5 }
;; 3 succs { 6 4 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Will split live ranges of parameters at BB 4
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 5 }
;; 3 succs { 6 4 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 134 uninteresting
Reg 118 uninteresting
Reg 121 uninteresting
Reg 113: def dominates all uses has unique first use
Reg 122 uninteresting
Reg 125: local to bb 4 def dominates all uses has unique first use
Reg 131: local to bb 4 def dominates all uses has unique first use
Reg 129 uninteresting
Reg 113 not local to one basic block
Ignoring reg 125 with equiv init insn
Ignoring reg 131 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 5 }
;; 3 succs { 6 4 }
;; 4 succs { 7 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 125: (insn_list:REG_DEP_TRUE 29 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 39 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 44 (nil))

Pass 1 for finding pseudo/allocno costs

    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:44985,44985 VFP_LO_REGS:44985,44985 ALL_REGS:29985,29985 MEM:29990,29990
  a1(r131,l0) costs: GENERAL_REGS:0,0 MEM:11610,11610
  a2(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:72330,72330 VFP_LO_REGS:72330,72330 ALL_REGS:72330,72330 MEM:48220,48220
  a3(r129,l0) costs: GENERAL_REGS:0,0 MEM:7740,7740
  a4(r125,l0) costs: GENERAL_REGS:0,0 MEM:7740,7740
  a5(r113,l0) costs: GENERAL_REGS:0,0 MEM:13870,13870
  a6(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r121,l0) costs: GENERAL_REGS:0,0 MEM:30000,30000
  a8(r134,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 56(l0): point = 0
   Insn 55(l0): point = 2
   Insn 6(l0): point = 5
   Insn 69(l0): point = 8
   Insn 4(l0): point = 10
   Insn 67(l0): point = 13
   Insn 5(l0): point = 15
   Insn 46(l0): point = 17
   Insn 41(l0): point = 19
   Insn 39(l0): point = 21
   Insn 44(l0): point = 23
   Insn 37(l0): point = 25
   Insn 31(l0): point = 27
   Insn 26(l0): point = 29
   Insn 36(l0): point = 31
   Insn 35(l0): point = 33
   Insn 29(l0): point = 35
   Insn 21(l0): point = 38
   Insn 20(l0): point = 40
   Insn 19(l0): point = 42
   Insn 15(l0): point = 45
   Insn 14(l0): point = 47
   Insn 13(l0): point = 49
   Insn 11(l0): point = 51
   Insn 2(l0): point = 53
   Insn 66(l0): point = 55
 a0(r117): [13..15] [8..10] [3..5]
 a1(r131): [16..23]
 a2(r118): [18..53]
 a3(r129): [20..21]
 a4(r125): [28..35]
 a5(r113): [30..49]
 a6(r122): [41..42]
 a7(r121): [48..51]
 a8(r134): [54..55]
Compressing live ranges: from 58 to 16 - 27%
Ranges after the compression:
 a0(r117): [0..5]
 a1(r131): [6..7]
 a2(r118): [6..13]
 a3(r129): [6..7]
 a4(r125): [8..9]
 a5(r113): [8..13]
 a6(r122): [10..11]
 a7(r121): [12..13]
 a8(r134): [14..15]
+++Allocating 56 bytes for conflict table (uncompressed size 72)
;; a0(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r131,l0) conflicts: a3(r129,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a1(r131,l0) a3(r129,l0) a4(r125,l0) a5(r113,l0) a6(r122,l0) a7(r121,l0)
;;     total conflict hard regs: 0-1 12 14
;;     conflict hard regs: 0-1 12 14

;; a3(r129,l0) conflicts: a1(r131,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r125,l0) conflicts: a2(r118,l0) a5(r113,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a5(r113,l0) conflicts: a2(r118,l0) a4(r125,l0) a6(r122,l0) a7(r121,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a6(r122,l0) conflicts: a2(r118,l0) a5(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r121,l0) conflicts: a2(r118,l0) a5(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r134,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r117)<->a1(r131)@387:move
  cp1:a2(r118)<->a8(r134)@1000:move
  pref0:a0(r117)<-hr0@2000
  pref1:a8(r134)<-hr0@2000
  regions=1, blocks=8, points=16
    allocnos=9 (big 0), copies=2, conflicts=0, ranges=9

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 7 6 5 4 3 2
    all: 0r117 1r131 2r118 3r129 4r125 5r113 6r122 7r121 8r134
    modified regnos: 113 117 118 121 122 125 129 131 134
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@350680
          2:( 2-12 14)@43220
            3:( 2-11)@96440
      Allocno a0r117 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 10 avail. regs  2-11, node:  2-11 (confl regs =  0-1 12-106)
      Allocno a3r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r125 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a5r113 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a6r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r134 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 1:a2r118-a8r134 (freq=1000):
        Result (freq=6822): a2r118(4822) a8r134(2000)
      Forming thread by copy 0:a0r117-a1r131 (freq=387):
        Result (freq=3160): a0r117(1999) a1r131(1161)
      Pushing a4(r125,l0)(cost 0)
      Pushing a3(r129,l0)(cost 0)
      Pushing a6(r122,l0)(cost 0)
      Pushing a5(r113,l0)(cost 0)
      Pushing a7(r121,l0)(cost 0)
      Pushing a1(r131,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a8(r134,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Popping a2(r118,l0)  -- assign reg 4
      Popping a8(r134,l0)  -- assign reg 0
      Popping a0(r117,l0)  -- assign reg 0
      Popping a1(r131,l0)  -- assign reg 0
      Popping a7(r121,l0)  -- assign reg 3
      Popping a5(r113,l0)  -- assign reg 2
      Popping a6(r122,l0)  -- assign reg 3
      Popping a3(r129,l0)  -- assign reg 3
      Popping a4(r125,l0)  -- assign reg 3
Disposition:
    5:r113 l0     2    0:r117 l0     0    2:r118 l0     4    7:r121 l0     3
    6:r122 l0     3    4:r125 l0     3    3:r129 l0     3    1:r131 l0     0
    8:r134 l0     0
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_WriteOperation_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r7={1d,7u} r12={2d} r13={1d,8u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,7u} r103={1d,6u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r117={3d,1u} r118={1d,8u} r121={1d,2u} r122={1d,1u} r125={1d,1u} r129={1d,1u} r131={1d,2u} r134={1d,1u} 
;;    total ref usage 175{122d,53u,0e} in 38{37 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 66 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:3 -1
     (nil))
(insn 66 9 2 2 (set (reg:SI 134)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":969:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 66 11 2 (set (reg/v/f:SI 118 [ hsram ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":969:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 11 2 13 2 (set (reg:SI 121 [ hsram_8(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 13 11 14 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 121 [ hsram_8(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:12 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ hsram_8(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ hsram_8(D)->State ])
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":971:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 61)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 122 [ hsram_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                    (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 19 21 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ hsram_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ hsram_8(D)->Lock ])
        (nil)))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241377164 (nil)))
 -> 65)
(note 22 21 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 33 22 34 4 NOTE_INSN_DELETED)
(note 34 33 23 4 NOTE_INSN_DELETED)
(debug_insn 23 34 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(insn 29 23 35 4 (set (reg:SI 125)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 35 29 36 4 (set (reg:SI 1 r1)
        (mem:SI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 8 [0x8])) [5 hsram_8(D)->Init.NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 26 4 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 118 [ hsram ]) [2 hsram_8(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 36 27 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 113 [ _1 ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 -1
     (nil))
(debug_insn 28 27 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:5 -1
     (nil))
(insn 31 28 32 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":977:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 32 31 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:5 -1
     (nil))
(call_insn 37 32 38 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Disable") [flags 0x41]  <function_decl 0000000006b75a00 FMC_NORSRAM_WriteOperation_Disable>) [0 FMC_NORSRAM_WriteOperation_Disable S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":980:11 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("FMC_NORSRAM_WriteOperation_Disable") [flags 0x41]  <function_decl 0000000006b75a00 FMC_NORSRAM_WriteOperation_Disable>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 38 37 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:5 -1
     (nil))
(insn 44 38 39 4 (set (reg:SI 131)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 39 44 41 4 (set (reg:SI 129)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 41 39 42 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 81 [0x51])) [0 hsram_8(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 129) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":983:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(debug_insn 43 42 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(insn 46 43 47 4 (set (mem:QI (plus:SI (reg/v/f:SI 118 [ hsram ])
                (const_int 80 [0x50])) [0 hsram_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ hsram ])
        (nil)))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":986:5 -1
     (nil))
(debug_insn 48 47 5 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":993:3 -1
     (nil))
(insn 5 48 67 4 (set (reg:SI 117 [ <retval> ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":993:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 67 5 68 4 (set (pc)
        (label_ref 49)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":993:10 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 68 67 61)
(code_label 61 68 60 5 137 (nil) [1 uses])
(note 60 61 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 60 69 5 (set (reg:SI 117 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":990:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 69 4 70 5 (set (pc)
        (label_ref 49)) 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 70 69 65)
(code_label 65 70 64 6 138 (nil) [1 uses])
(note 64 65 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 64 49 6 (set (reg:SI 117 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":974:5 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 49 6 50 7 136 (nil) [2 uses])
(note 50 49 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 55 50 56 7 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":994:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 56 55 71 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":994:1 -1
     (nil))
(note 71 56 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_GetState (HAL_SRAM_GetState, funcdef_no=345, decl_uid=9297, cgraph_uid=349, symbol_order=348)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119 uninteresting
Reg 114 uninteresting
Reg 117 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r114,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 16(l0): point = 0
   Insn 15(l0): point = 2
   Insn 8(l0): point = 4
   Insn 2(l0): point = 6
   Insn 18(l0): point = 8
 a0(r117): [3..4]
 a1(r114): [5..6]
 a2(r119): [7..8]
Compressing live ranges: from 11 to 6 - 54%
Ranges after the compression:
 a0(r117): [0..1]
 a1(r114): [2..3]
 a2(r119): [4..5]
+++Allocating 0 bytes for conflict table (uncompressed size 24)
;; a0(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r119)@1000:move
  pref0:a2(r119)<-hr0@2000
  pref1:a0(r117)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r117 1r114 2r119
    modified regnos: 114 117 119
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@272000
      Allocno a0r117 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r119 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a1r114-a2r119 (freq=1000):
        Result (freq=4000): a1r114(2000) a2r119(2000)
      Pushing a0(r117,l0)(cost 0)
      Pushing a2(r119,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 0
      Popping a2(r119,l0)  -- assign reg 0
      Popping a0(r117,l0)  -- assign reg 0
Disposition:
    1:r114 l0     0    0:r117 l0     0    2:r119 l0     0
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SRAM_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1023:3 -1
     (nil))
(insn 18 6 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ hsram ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1022:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hsram ])
        (nil)))
(insn 2 18 8 2 (set (reg/v/f:SI 114 [ hsram ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1022:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 8 2 15 2 (set (reg:SI 117 [ hsram_2(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ hsram ])
                    (const_int 81 [0x51])) [0 hsram_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1023:15 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hsram ])
        (nil)))
(insn 15 8 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ hsram_2(D)->State ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1024:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ hsram_2(D)->State ])
        (nil)))
(insn 16 15 19 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_sram.c":1024:1 -1
     (nil))
(note 19 16 0 NOTE_INSN_DELETED)
