#File:outCPLD.sdc
create_clock -period 20.000 -waveform {0.000 10.000} -name pclk_50M [get_ports {clk}]
derive_pll_clocks 
#automatically creates constraints for PLL generated clocks

#set_output_delay -clock { clk50 } 1.5 \
#                [get_ports {data_out[0] \
#                            data_out[1] \
#                            data_out[2] \
#                            data_out[3] \
#                            data_out[4] \
#                            data_out[5] \
#                            data_out[6] \
#                            data_out[7] \
#                            rdempty \
#                            wrfull}]