PPA Report for polarity_config_reset_detector
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 4
IO Count: 14
Cell Count: 46

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 380.95 MHz
Reg-to-Reg Critical Path Delay: 1.925 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
