ring	,	V_56
vega10_ih_set_interrupt_funcs	,	F_26
rptr	,	V_14
mmIH_DOORBELL_RPTR	,	V_42
upper_32_bits	,	F_12
vega10_ih_early_init	,	F_25
amdgpu_ih_ring_fini	,	F_32
vega10_ih_disable_interrupts	,	F_6
vm_id	,	V_68
vega10_ih_irq_disable	,	F_16
ih_rb_cntl	,	V_3
dev	,	V_60
tmp	,	V_18
state	,	V_81
ih	,	V_10
mmIH_RB_BASE_HI	,	V_25
wptr	,	V_55
src_data	,	V_74
IH_RB_WPTR	,	V_57
mmIH_STORM_CLIENT_LIST_CNTL	,	V_48
handle	,	V_76
RPTR_REARM	,	V_37
amdgpu_irq_init	,	F_29
mmIH_RB_CNTL	,	V_5
vega10_ih_hw_fini	,	F_34
AMD_IS_APU	,	V_21
MC_SPACE	,	V_26
vega10_ih_sw_init	,	F_27
adev	,	V_2
AMDGPU_DOORBELL64_IH	,	V_78
rptr_offs	,	V_75
mmIH_RB_WPTR_ADDR_LO	,	V_40
rb_dma_addr	,	V_24
ring_index	,	V_63
WDOORBELL32	,	F_24
IH_STORM_CLIENT_LIST_CNTL	,	V_49
ring_size	,	V_28
flags	,	V_20
enabled	,	V_11
nbio_v7_0_ih_doorbell_range	,	F_13
ih_doorbell_rtpr	,	V_17
vega10_ih_enable_interrupts	,	F_1
RREG32	,	F_2
ptr_mask	,	V_59
amdgpu_iv_entry	,	V_61
use_bus_addr	,	V_22
vega10_ih_wait_for_idle	,	F_38
OFFSET	,	V_45
amd_clockgating_state	,	V_80
order_base_2	,	F_10
REG_GET_FIELD	,	F_20
timestamp	,	V_70
vega10_ih_sw_fini	,	F_30
vega10_ih_is_idle	,	F_37
doorbell_index	,	V_46
amd_powergating_state	,	V_82
pasid_src	,	V_73
irq	,	V_9
uint32_t	,	T_3
rb_bufsz	,	V_16
vega10_ih_set_rptr	,	F_23
vega10_ih_resume	,	F_36
nbio_v7_0_ih_control	,	F_8
RB_SIZE	,	V_31
r	,	V_77
pas_id	,	V_72
ENABLE_INTR	,	V_8
ring_id	,	V_67
mmIH_RB_BASE	,	V_23
amdgpu_irq_fini	,	F_31
MC_SNOOP	,	V_33
mdelay	,	F_17
vega10_ih_get_wptr	,	F_18
"IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n"	,	L_1
msi_enabled	,	V_36
wptr_off	,	V_19
client_id	,	V_65
vega10_ih_soft_reset	,	F_39
lower_32_bits	,	F_11
vega10_ih_decode_iv	,	F_22
WPTR_OVERFLOW_ENABLE	,	V_30
wptr_offs	,	V_38
pdev	,	V_54
dw	,	V_64
u32	,	T_1
vega10_ih_suspend	,	F_35
pci_set_master	,	F_15
use_doorbell	,	V_43
nbio_v6_1_ih_doorbell_range	,	F_14
REG_SET_FIELD	,	F_4
ret	,	V_15
amdgpu_ih_ring_init	,	F_28
vega10_ih_irq_init	,	F_7
vega10_ih_funcs	,	V_84
ENABLE	,	V_47
WPTR_WRITEBACK_ENABLE	,	V_32
entry	,	V_62
ETIMEDOUT	,	V_79
mmIH_RB_WPTR	,	V_13
WREG32	,	F_5
gpu_addr	,	V_27
IH_RB_CNTL	,	V_6
wb	,	V_39
mmIH_RB_WPTR_ADDR_HI	,	V_41
WPTR_OVERFLOW_CLEAR	,	V_29
vega10_ih_set_clockgating_state	,	F_40
timestamp_src	,	V_71
le32_to_cpu	,	F_19
OSSSYS	,	V_4
MC_RO	,	V_34
ih_funcs	,	V_83
SOC15_REG_OFFSET	,	F_3
amdgpu_device	,	V_1
RB_ENABLE	,	V_7
src_id	,	V_66
mmIH_INT_FLOOD_CNTL	,	V_51
CLIENT18_IS_STORM_CLIENT	,	V_50
mmIH_RB_RPTR	,	V_12
dev_warn	,	F_21
vega10_ih_set_powergating_state	,	F_41
MC_VMID	,	V_35
u64	,	T_2
nbio_v6_1_ih_control	,	F_9
vega10_ih_hw_init	,	F_33
FLOOD_CNTL_ENABLE	,	V_53
RB_OVERFLOW	,	V_58
IH_INT_FLOOD_CNTL	,	V_52
vm_id_src	,	V_69
IH_DOORBELL_RPTR	,	V_44
