INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sergaljerk/WSU-CPTE/Project3.1_VHDL/Project3.1_VHDL.srcs/sim_1/new/majority_of_five_vhdl_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity majority_of_five_vhdl_testbench
