Source Block: hdl/projects/daq1/cpld/daq1_cpld.v@227:252@HdlStmProcess
    end
  end

  // Internal register write access

  always @(negedge fmc_spi_sclk) begin
    if ((fpga_to_cpld == 1'b1) &&
        (cpld_spicsn == 1'b0) &&
        (fmc_spi_counter == 8'h18)) begin
      case (fmc_cpld_addr[6:0])
        ADC_CONTROL_ADDR :
          adc_control <= cpld_wdata;
        DAC_CONTROL_ADDR :
          dac_control <= cpld_wdata;
        CLK_CONTROL_ADDR :
          clk_control <= cpld_wdata;
        IRQ_MASK_ADDR:
          cpld_irq_mask <= cpld_wdata;
      endcase
    end
  end

  always @(posedge fmc_spi_sclk or posedge fmc_spi_csn) begin
    if (fmc_spi_csn == 1'b1) begin
      cpld_wdata <= 8'h0;
    end else begin

Diff Content:
- 232   always @(negedge fmc_spi_sclk) begin
+ 232   always @(fpga_to_cpld, cpld_spicsn, fmc_spi_counter) begin

Clone Blocks:
