// Seed: 3247534569
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3
);
  logic id_4;
  logic id_5 = id_5;
  assign id_1 = 1;
  type_8(
      1, id_4
  );
endmodule
