# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../driver_module.ip_user_files/bd/driver_block_design/ipshared/5287/mean_machine_module.v" \
"../../../../driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_mean_machine_module_0_0/sim/driver_block_design_mean_machine_module_0_0.v" \
"../../../../driver_module.ip_user_files/bd/driver_block_design/ipshared/183e/sout_module.v" \
"../../../../driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_sout_module_0_0/sim/driver_block_design_sout_module_0_0.v" \
"../../../../driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_sout_module_1_0/sim/driver_block_design_sout_module_1_0.v" \
"../../../../driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_xlconstant_0_0/sim/driver_block_design_xlconstant_0_0.v" \
"../../../../driver_module.ip_user_files/bd/driver_block_design/sim/driver_block_design.v" \
"../../../../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" \
"../../../../driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_interrupt_0_0/sim/driver_block_design_interrupt_0_0.v" \
"../../../../driver_module.srcs/sim_1/new/driver_block_design_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
