// Seed: 1084838041
module module_0 (
    input wand id_0,
    output wor id_1,
    output uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input wire id_5,
    input uwire id_6,
    output supply0 id_7
    , id_10,
    output uwire id_8
);
  wire id_11;
  supply0 id_12 = (1);
  assign id_12 = {1 - id_0, id_12};
  wire id_13;
  always @(1 == id_6) begin : LABEL_0
    id_1 = id_12;
    id_8 = 1 == id_12;
  end
endmodule
module module_1 (
    input wire id_0
    , id_26,
    output tri0 id_1,
    input tri0 id_2,
    output wire id_3,
    output wor id_4,
    output wire id_5,
    input tri1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri id_13,
    input tri0 id_14,
    input tri id_15,
    input wor id_16,
    output tri0 id_17,
    input wand id_18,
    input wand id_19,
    input supply1 id_20,
    input tri0 id_21,
    input uwire id_22,
    input wand id_23,
    output wand id_24
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_5,
      id_9,
      id_20,
      id_18,
      id_20,
      id_8,
      id_17
  );
  assign modCall_1.type_1 = 0;
endmodule
