# signal_sig.fdo : Include file with signals 
# Copyright (C) 2022 CESNET z. s. p. o.
# Author(s): Daniel Kriz <danielkriz@cesnet.cz>
#
# SPDX-License-Identifier: BSD-3-Clause

source "./signals.fdo"

add_wave "-noupdate -color yellow -label CLK"   /testbench/DUT_U/VHDL_DUT_U/CLK
add_wave "-noupdate -color yellow -label RESET"   /testbench/DUT_U/VHDL_DUT_U/RESET

# Set the number of channels for waveform generation
set CHANNELS 2
set BUFF_SIZE 16384

top_input /testbench/DUT_U/VHDL_DUT_U $CHANNELS $BUFF_SIZE
top_outputs /testbench/DUT_U/VHDL_DUT_U
internals /testbench/DUT_U/VHDL_DUT_U $CHANNELS
chan_start_stop_ctrl /testbench/DUT_U/VHDL_DUT_U/tx_dma_chan_start_stop_ctrl_i $CHANNELS
meta_extractor /testbench/DUT_U/VHDL_DUT_U/tx_dma_metadata_extractor_i $CHANNELS
trans_buffer /testbench/DUT_U/VHDL_DUT_U/tx_dma_pcie_trans_buffer_i $CHANNELS
pkt_dispatcher /testbench/DUT_U/VHDL_DUT_U/tx_dma_pkt_dispatcher_i
sw_mgr /testbench/DUT_U/VHDL_DUT_U/tx_dma_sw_manager_i
conf_regs /testbench/DUT_U/VHDL_DUT_U/tx_dma_sw_manager_i
pkt_cntrs /testbench/DUT_U/VHDL_DUT_U/tx_dma_sw_manager_i

