

================================================================
== Vivado HLS Report for 'Loop_for_Loop_proc'
================================================================
* Date:           Tue May  9 14:00:30 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hw4_data
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.756 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63| 0.630 us | 0.630 us |   63|   63|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_Loop  |       61|       61|         3|          1|          1|    60|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.49>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c) nounwind" [data_lec8Ex1.c:23]   --->   Operation 6 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b) nounwind" [data_lec8Ex1.c:23]   --->   Operation 7 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a) nounwind" [data_lec8Ex1.c:23]   --->   Operation 8 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i16 %a_read to i32" [data_lec8Ex1.c:23]   --->   Operation 9 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln23_1_cast = sext i16 %b_read to i17" [data_lec8Ex1.c:23]   --->   Operation 10 'sext' 'sext_ln23_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (5.49ns)   --->   "%res = mul i32 %c_read, %c_read" [data_lec8Ex1.c:32->data_lec8Ex1.c:23]   --->   Operation 11 'mul' 'res' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.34ns)   --->   "%add_ln23_1 = add i17 %sext_ln23_1_cast, 39" [data_lec8Ex1.c:23]   --->   Operation 12 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i17 %add_ln23_1 to i32" [data_lec8Ex1.c:23]   --->   Operation 13 'sext' 'sext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.87ns)   --->   "br label %0"   --->   Operation 14 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i6 [ 0, %newFuncRoot ], [ %i, %for_Loop ]"   --->   Operation 15 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.90ns)   --->   "%icmp_ln15 = icmp eq i6 %i_0_i_i, -4" [data_lec8Ex1.c:15]   --->   Operation 16 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.18ns)   --->   "%i = add i6 %i_0_i_i, 1" [data_lec8Ex1.c:15]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %lec8Ex1_.exit2.exitStub, label %for_Loop" [data_lec8Ex1.c:15]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %i_0_i_i to i64" [data_lec8Ex1.c:18]   --->   Operation 20 'zext' 'zext_ln18' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [60 x i32]* %in_r, i64 0, i64 %zext_ln18" [data_lec8Ex1.c:18]   --->   Operation 21 'getelementptr' 'in_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.26ns)   --->   "%x = load i32* %in_addr, align 4" [data_lec8Ex1.c:18]   --->   Operation 22 'load' 'x' <Predicate = (!icmp_ln15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 3 <SV = 2> <Delay = 7.75>
ST_3 : Operation 23 [1/2] (2.26ns)   --->   "%x = load i32* %in_addr, align 4" [data_lec8Ex1.c:18]   --->   Operation 23 'load' 'x' <Predicate = (!icmp_ln15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 24 [1/1] (5.49ns)   --->   "%mul_ln23 = mul i32 %x, %sext_ln23" [data_lec8Ex1.c:23]   --->   Operation 24 'mul' 'mul_ln23' <Predicate = (!icmp_ln15)> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [data_lec8Ex1.c:15]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [data_lec8Ex1.c:15]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [data_lec8Ex1.c:16]   --->   Operation 27 'specpipeline' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i32 %mul_ln23, %res" [data_lec8Ex1.c:23]   --->   Operation 28 'add' 'add_ln23' <Predicate = (!icmp_ln15)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 29 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%y = add i32 %sext_ln23_1, %add_ln23" [data_lec8Ex1.c:23]   --->   Operation 29 'add' 'y' <Predicate = (!icmp_ln15)> <Delay = 2.25> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [60 x i32]* %out_r, i64 0, i64 %zext_ln18" [data_lec8Ex1.c:25]   --->   Operation 30 'getelementptr' 'out_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (2.26ns)   --->   "store i32 %y, i32* %out_addr, align 4" [data_lec8Ex1.c:25]   --->   Operation 31 'store' <Predicate = (!icmp_ln15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp) nounwind" [data_lec8Ex1.c:26]   --->   Operation 32 'specregionend' 'empty_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %0" [data_lec8Ex1.c:15]   --->   Operation 33 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.49ns
The critical path consists of the following:
	wire read on port 'c' (data_lec8Ex1.c:23) [6]  (0 ns)
	'mul' operation ('res', data_lec8Ex1.c:32->data_lec8Ex1.c:23) [11]  (5.49 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', data_lec8Ex1.c:15) [16]  (0 ns)
	'getelementptr' operation ('in_addr', data_lec8Ex1.c:18) [26]  (0 ns)
	'load' operation ('x', data_lec8Ex1.c:18) on array 'in_r' [27]  (2.27 ns)

 <State 3>: 7.76ns
The critical path consists of the following:
	'load' operation ('x', data_lec8Ex1.c:18) on array 'in_r' [27]  (2.27 ns)
	'mul' operation ('mul_ln23', data_lec8Ex1.c:23) [28]  (5.49 ns)

 <State 4>: 4.53ns
The critical path consists of the following:
	'add' operation ('add_ln23', data_lec8Ex1.c:23) [29]  (0 ns)
	'add' operation ('y', data_lec8Ex1.c:23) [30]  (2.26 ns)
	'store' operation ('store_ln25', data_lec8Ex1.c:25) of variable 'y', data_lec8Ex1.c:23 on array 'out_r' [32]  (2.27 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
