// Seed: 1095615543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[""] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_2,
      id_4
  );
  inout wire id_1;
  assign id_2[1'd0] = -1;
endmodule
