
Final_isa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002650  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002760  08002760  00012760  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002788  08002788  00012788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800278c  0800278c  0001278c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08002790  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000128  2000000c  0800279c  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000134  0800279c  00020134  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000eeff  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000023f0  00000000  00000000  0002ef34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007c68  00000000  00000000  00031324  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a78  00000000  00000000  00038f90  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000da0  00000000  00000000  00039a08  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000061f7  00000000  00000000  0003a7a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003c44  00000000  00000000  0004099f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000445e3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000020ec  00000000  00000000  00044660  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	08002748 	.word	0x08002748

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	08002748 	.word	0x08002748

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__aeabi_dmul>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ce:	bf1d      	ittte	ne
 80004d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d4:	ea94 0f0c 	teqne	r4, ip
 80004d8:	ea95 0f0c 	teqne	r5, ip
 80004dc:	f000 f8de 	bleq	800069c <__aeabi_dmul+0x1dc>
 80004e0:	442c      	add	r4, r5
 80004e2:	ea81 0603 	eor.w	r6, r1, r3
 80004e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f2:	bf18      	it	ne
 80004f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000500:	d038      	beq.n	8000574 <__aeabi_dmul+0xb4>
 8000502:	fba0 ce02 	umull	ip, lr, r0, r2
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000512:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000516:	f04f 0600 	mov.w	r6, #0
 800051a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051e:	f09c 0f00 	teq	ip, #0
 8000522:	bf18      	it	ne
 8000524:	f04e 0e01 	orrne.w	lr, lr, #1
 8000528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800052c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000534:	d204      	bcs.n	8000540 <__aeabi_dmul+0x80>
 8000536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053a:	416d      	adcs	r5, r5
 800053c:	eb46 0606 	adc.w	r6, r6, r6
 8000540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800054c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000558:	bf88      	it	hi
 800055a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055e:	d81e      	bhi.n	800059e <__aeabi_dmul+0xde>
 8000560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000564:	bf08      	it	eq
 8000566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056a:	f150 0000 	adcs.w	r0, r0, #0
 800056e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000578:	ea46 0101 	orr.w	r1, r6, r1
 800057c:	ea40 0002 	orr.w	r0, r0, r2
 8000580:	ea81 0103 	eor.w	r1, r1, r3
 8000584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000588:	bfc2      	ittt	gt
 800058a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000592:	bd70      	popgt	{r4, r5, r6, pc}
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f04f 0e00 	mov.w	lr, #0
 800059c:	3c01      	subs	r4, #1
 800059e:	f300 80ab 	bgt.w	80006f8 <__aeabi_dmul+0x238>
 80005a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a6:	bfde      	ittt	le
 80005a8:	2000      	movle	r0, #0
 80005aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd70      	pople	{r4, r5, r6, pc}
 80005b0:	f1c4 0400 	rsb	r4, r4, #0
 80005b4:	3c20      	subs	r4, #32
 80005b6:	da35      	bge.n	8000624 <__aeabi_dmul+0x164>
 80005b8:	340c      	adds	r4, #12
 80005ba:	dc1b      	bgt.n	80005f4 <__aeabi_dmul+0x134>
 80005bc:	f104 0414 	add.w	r4, r4, #20
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f305 	lsl.w	r3, r0, r5
 80005c8:	fa20 f004 	lsr.w	r0, r0, r4
 80005cc:	fa01 f205 	lsl.w	r2, r1, r5
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e0:	fa21 f604 	lsr.w	r6, r1, r4
 80005e4:	eb42 0106 	adc.w	r1, r2, r6
 80005e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005ec:	bf08      	it	eq
 80005ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f1c4 040c 	rsb	r4, r4, #12
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000600:	fa20 f005 	lsr.w	r0, r0, r5
 8000604:	fa01 f204 	lsl.w	r2, r1, r4
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000614:	f141 0100 	adc.w	r1, r1, #0
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f205 	lsl.w	r2, r0, r5
 800062c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000630:	fa20 f304 	lsr.w	r3, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea43 0302 	orr.w	r3, r3, r2
 800063c:	fa21 f004 	lsr.w	r0, r1, r4
 8000640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000644:	fa21 f204 	lsr.w	r2, r1, r4
 8000648:	ea20 0002 	bic.w	r0, r0, r2
 800064c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f094 0f00 	teq	r4, #0
 8000660:	d10f      	bne.n	8000682 <__aeabi_dmul+0x1c2>
 8000662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000666:	0040      	lsls	r0, r0, #1
 8000668:	eb41 0101 	adc.w	r1, r1, r1
 800066c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000670:	bf08      	it	eq
 8000672:	3c01      	subeq	r4, #1
 8000674:	d0f7      	beq.n	8000666 <__aeabi_dmul+0x1a6>
 8000676:	ea41 0106 	orr.w	r1, r1, r6
 800067a:	f095 0f00 	teq	r5, #0
 800067e:	bf18      	it	ne
 8000680:	4770      	bxne	lr
 8000682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	eb43 0303 	adc.w	r3, r3, r3
 800068c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000690:	bf08      	it	eq
 8000692:	3d01      	subeq	r5, #1
 8000694:	d0f7      	beq.n	8000686 <__aeabi_dmul+0x1c6>
 8000696:	ea43 0306 	orr.w	r3, r3, r6
 800069a:	4770      	bx	lr
 800069c:	ea94 0f0c 	teq	r4, ip
 80006a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a4:	bf18      	it	ne
 80006a6:	ea95 0f0c 	teqne	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <__aeabi_dmul+0x206>
 80006ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b0:	bf18      	it	ne
 80006b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b6:	d1d1      	bne.n	800065c <__aeabi_dmul+0x19c>
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
 80006c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ca:	bf06      	itte	eq
 80006cc:	4610      	moveq	r0, r2
 80006ce:	4619      	moveq	r1, r3
 80006d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d4:	d019      	beq.n	800070a <__aeabi_dmul+0x24a>
 80006d6:	ea94 0f0c 	teq	r4, ip
 80006da:	d102      	bne.n	80006e2 <__aeabi_dmul+0x222>
 80006dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e0:	d113      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006e2:	ea95 0f0c 	teq	r5, ip
 80006e6:	d105      	bne.n	80006f4 <__aeabi_dmul+0x234>
 80006e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006ec:	bf1c      	itt	ne
 80006ee:	4610      	movne	r0, r2
 80006f0:	4619      	movne	r1, r3
 80006f2:	d10a      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000712:	bd70      	pop	{r4, r5, r6, pc}

08000714 <__aeabi_ddiv>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000722:	bf1d      	ittte	ne
 8000724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000728:	ea94 0f0c 	teqne	r4, ip
 800072c:	ea95 0f0c 	teqne	r5, ip
 8000730:	f000 f8a7 	bleq	8000882 <__aeabi_ddiv+0x16e>
 8000734:	eba4 0405 	sub.w	r4, r4, r5
 8000738:	ea81 0e03 	eor.w	lr, r1, r3
 800073c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000740:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000744:	f000 8088 	beq.w	8000858 <__aeabi_ddiv+0x144>
 8000748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800074c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000758:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800075c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000764:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800076c:	429d      	cmp	r5, r3
 800076e:	bf08      	it	eq
 8000770:	4296      	cmpeq	r6, r2
 8000772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000776:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077a:	d202      	bcs.n	8000782 <__aeabi_ddiv+0x6e>
 800077c:	085b      	lsrs	r3, r3, #1
 800077e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000782:	1ab6      	subs	r6, r6, r2
 8000784:	eb65 0503 	sbc.w	r5, r5, r3
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000796:	ebb6 0e02 	subs.w	lr, r6, r2
 800079a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079e:	bf22      	ittt	cs
 80007a0:	1ab6      	subcs	r6, r6, r2
 80007a2:	4675      	movcs	r5, lr
 80007a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f4:	d018      	beq.n	8000828 <__aeabi_ddiv+0x114>
 80007f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000812:	d1c0      	bne.n	8000796 <__aeabi_ddiv+0x82>
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	d10b      	bne.n	8000832 <__aeabi_ddiv+0x11e>
 800081a:	ea41 0100 	orr.w	r1, r1, r0
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000826:	e7b6      	b.n	8000796 <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf04      	itt	eq
 800082e:	4301      	orreq	r1, r0
 8000830:	2000      	moveq	r0, #0
 8000832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000836:	bf88      	it	hi
 8000838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800083c:	f63f aeaf 	bhi.w	800059e <__aeabi_dmul+0xde>
 8000840:	ebb5 0c03 	subs.w	ip, r5, r3
 8000844:	bf04      	itt	eq
 8000846:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084e:	f150 0000 	adcs.w	r0, r0, #0
 8000852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800085c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000864:	bfc2      	ittt	gt
 8000866:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086e:	bd70      	popgt	{r4, r5, r6, pc}
 8000870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000874:	f04f 0e00 	mov.w	lr, #0
 8000878:	3c01      	subs	r4, #1
 800087a:	e690      	b.n	800059e <__aeabi_dmul+0xde>
 800087c:	ea45 0e06 	orr.w	lr, r5, r6
 8000880:	e68d      	b.n	800059e <__aeabi_dmul+0xde>
 8000882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	bf08      	it	eq
 800088c:	ea95 0f0c 	teqeq	r5, ip
 8000890:	f43f af3b 	beq.w	800070a <__aeabi_dmul+0x24a>
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	d10a      	bne.n	80008b0 <__aeabi_ddiv+0x19c>
 800089a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089e:	f47f af34 	bne.w	800070a <__aeabi_dmul+0x24a>
 80008a2:	ea95 0f0c 	teq	r5, ip
 80008a6:	f47f af25 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008aa:	4610      	mov	r0, r2
 80008ac:	4619      	mov	r1, r3
 80008ae:	e72c      	b.n	800070a <__aeabi_dmul+0x24a>
 80008b0:	ea95 0f0c 	teq	r5, ip
 80008b4:	d106      	bne.n	80008c4 <__aeabi_ddiv+0x1b0>
 80008b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ba:	f43f aefd 	beq.w	80006b8 <__aeabi_dmul+0x1f8>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e722      	b.n	800070a <__aeabi_dmul+0x24a>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	f47f aec5 	bne.w	800065c <__aeabi_dmul+0x19c>
 80008d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d6:	f47f af0d 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008de:	f47f aeeb 	bne.w	80006b8 <__aeabi_dmul+0x1f8>
 80008e2:	e712      	b.n	800070a <__aeabi_dmul+0x24a>

080008e4 <__gedf2>:
 80008e4:	f04f 3cff 	mov.w	ip, #4294967295
 80008e8:	e006      	b.n	80008f8 <__cmpdf2+0x4>
 80008ea:	bf00      	nop

080008ec <__ledf2>:
 80008ec:	f04f 0c01 	mov.w	ip, #1
 80008f0:	e002      	b.n	80008f8 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__cmpdf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000900:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000904:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800090e:	d01b      	beq.n	8000948 <__cmpdf2+0x54>
 8000910:	b001      	add	sp, #4
 8000912:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000916:	bf0c      	ite	eq
 8000918:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800091c:	ea91 0f03 	teqne	r1, r3
 8000920:	bf02      	ittt	eq
 8000922:	ea90 0f02 	teqeq	r0, r2
 8000926:	2000      	moveq	r0, #0
 8000928:	4770      	bxeq	lr
 800092a:	f110 0f00 	cmn.w	r0, #0
 800092e:	ea91 0f03 	teq	r1, r3
 8000932:	bf58      	it	pl
 8000934:	4299      	cmppl	r1, r3
 8000936:	bf08      	it	eq
 8000938:	4290      	cmpeq	r0, r2
 800093a:	bf2c      	ite	cs
 800093c:	17d8      	asrcs	r0, r3, #31
 800093e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000942:	f040 0001 	orr.w	r0, r0, #1
 8000946:	4770      	bx	lr
 8000948:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800094c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000950:	d102      	bne.n	8000958 <__cmpdf2+0x64>
 8000952:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000956:	d107      	bne.n	8000968 <__cmpdf2+0x74>
 8000958:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d1d6      	bne.n	8000910 <__cmpdf2+0x1c>
 8000962:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000966:	d0d3      	beq.n	8000910 <__cmpdf2+0x1c>
 8000968:	f85d 0b04 	ldr.w	r0, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop

08000970 <__aeabi_cdrcmple>:
 8000970:	4684      	mov	ip, r0
 8000972:	4610      	mov	r0, r2
 8000974:	4662      	mov	r2, ip
 8000976:	468c      	mov	ip, r1
 8000978:	4619      	mov	r1, r3
 800097a:	4663      	mov	r3, ip
 800097c:	e000      	b.n	8000980 <__aeabi_cdcmpeq>
 800097e:	bf00      	nop

08000980 <__aeabi_cdcmpeq>:
 8000980:	b501      	push	{r0, lr}
 8000982:	f7ff ffb7 	bl	80008f4 <__cmpdf2>
 8000986:	2800      	cmp	r0, #0
 8000988:	bf48      	it	mi
 800098a:	f110 0f00 	cmnmi.w	r0, #0
 800098e:	bd01      	pop	{r0, pc}

08000990 <__aeabi_dcmpeq>:
 8000990:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000994:	f7ff fff4 	bl	8000980 <__aeabi_cdcmpeq>
 8000998:	bf0c      	ite	eq
 800099a:	2001      	moveq	r0, #1
 800099c:	2000      	movne	r0, #0
 800099e:	f85d fb08 	ldr.w	pc, [sp], #8
 80009a2:	bf00      	nop

080009a4 <__aeabi_dcmplt>:
 80009a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a8:	f7ff ffea 	bl	8000980 <__aeabi_cdcmpeq>
 80009ac:	bf34      	ite	cc
 80009ae:	2001      	movcc	r0, #1
 80009b0:	2000      	movcs	r0, #0
 80009b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b6:	bf00      	nop

080009b8 <__aeabi_dcmple>:
 80009b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009bc:	f7ff ffe0 	bl	8000980 <__aeabi_cdcmpeq>
 80009c0:	bf94      	ite	ls
 80009c2:	2001      	movls	r0, #1
 80009c4:	2000      	movhi	r0, #0
 80009c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ca:	bf00      	nop

080009cc <__aeabi_dcmpge>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff ffce 	bl	8000970 <__aeabi_cdrcmple>
 80009d4:	bf94      	ite	ls
 80009d6:	2001      	movls	r0, #1
 80009d8:	2000      	movhi	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmpgt>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffc4 	bl	8000970 <__aeabi_cdrcmple>
 80009e8:	bf34      	ite	cc
 80009ea:	2001      	movcc	r0, #1
 80009ec:	2000      	movcs	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009f4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009f6:	4b0e      	ldr	r3, [pc, #56]	; (8000a30 <HAL_InitTick+0x3c>)
{
 80009f8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009fa:	7818      	ldrb	r0, [r3, #0]
 80009fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a00:	fbb3 f3f0 	udiv	r3, r3, r0
 8000a04:	4a0b      	ldr	r2, [pc, #44]	; (8000a34 <HAL_InitTick+0x40>)
 8000a06:	6810      	ldr	r0, [r2, #0]
 8000a08:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a0c:	f000 fac8 	bl	8000fa0 <HAL_SYSTICK_Config>
 8000a10:	4604      	mov	r4, r0
 8000a12:	b958      	cbnz	r0, 8000a2c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a14:	2d0f      	cmp	r5, #15
 8000a16:	d809      	bhi.n	8000a2c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a18:	4602      	mov	r2, r0
 8000a1a:	4629      	mov	r1, r5
 8000a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a20:	f000 fa7c 	bl	8000f1c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a24:	4b04      	ldr	r3, [pc, #16]	; (8000a38 <HAL_InitTick+0x44>)
 8000a26:	4620      	mov	r0, r4
 8000a28:	601d      	str	r5, [r3, #0]
 8000a2a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000a2c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000a2e:	bd38      	pop	{r3, r4, r5, pc}
 8000a30:	20000000 	.word	0x20000000
 8000a34:	20000008 	.word	0x20000008
 8000a38:	20000004 	.word	0x20000004

08000a3c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a3c:	4a07      	ldr	r2, [pc, #28]	; (8000a5c <HAL_Init+0x20>)
{
 8000a3e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a40:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a42:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a44:	f043 0310 	orr.w	r3, r3, #16
 8000a48:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a4a:	f000 fa55 	bl	8000ef8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f7ff ffd0 	bl	80009f4 <HAL_InitTick>
  HAL_MspInit();
 8000a54:	f001 fd30 	bl	80024b8 <HAL_MspInit>
}
 8000a58:	2000      	movs	r0, #0
 8000a5a:	bd08      	pop	{r3, pc}
 8000a5c:	40022000 	.word	0x40022000

08000a60 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000a60:	4a03      	ldr	r2, [pc, #12]	; (8000a70 <HAL_IncTick+0x10>)
 8000a62:	4b04      	ldr	r3, [pc, #16]	; (8000a74 <HAL_IncTick+0x14>)
 8000a64:	6811      	ldr	r1, [r2, #0]
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	440b      	add	r3, r1
 8000a6a:	6013      	str	r3, [r2, #0]
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	2000002c 	.word	0x2000002c
 8000a74:	20000000 	.word	0x20000000

08000a78 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000a78:	4b01      	ldr	r3, [pc, #4]	; (8000a80 <HAL_GetTick+0x8>)
 8000a7a:	6818      	ldr	r0, [r3, #0]
}
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	2000002c 	.word	0x2000002c

08000a84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a84:	b538      	push	{r3, r4, r5, lr}
 8000a86:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000a88:	f7ff fff6 	bl	8000a78 <HAL_GetTick>
 8000a8c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a8e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000a90:	bf1e      	ittt	ne
 8000a92:	4b04      	ldrne	r3, [pc, #16]	; (8000aa4 <HAL_Delay+0x20>)
 8000a94:	781b      	ldrbne	r3, [r3, #0]
 8000a96:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a98:	f7ff ffee 	bl	8000a78 <HAL_GetTick>
 8000a9c:	1b40      	subs	r0, r0, r5
 8000a9e:	4284      	cmp	r4, r0
 8000aa0:	d8fa      	bhi.n	8000a98 <HAL_Delay+0x14>
  {
  }
}
 8000aa2:	bd38      	pop	{r3, r4, r5, pc}
 8000aa4:	20000000 	.word	0x20000000

08000aa8 <HAL_ADC_ConvCpltCallback>:
 8000aa8:	4770      	bx	lr

08000aaa <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000aaa:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000aac:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000aae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ab0:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000ab4:	d11b      	bne.n	8000aee <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000ab6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ab8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000abc:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	6892      	ldr	r2, [r2, #8]
 8000ac2:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000ac6:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000aca:	d10c      	bne.n	8000ae6 <ADC_DMAConvCplt+0x3c>
 8000acc:	7b1a      	ldrb	r2, [r3, #12]
 8000ace:	b952      	cbnz	r2, 8000ae6 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000ad0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ad2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000ad6:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ad8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ada:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000adc:	bf5e      	ittt	pl
 8000ade:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8000ae0:	f042 0201 	orrpl.w	r2, r2, #1
 8000ae4:	629a      	strpl	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f7ff ffde 	bl	8000aa8 <HAL_ADC_ConvCpltCallback>
 8000aec:	bd10      	pop	{r4, pc}
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000aee:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8000af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	4718      	bx	r3

08000af8 <HAL_ADC_ConvHalfCpltCallback>:
 8000af8:	4770      	bx	lr

08000afa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000afa:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000afc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000afe:	f7ff fffb 	bl	8000af8 <HAL_ADC_ConvHalfCpltCallback>
 8000b02:	bd08      	pop	{r3, pc}

08000b04 <HAL_ADC_ErrorCallback>:
{
 8000b04:	4770      	bx	lr

08000b06 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000b06:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000b08:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000b0a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000b0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b10:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000b12:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000b14:	f043 0304 	orr.w	r3, r3, #4
 8000b18:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000b1a:	f7ff fff3 	bl	8000b04 <HAL_ADC_ErrorCallback>
 8000b1e:	bd08      	pop	{r3, pc}

08000b20 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000b20:	2300      	movs	r3, #0
{ 
 8000b22:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000b24:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000b26:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	d074      	beq.n	8000c18 <HAL_ADC_ConfigChannel+0xf8>
 8000b2e:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8000b30:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000b32:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000b36:	2d06      	cmp	r5, #6
 8000b38:	6802      	ldr	r2, [r0, #0]
 8000b3a:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000b3e:	680c      	ldr	r4, [r1, #0]
 8000b40:	d825      	bhi.n	8000b8e <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000b42:	442b      	add	r3, r5
 8000b44:	251f      	movs	r5, #31
 8000b46:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000b48:	3b05      	subs	r3, #5
 8000b4a:	409d      	lsls	r5, r3
 8000b4c:	ea26 0505 	bic.w	r5, r6, r5
 8000b50:	fa04 f303 	lsl.w	r3, r4, r3
 8000b54:	432b      	orrs	r3, r5
 8000b56:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000b58:	2c09      	cmp	r4, #9
 8000b5a:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000b5e:	688d      	ldr	r5, [r1, #8]
 8000b60:	d92f      	bls.n	8000bc2 <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000b62:	2607      	movs	r6, #7
 8000b64:	4423      	add	r3, r4
 8000b66:	68d1      	ldr	r1, [r2, #12]
 8000b68:	3b1e      	subs	r3, #30
 8000b6a:	409e      	lsls	r6, r3
 8000b6c:	ea21 0106 	bic.w	r1, r1, r6
 8000b70:	fa05 f303 	lsl.w	r3, r5, r3
 8000b74:	430b      	orrs	r3, r1
 8000b76:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000b78:	f1a4 0310 	sub.w	r3, r4, #16
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d92b      	bls.n	8000bd8 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b80:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 8000b82:	2200      	movs	r2, #0
 8000b84:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	b002      	add	sp, #8
 8000b8c:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000b8e:	2d0c      	cmp	r5, #12
 8000b90:	d80b      	bhi.n	8000baa <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000b92:	442b      	add	r3, r5
 8000b94:	251f      	movs	r5, #31
 8000b96:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000b98:	3b23      	subs	r3, #35	; 0x23
 8000b9a:	409d      	lsls	r5, r3
 8000b9c:	ea26 0505 	bic.w	r5, r6, r5
 8000ba0:	fa04 f303 	lsl.w	r3, r4, r3
 8000ba4:	432b      	orrs	r3, r5
 8000ba6:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba8:	e7d6      	b.n	8000b58 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000baa:	442b      	add	r3, r5
 8000bac:	251f      	movs	r5, #31
 8000bae:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000bb0:	3b41      	subs	r3, #65	; 0x41
 8000bb2:	409d      	lsls	r5, r3
 8000bb4:	ea26 0505 	bic.w	r5, r6, r5
 8000bb8:	fa04 f303 	lsl.w	r3, r4, r3
 8000bbc:	432b      	orrs	r3, r5
 8000bbe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000bc0:	e7ca      	b.n	8000b58 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000bc2:	2607      	movs	r6, #7
 8000bc4:	6911      	ldr	r1, [r2, #16]
 8000bc6:	4423      	add	r3, r4
 8000bc8:	409e      	lsls	r6, r3
 8000bca:	ea21 0106 	bic.w	r1, r1, r6
 8000bce:	fa05 f303 	lsl.w	r3, r5, r3
 8000bd2:	430b      	orrs	r3, r1
 8000bd4:	6113      	str	r3, [r2, #16]
 8000bd6:	e7cf      	b.n	8000b78 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8000bd8:	4b10      	ldr	r3, [pc, #64]	; (8000c1c <HAL_ADC_ConfigChannel+0xfc>)
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	d116      	bne.n	8000c0c <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000bde:	6893      	ldr	r3, [r2, #8]
 8000be0:	021b      	lsls	r3, r3, #8
 8000be2:	d4cd      	bmi.n	8000b80 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000be4:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000be6:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000be8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000bec:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000bee:	d1c7      	bne.n	8000b80 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000bf0:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <HAL_ADC_ConfigChannel+0x100>)
 8000bf2:	4a0c      	ldr	r2, [pc, #48]	; (8000c24 <HAL_ADC_ConfigChannel+0x104>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	fbb3 f2f2 	udiv	r2, r3, r2
 8000bfa:	230a      	movs	r3, #10
 8000bfc:	4353      	muls	r3, r2
            wait_loop_index--;
 8000bfe:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000c00:	9b01      	ldr	r3, [sp, #4]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d0bc      	beq.n	8000b80 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8000c06:	9b01      	ldr	r3, [sp, #4]
 8000c08:	3b01      	subs	r3, #1
 8000c0a:	e7f8      	b.n	8000bfe <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c0c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000c0e:	f043 0320 	orr.w	r3, r3, #32
 8000c12:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000c14:	2301      	movs	r3, #1
 8000c16:	e7b4      	b.n	8000b82 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000c18:	2302      	movs	r3, #2
 8000c1a:	e7b5      	b.n	8000b88 <HAL_ADC_ConfigChannel+0x68>
 8000c1c:	40012400 	.word	0x40012400
 8000c20:	20000008 	.word	0x20000008
 8000c24:	000f4240 	.word	0x000f4240

08000c28 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8000c28:	2300      	movs	r3, #0
{
 8000c2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000c2c:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000c2e:	6803      	ldr	r3, [r0, #0]
{
 8000c30:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000c32:	689a      	ldr	r2, [r3, #8]
 8000c34:	07d2      	lsls	r2, r2, #31
 8000c36:	d502      	bpl.n	8000c3e <ADC_Enable+0x16>
  return HAL_OK;
 8000c38:	2000      	movs	r0, #0
}
 8000c3a:	b002      	add	sp, #8
 8000c3c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000c3e:	689a      	ldr	r2, [r3, #8]
 8000c40:	f042 0201 	orr.w	r2, r2, #1
 8000c44:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000c46:	4b12      	ldr	r3, [pc, #72]	; (8000c90 <ADC_Enable+0x68>)
 8000c48:	4a12      	ldr	r2, [pc, #72]	; (8000c94 <ADC_Enable+0x6c>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000c50:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000c52:	9b01      	ldr	r3, [sp, #4]
 8000c54:	b9c3      	cbnz	r3, 8000c88 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000c56:	f7ff ff0f 	bl	8000a78 <HAL_GetTick>
 8000c5a:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000c5c:	6823      	ldr	r3, [r4, #0]
 8000c5e:	689d      	ldr	r5, [r3, #8]
 8000c60:	f015 0501 	ands.w	r5, r5, #1
 8000c64:	d1e8      	bne.n	8000c38 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000c66:	f7ff ff07 	bl	8000a78 <HAL_GetTick>
 8000c6a:	1b80      	subs	r0, r0, r6
 8000c6c:	2802      	cmp	r0, #2
 8000c6e:	d9f5      	bls.n	8000c5c <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c70:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000c72:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c76:	f043 0310 	orr.w	r3, r3, #16
 8000c7a:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000c7e:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c80:	f043 0301 	orr.w	r3, r3, #1
 8000c84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000c86:	e7d8      	b.n	8000c3a <ADC_Enable+0x12>
      wait_loop_index--;
 8000c88:	9b01      	ldr	r3, [sp, #4]
 8000c8a:	3b01      	subs	r3, #1
 8000c8c:	e7e0      	b.n	8000c50 <ADC_Enable+0x28>
 8000c8e:	bf00      	nop
 8000c90:	20000008 	.word	0x20000008
 8000c94:	000f4240 	.word	0x000f4240

08000c98 <HAL_ADC_Start_DMA>:
{
 8000c98:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8000c9c:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000c9e:	4b40      	ldr	r3, [pc, #256]	; (8000da0 <HAL_ADC_Start_DMA+0x108>)
 8000ca0:	6802      	ldr	r2, [r0, #0]
{
 8000ca2:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000ca4:	429a      	cmp	r2, r3
{
 8000ca6:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000ca8:	d002      	beq.n	8000cb0 <HAL_ADC_Start_DMA+0x18>
 8000caa:	493e      	ldr	r1, [pc, #248]	; (8000da4 <HAL_ADC_Start_DMA+0x10c>)
 8000cac:	428a      	cmp	r2, r1
 8000cae:	d103      	bne.n	8000cb8 <HAL_ADC_Start_DMA+0x20>
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000cb6:	d16e      	bne.n	8000d96 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8000cb8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d06c      	beq.n	8000d9a <HAL_ADC_Start_DMA+0x102>
 8000cc0:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8000cc2:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8000cc4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8000cc8:	f7ff ffae 	bl	8000c28 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000ccc:	4606      	mov	r6, r0
 8000cce:	2800      	cmp	r0, #0
 8000cd0:	d15d      	bne.n	8000d8e <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 8000cd2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000cd4:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8000cd6:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000cda:	4b32      	ldr	r3, [pc, #200]	; (8000da4 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8000cdc:	f020 0001 	bic.w	r0, r0, #1
 8000ce0:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000ce4:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8000ce6:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000ce8:	d104      	bne.n	8000cf4 <HAL_ADC_Start_DMA+0x5c>
 8000cea:	4a2d      	ldr	r2, [pc, #180]	; (8000da0 <HAL_ADC_Start_DMA+0x108>)
 8000cec:	6853      	ldr	r3, [r2, #4]
 8000cee:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000cf2:	d13e      	bne.n	8000d72 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000cf4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000cf6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000cfa:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000cfc:	684b      	ldr	r3, [r1, #4]
 8000cfe:	055a      	lsls	r2, r3, #21
 8000d00:	d505      	bpl.n	8000d0e <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000d02:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d04:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d08:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d0c:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d0e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000d10:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d12:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000d16:	bf18      	it	ne
 8000d18:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000d1a:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000d1c:	bf18      	it	ne
 8000d1e:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8000d22:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8000d24:	2300      	movs	r3, #0
 8000d26:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000d2a:	4b1f      	ldr	r3, [pc, #124]	; (8000da8 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000d2c:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000d2e:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000d30:	4b1e      	ldr	r3, [pc, #120]	; (8000dac <HAL_ADC_Start_DMA+0x114>)
 8000d32:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000d34:	4b1e      	ldr	r3, [pc, #120]	; (8000db0 <HAL_ADC_Start_DMA+0x118>)
 8000d36:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000d38:	f06f 0302 	mvn.w	r3, #2
 8000d3c:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000d40:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8000d44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d48:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000d4c:	4643      	mov	r3, r8
 8000d4e:	f000 f96d 	bl	800102c <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000d52:	6823      	ldr	r3, [r4, #0]
 8000d54:	689a      	ldr	r2, [r3, #8]
 8000d56:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000d5a:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000d5e:	689a      	ldr	r2, [r3, #8]
 8000d60:	bf0c      	ite	eq
 8000d62:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000d66:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8000d6a:	609a      	str	r2, [r3, #8]
}
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d72:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d78:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000d7a:	6853      	ldr	r3, [r2, #4]
 8000d7c:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d7e:	bf41      	itttt	mi
 8000d80:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 8000d82:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8000d86:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8000d8a:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8000d8c:	e7bf      	b.n	8000d0e <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8000d8e:	2300      	movs	r3, #0
 8000d90:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000d94:	e7ea      	b.n	8000d6c <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 8000d96:	2601      	movs	r6, #1
 8000d98:	e7e8      	b.n	8000d6c <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8000d9a:	2602      	movs	r6, #2
 8000d9c:	e7e6      	b.n	8000d6c <HAL_ADC_Start_DMA+0xd4>
 8000d9e:	bf00      	nop
 8000da0:	40012400 	.word	0x40012400
 8000da4:	40012800 	.word	0x40012800
 8000da8:	08000aab 	.word	0x08000aab
 8000dac:	08000afb 	.word	0x08000afb
 8000db0:	08000b07 	.word	0x08000b07

08000db4 <ADC_ConversionStop_Disable>:
{
 8000db4:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000db6:	6803      	ldr	r3, [r0, #0]
{
 8000db8:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000dba:	689a      	ldr	r2, [r3, #8]
 8000dbc:	07d2      	lsls	r2, r2, #31
 8000dbe:	d401      	bmi.n	8000dc4 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000dc4:	689a      	ldr	r2, [r3, #8]
 8000dc6:	f022 0201 	bic.w	r2, r2, #1
 8000dca:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000dcc:	f7ff fe54 	bl	8000a78 <HAL_GetTick>
 8000dd0:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000dd2:	6823      	ldr	r3, [r4, #0]
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	07db      	lsls	r3, r3, #31
 8000dd8:	d5f2      	bpl.n	8000dc0 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000dda:	f7ff fe4d 	bl	8000a78 <HAL_GetTick>
 8000dde:	1b40      	subs	r0, r0, r5
 8000de0:	2802      	cmp	r0, #2
 8000de2:	d9f6      	bls.n	8000dd2 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000de4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000de6:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000de8:	f043 0310 	orr.w	r3, r3, #16
 8000dec:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000dee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000df6:	bd38      	pop	{r3, r4, r5, pc}

08000df8 <HAL_ADC_Init>:
{
 8000df8:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	2800      	cmp	r0, #0
 8000dfe:	d071      	beq.n	8000ee4 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e00:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000e02:	b923      	cbnz	r3, 8000e0e <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000e04:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000e06:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000e0a:	f001 fb77 	bl	80024fc <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000e0e:	4620      	mov	r0, r4
 8000e10:	f7ff ffd0 	bl	8000db4 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e14:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e16:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 8000e1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e1c:	d164      	bne.n	8000ee8 <HAL_ADC_Init+0xf0>
 8000e1e:	2800      	cmp	r0, #0
 8000e20:	d162      	bne.n	8000ee8 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e22:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000e24:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e28:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8000e2a:	f023 0302 	bic.w	r3, r3, #2
 8000e2e:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e32:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000e34:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000e36:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000e38:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000e3a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000e3e:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000e42:	d038      	beq.n	8000eb6 <HAL_ADC_Init+0xbe>
 8000e44:	2901      	cmp	r1, #1
 8000e46:	bf14      	ite	ne
 8000e48:	4606      	movne	r6, r0
 8000e4a:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e4e:	7d25      	ldrb	r5, [r4, #20]
 8000e50:	2d01      	cmp	r5, #1
 8000e52:	d107      	bne.n	8000e64 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d130      	bne.n	8000eba <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000e58:	69a3      	ldr	r3, [r4, #24]
 8000e5a:	3b01      	subs	r3, #1
 8000e5c:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000e60:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000e64:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000e66:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000e6a:	685d      	ldr	r5, [r3, #4]
 8000e6c:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000e70:	ea45 0506 	orr.w	r5, r5, r6
 8000e74:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000e76:	689e      	ldr	r6, [r3, #8]
 8000e78:	4d1d      	ldr	r5, [pc, #116]	; (8000ef0 <HAL_ADC_Init+0xf8>)
 8000e7a:	ea05 0506 	and.w	r5, r5, r6
 8000e7e:	ea45 0502 	orr.w	r5, r5, r2
 8000e82:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000e84:	d001      	beq.n	8000e8a <HAL_ADC_Init+0x92>
 8000e86:	2901      	cmp	r1, #1
 8000e88:	d120      	bne.n	8000ecc <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000e8a:	6921      	ldr	r1, [r4, #16]
 8000e8c:	3901      	subs	r1, #1
 8000e8e:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000e90:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000e92:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000e96:	4329      	orrs	r1, r5
 8000e98:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e9a:	6899      	ldr	r1, [r3, #8]
 8000e9c:	4b15      	ldr	r3, [pc, #84]	; (8000ef4 <HAL_ADC_Init+0xfc>)
 8000e9e:	400b      	ands	r3, r1
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d115      	bne.n	8000ed0 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000ea8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000eaa:	f023 0303 	bic.w	r3, r3, #3
 8000eae:	f043 0301 	orr.w	r3, r3, #1
 8000eb2:	62a3      	str	r3, [r4, #40]	; 0x28
 8000eb4:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000eb6:	460e      	mov	r6, r1
 8000eb8:	e7c9      	b.n	8000e4e <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000eba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ebc:	f043 0320 	orr.w	r3, r3, #32
 8000ec0:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ec2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000ec4:	f043 0301 	orr.w	r3, r3, #1
 8000ec8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000eca:	e7cb      	b.n	8000e64 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000ecc:	2100      	movs	r1, #0
 8000ece:	e7df      	b.n	8000e90 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000ed0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ed2:	f023 0312 	bic.w	r3, r3, #18
 8000ed6:	f043 0310 	orr.w	r3, r3, #16
 8000eda:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000edc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000ede:	f043 0301 	orr.w	r3, r3, #1
 8000ee2:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000ee4:	2001      	movs	r0, #1
}
 8000ee6:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ee8:	f043 0310 	orr.w	r3, r3, #16
 8000eec:	62a3      	str	r3, [r4, #40]	; 0x28
 8000eee:	e7f9      	b.n	8000ee4 <HAL_ADC_Init+0xec>
 8000ef0:	ffe1f7fd 	.word	0xffe1f7fd
 8000ef4:	ff1f0efe 	.word	0xff1f0efe

08000ef8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ef8:	4a07      	ldr	r2, [pc, #28]	; (8000f18 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000efa:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000efc:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000efe:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f02:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f06:	041b      	lsls	r3, r3, #16
 8000f08:	0c1b      	lsrs	r3, r3, #16
 8000f0a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000f12:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000f14:	60d3      	str	r3, [r2, #12]
 8000f16:	4770      	bx	lr
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f1c:	4b17      	ldr	r3, [pc, #92]	; (8000f7c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f1e:	b530      	push	{r4, r5, lr}
 8000f20:	68dc      	ldr	r4, [r3, #12]
 8000f22:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f26:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f2c:	2b04      	cmp	r3, #4
 8000f2e:	bf28      	it	cs
 8000f30:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f32:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f34:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f38:	bf98      	it	ls
 8000f3a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3c:	fa05 f303 	lsl.w	r3, r5, r3
 8000f40:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f44:	bf88      	it	hi
 8000f46:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f48:	4019      	ands	r1, r3
 8000f4a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f4c:	fa05 f404 	lsl.w	r4, r5, r4
 8000f50:	3c01      	subs	r4, #1
 8000f52:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000f54:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f56:	ea42 0201 	orr.w	r2, r2, r1
 8000f5a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f5e:	bfa9      	itett	ge
 8000f60:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f64:	4b06      	ldrlt	r3, [pc, #24]	; (8000f80 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f66:	b2d2      	uxtbge	r2, r2
 8000f68:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6c:	bfbb      	ittet	lt
 8000f6e:	f000 000f 	andlt.w	r0, r0, #15
 8000f72:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f74:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f78:	541a      	strblt	r2, [r3, r0]
 8000f7a:	bd30      	pop	{r4, r5, pc}
 8000f7c:	e000ed00 	.word	0xe000ed00
 8000f80:	e000ed14 	.word	0xe000ed14

08000f84 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000f84:	2800      	cmp	r0, #0
 8000f86:	db08      	blt.n	8000f9a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f88:	2301      	movs	r3, #1
 8000f8a:	0942      	lsrs	r2, r0, #5
 8000f8c:	f000 001f 	and.w	r0, r0, #31
 8000f90:	fa03 f000 	lsl.w	r0, r3, r0
 8000f94:	4b01      	ldr	r3, [pc, #4]	; (8000f9c <HAL_NVIC_EnableIRQ+0x18>)
 8000f96:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000f9a:	4770      	bx	lr
 8000f9c:	e000e100 	.word	0xe000e100

08000fa0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fa0:	3801      	subs	r0, #1
 8000fa2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000fa6:	d20a      	bcs.n	8000fbe <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa8:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000faa:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fac:	4a06      	ldr	r2, [pc, #24]	; (8000fc8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fae:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fb6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000fbe:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	e000e010 	.word	0xe000e010
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000fcc:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000fce:	b330      	cbz	r0, 800101e <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000fd0:	2214      	movs	r2, #20
 8000fd2:	6801      	ldr	r1, [r0, #0]
 8000fd4:	4b13      	ldr	r3, [pc, #76]	; (8001024 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000fd6:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000fd8:	440b      	add	r3, r1
 8000fda:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000fe2:	4b11      	ldr	r3, [pc, #68]	; (8001028 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8000fe4:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8000fe6:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8000fe8:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000fea:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8000fee:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ff0:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000ff2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ff6:	4323      	orrs	r3, r4
 8000ff8:	6904      	ldr	r4, [r0, #16]
 8000ffa:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ffc:	6944      	ldr	r4, [r0, #20]
 8000ffe:	4323      	orrs	r3, r4
 8001000:	6984      	ldr	r4, [r0, #24]
 8001002:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001004:	69c4      	ldr	r4, [r0, #28]
 8001006:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001008:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800100a:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800100c:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800100e:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001010:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001014:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001016:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 800101a:	4618      	mov	r0, r3
 800101c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800101e:	2001      	movs	r0, #1
}
 8001020:	bd10      	pop	{r4, pc}
 8001022:	bf00      	nop
 8001024:	bffdfff8 	.word	0xbffdfff8
 8001028:	40020000 	.word	0x40020000

0800102c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800102c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800102e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001032:	2c01      	cmp	r4, #1
 8001034:	d035      	beq.n	80010a2 <HAL_DMA_Start_IT+0x76>
 8001036:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001038:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800103c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001040:	42a5      	cmp	r5, r4
 8001042:	f04f 0600 	mov.w	r6, #0
 8001046:	f04f 0402 	mov.w	r4, #2
 800104a:	d128      	bne.n	800109e <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800104c:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001050:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001052:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8001054:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001056:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8001058:	f026 0601 	bic.w	r6, r6, #1
 800105c:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800105e:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8001060:	40bd      	lsls	r5, r7
 8001062:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001064:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001066:	6843      	ldr	r3, [r0, #4]
 8001068:	6805      	ldr	r5, [r0, #0]
 800106a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 800106c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800106e:	bf0b      	itete	eq
 8001070:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001072:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001074:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001076:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8001078:	b14b      	cbz	r3, 800108e <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800107a:	6823      	ldr	r3, [r4, #0]
 800107c:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001080:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001082:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001084:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001086:	f043 0301 	orr.w	r3, r3, #1
 800108a:	602b      	str	r3, [r5, #0]
 800108c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800108e:	6823      	ldr	r3, [r4, #0]
 8001090:	f023 0304 	bic.w	r3, r3, #4
 8001094:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001096:	6823      	ldr	r3, [r4, #0]
 8001098:	f043 030a 	orr.w	r3, r3, #10
 800109c:	e7f0      	b.n	8001080 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 800109e:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80010a2:	2002      	movs	r0, #2
}
 80010a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080010a8 <HAL_DMA_IRQHandler>:
{
 80010a8:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010aa:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010ac:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010ae:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010b0:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80010b2:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010b4:	4095      	lsls	r5, r2
 80010b6:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80010b8:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010ba:	d032      	beq.n	8001122 <HAL_DMA_IRQHandler+0x7a>
 80010bc:	074d      	lsls	r5, r1, #29
 80010be:	d530      	bpl.n	8001122 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010c4:	bf5e      	ittt	pl
 80010c6:	681a      	ldrpl	r2, [r3, #0]
 80010c8:	f022 0204 	bicpl.w	r2, r2, #4
 80010cc:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80010ce:	4a3e      	ldr	r2, [pc, #248]	; (80011c8 <HAL_DMA_IRQHandler+0x120>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d019      	beq.n	8001108 <HAL_DMA_IRQHandler+0x60>
 80010d4:	3214      	adds	r2, #20
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d018      	beq.n	800110c <HAL_DMA_IRQHandler+0x64>
 80010da:	3214      	adds	r2, #20
 80010dc:	4293      	cmp	r3, r2
 80010de:	d017      	beq.n	8001110 <HAL_DMA_IRQHandler+0x68>
 80010e0:	3214      	adds	r2, #20
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d017      	beq.n	8001116 <HAL_DMA_IRQHandler+0x6e>
 80010e6:	3214      	adds	r2, #20
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d017      	beq.n	800111c <HAL_DMA_IRQHandler+0x74>
 80010ec:	3214      	adds	r2, #20
 80010ee:	4293      	cmp	r3, r2
 80010f0:	bf0c      	ite	eq
 80010f2:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80010f6:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80010fa:	4a34      	ldr	r2, [pc, #208]	; (80011cc <HAL_DMA_IRQHandler+0x124>)
 80010fc:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80010fe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001100:	2b00      	cmp	r3, #0
 8001102:	d05e      	beq.n	80011c2 <HAL_DMA_IRQHandler+0x11a>
}
 8001104:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001106:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001108:	2304      	movs	r3, #4
 800110a:	e7f6      	b.n	80010fa <HAL_DMA_IRQHandler+0x52>
 800110c:	2340      	movs	r3, #64	; 0x40
 800110e:	e7f4      	b.n	80010fa <HAL_DMA_IRQHandler+0x52>
 8001110:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001114:	e7f1      	b.n	80010fa <HAL_DMA_IRQHandler+0x52>
 8001116:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800111a:	e7ee      	b.n	80010fa <HAL_DMA_IRQHandler+0x52>
 800111c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001120:	e7eb      	b.n	80010fa <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001122:	2502      	movs	r5, #2
 8001124:	4095      	lsls	r5, r2
 8001126:	4225      	tst	r5, r4
 8001128:	d035      	beq.n	8001196 <HAL_DMA_IRQHandler+0xee>
 800112a:	078d      	lsls	r5, r1, #30
 800112c:	d533      	bpl.n	8001196 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	0694      	lsls	r4, r2, #26
 8001132:	d406      	bmi.n	8001142 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	f022 020a 	bic.w	r2, r2, #10
 800113a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800113c:	2201      	movs	r2, #1
 800113e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001142:	4a21      	ldr	r2, [pc, #132]	; (80011c8 <HAL_DMA_IRQHandler+0x120>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d019      	beq.n	800117c <HAL_DMA_IRQHandler+0xd4>
 8001148:	3214      	adds	r2, #20
 800114a:	4293      	cmp	r3, r2
 800114c:	d018      	beq.n	8001180 <HAL_DMA_IRQHandler+0xd8>
 800114e:	3214      	adds	r2, #20
 8001150:	4293      	cmp	r3, r2
 8001152:	d017      	beq.n	8001184 <HAL_DMA_IRQHandler+0xdc>
 8001154:	3214      	adds	r2, #20
 8001156:	4293      	cmp	r3, r2
 8001158:	d017      	beq.n	800118a <HAL_DMA_IRQHandler+0xe2>
 800115a:	3214      	adds	r2, #20
 800115c:	4293      	cmp	r3, r2
 800115e:	d017      	beq.n	8001190 <HAL_DMA_IRQHandler+0xe8>
 8001160:	3214      	adds	r2, #20
 8001162:	4293      	cmp	r3, r2
 8001164:	bf0c      	ite	eq
 8001166:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800116a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 800116e:	4a17      	ldr	r2, [pc, #92]	; (80011cc <HAL_DMA_IRQHandler+0x124>)
 8001170:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001172:	2300      	movs	r3, #0
 8001174:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001178:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800117a:	e7c1      	b.n	8001100 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800117c:	2302      	movs	r3, #2
 800117e:	e7f6      	b.n	800116e <HAL_DMA_IRQHandler+0xc6>
 8001180:	2320      	movs	r3, #32
 8001182:	e7f4      	b.n	800116e <HAL_DMA_IRQHandler+0xc6>
 8001184:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001188:	e7f1      	b.n	800116e <HAL_DMA_IRQHandler+0xc6>
 800118a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800118e:	e7ee      	b.n	800116e <HAL_DMA_IRQHandler+0xc6>
 8001190:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001194:	e7eb      	b.n	800116e <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001196:	2508      	movs	r5, #8
 8001198:	4095      	lsls	r5, r2
 800119a:	4225      	tst	r5, r4
 800119c:	d011      	beq.n	80011c2 <HAL_DMA_IRQHandler+0x11a>
 800119e:	0709      	lsls	r1, r1, #28
 80011a0:	d50f      	bpl.n	80011c2 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011a2:	6819      	ldr	r1, [r3, #0]
 80011a4:	f021 010e 	bic.w	r1, r1, #14
 80011a8:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80011aa:	2301      	movs	r3, #1
 80011ac:	fa03 f202 	lsl.w	r2, r3, r2
 80011b0:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80011b2:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80011b4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80011b8:	2300      	movs	r3, #0
 80011ba:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80011be:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80011c0:	e79e      	b.n	8001100 <HAL_DMA_IRQHandler+0x58>
}
 80011c2:	bc70      	pop	{r4, r5, r6}
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	40020008 	.word	0x40020008
 80011cc:	40020000 	.word	0x40020000

080011d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80011d4:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80011d6:	4626      	mov	r6, r4
 80011d8:	4b66      	ldr	r3, [pc, #408]	; (8001374 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80011da:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8001384 <HAL_GPIO_Init+0x1b4>
 80011de:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8001388 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011e2:	680a      	ldr	r2, [r1, #0]
 80011e4:	fa32 f506 	lsrs.w	r5, r2, r6
 80011e8:	d102      	bne.n	80011f0 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80011ea:	b003      	add	sp, #12
 80011ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80011f0:	f04f 0801 	mov.w	r8, #1
 80011f4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011f8:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80011fc:	4590      	cmp	r8, r2
 80011fe:	d17f      	bne.n	8001300 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 8001200:	684d      	ldr	r5, [r1, #4]
 8001202:	2d12      	cmp	r5, #18
 8001204:	f000 80aa 	beq.w	800135c <HAL_GPIO_Init+0x18c>
 8001208:	f200 8083 	bhi.w	8001312 <HAL_GPIO_Init+0x142>
 800120c:	2d02      	cmp	r5, #2
 800120e:	f000 80a2 	beq.w	8001356 <HAL_GPIO_Init+0x186>
 8001212:	d877      	bhi.n	8001304 <HAL_GPIO_Init+0x134>
 8001214:	2d00      	cmp	r5, #0
 8001216:	f000 8089 	beq.w	800132c <HAL_GPIO_Init+0x15c>
 800121a:	2d01      	cmp	r5, #1
 800121c:	f000 8099 	beq.w	8001352 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001220:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001224:	2aff      	cmp	r2, #255	; 0xff
 8001226:	bf93      	iteet	ls
 8001228:	4682      	movls	sl, r0
 800122a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800122e:	3d08      	subhi	r5, #8
 8001230:	f8d0 b000 	ldrls.w	fp, [r0]
 8001234:	bf92      	itee	ls
 8001236:	00b5      	lslls	r5, r6, #2
 8001238:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800123c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800123e:	fa09 f805 	lsl.w	r8, r9, r5
 8001242:	ea2b 0808 	bic.w	r8, fp, r8
 8001246:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800124a:	bf88      	it	hi
 800124c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001250:	ea48 0505 	orr.w	r5, r8, r5
 8001254:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001258:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800125c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001260:	d04e      	beq.n	8001300 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001262:	4d45      	ldr	r5, [pc, #276]	; (8001378 <HAL_GPIO_Init+0x1a8>)
 8001264:	4f44      	ldr	r7, [pc, #272]	; (8001378 <HAL_GPIO_Init+0x1a8>)
 8001266:	69ad      	ldr	r5, [r5, #24]
 8001268:	f026 0803 	bic.w	r8, r6, #3
 800126c:	f045 0501 	orr.w	r5, r5, #1
 8001270:	61bd      	str	r5, [r7, #24]
 8001272:	69bd      	ldr	r5, [r7, #24]
 8001274:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001278:	f005 0501 	and.w	r5, r5, #1
 800127c:	9501      	str	r5, [sp, #4]
 800127e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001282:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001286:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001288:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 800128c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001290:	fa09 f90b 	lsl.w	r9, r9, fp
 8001294:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001298:	4d38      	ldr	r5, [pc, #224]	; (800137c <HAL_GPIO_Init+0x1ac>)
 800129a:	42a8      	cmp	r0, r5
 800129c:	d063      	beq.n	8001366 <HAL_GPIO_Init+0x196>
 800129e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012a2:	42a8      	cmp	r0, r5
 80012a4:	d061      	beq.n	800136a <HAL_GPIO_Init+0x19a>
 80012a6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012aa:	42a8      	cmp	r0, r5
 80012ac:	d05f      	beq.n	800136e <HAL_GPIO_Init+0x19e>
 80012ae:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80012b2:	42a8      	cmp	r0, r5
 80012b4:	bf0c      	ite	eq
 80012b6:	2503      	moveq	r5, #3
 80012b8:	2504      	movne	r5, #4
 80012ba:	fa05 f50b 	lsl.w	r5, r5, fp
 80012be:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80012c2:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80012c6:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012c8:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80012cc:	bf14      	ite	ne
 80012ce:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012d0:	4395      	biceq	r5, r2
 80012d2:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80012d4:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012d6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80012da:	bf14      	ite	ne
 80012dc:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80012de:	4395      	biceq	r5, r2
 80012e0:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80012e2:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012e4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80012e8:	bf14      	ite	ne
 80012ea:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012ec:	4395      	biceq	r5, r2
 80012ee:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80012f0:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012f2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80012f6:	bf14      	ite	ne
 80012f8:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012fa:	ea25 0202 	biceq.w	r2, r5, r2
 80012fe:	60da      	str	r2, [r3, #12]
	position++;
 8001300:	3601      	adds	r6, #1
 8001302:	e76e      	b.n	80011e2 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8001304:	2d03      	cmp	r5, #3
 8001306:	d022      	beq.n	800134e <HAL_GPIO_Init+0x17e>
 8001308:	2d11      	cmp	r5, #17
 800130a:	d189      	bne.n	8001220 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800130c:	68cc      	ldr	r4, [r1, #12]
 800130e:	3404      	adds	r4, #4
          break;
 8001310:	e786      	b.n	8001220 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8001312:	4f1b      	ldr	r7, [pc, #108]	; (8001380 <HAL_GPIO_Init+0x1b0>)
 8001314:	42bd      	cmp	r5, r7
 8001316:	d009      	beq.n	800132c <HAL_GPIO_Init+0x15c>
 8001318:	d812      	bhi.n	8001340 <HAL_GPIO_Init+0x170>
 800131a:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800138c <HAL_GPIO_Init+0x1bc>
 800131e:	454d      	cmp	r5, r9
 8001320:	d004      	beq.n	800132c <HAL_GPIO_Init+0x15c>
 8001322:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001326:	454d      	cmp	r5, r9
 8001328:	f47f af7a 	bne.w	8001220 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800132c:	688c      	ldr	r4, [r1, #8]
 800132e:	b1c4      	cbz	r4, 8001362 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001330:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8001332:	bf0c      	ite	eq
 8001334:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001338:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800133c:	2408      	movs	r4, #8
 800133e:	e76f      	b.n	8001220 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8001340:	4575      	cmp	r5, lr
 8001342:	d0f3      	beq.n	800132c <HAL_GPIO_Init+0x15c>
 8001344:	4565      	cmp	r5, ip
 8001346:	d0f1      	beq.n	800132c <HAL_GPIO_Init+0x15c>
 8001348:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001390 <HAL_GPIO_Init+0x1c0>
 800134c:	e7eb      	b.n	8001326 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800134e:	2400      	movs	r4, #0
 8001350:	e766      	b.n	8001220 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001352:	68cc      	ldr	r4, [r1, #12]
          break;
 8001354:	e764      	b.n	8001220 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001356:	68cc      	ldr	r4, [r1, #12]
 8001358:	3408      	adds	r4, #8
          break;
 800135a:	e761      	b.n	8001220 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800135c:	68cc      	ldr	r4, [r1, #12]
 800135e:	340c      	adds	r4, #12
          break;
 8001360:	e75e      	b.n	8001220 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001362:	2404      	movs	r4, #4
 8001364:	e75c      	b.n	8001220 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001366:	2500      	movs	r5, #0
 8001368:	e7a7      	b.n	80012ba <HAL_GPIO_Init+0xea>
 800136a:	2501      	movs	r5, #1
 800136c:	e7a5      	b.n	80012ba <HAL_GPIO_Init+0xea>
 800136e:	2502      	movs	r5, #2
 8001370:	e7a3      	b.n	80012ba <HAL_GPIO_Init+0xea>
 8001372:	bf00      	nop
 8001374:	40010400 	.word	0x40010400
 8001378:	40021000 	.word	0x40021000
 800137c:	40010800 	.word	0x40010800
 8001380:	10210000 	.word	0x10210000
 8001384:	10310000 	.word	0x10310000
 8001388:	10320000 	.word	0x10320000
 800138c:	10110000 	.word	0x10110000
 8001390:	10220000 	.word	0x10220000

08001394 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001394:	6883      	ldr	r3, [r0, #8]
 8001396:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001398:	bf14      	ite	ne
 800139a:	2001      	movne	r0, #1
 800139c:	2000      	moveq	r0, #0
 800139e:	4770      	bx	lr

080013a0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013a0:	b10a      	cbz	r2, 80013a6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80013a2:	6101      	str	r1, [r0, #16]
 80013a4:	4770      	bx	lr
 80013a6:	0409      	lsls	r1, r1, #16
 80013a8:	e7fb      	b.n	80013a2 <HAL_GPIO_WritePin+0x2>
	...

080013ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013ac:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013b0:	4605      	mov	r5, r0
 80013b2:	b908      	cbnz	r0, 80013b8 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80013b4:	2001      	movs	r0, #1
 80013b6:	e03c      	b.n	8001432 <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013b8:	6803      	ldr	r3, [r0, #0]
 80013ba:	07db      	lsls	r3, r3, #31
 80013bc:	d410      	bmi.n	80013e0 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013be:	682b      	ldr	r3, [r5, #0]
 80013c0:	079f      	lsls	r7, r3, #30
 80013c2:	d45d      	bmi.n	8001480 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013c4:	682b      	ldr	r3, [r5, #0]
 80013c6:	0719      	lsls	r1, r3, #28
 80013c8:	f100 8094 	bmi.w	80014f4 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013cc:	682b      	ldr	r3, [r5, #0]
 80013ce:	075a      	lsls	r2, r3, #29
 80013d0:	f100 80be 	bmi.w	8001550 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013d4:	69e8      	ldr	r0, [r5, #28]
 80013d6:	2800      	cmp	r0, #0
 80013d8:	f040 812c 	bne.w	8001634 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 80013dc:	2000      	movs	r0, #0
 80013de:	e028      	b.n	8001432 <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013e0:	4c8f      	ldr	r4, [pc, #572]	; (8001620 <HAL_RCC_OscConfig+0x274>)
 80013e2:	6863      	ldr	r3, [r4, #4]
 80013e4:	f003 030c 	and.w	r3, r3, #12
 80013e8:	2b04      	cmp	r3, #4
 80013ea:	d007      	beq.n	80013fc <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013ec:	6863      	ldr	r3, [r4, #4]
 80013ee:	f003 030c 	and.w	r3, r3, #12
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d109      	bne.n	800140a <HAL_RCC_OscConfig+0x5e>
 80013f6:	6863      	ldr	r3, [r4, #4]
 80013f8:	03de      	lsls	r6, r3, #15
 80013fa:	d506      	bpl.n	800140a <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013fc:	6823      	ldr	r3, [r4, #0]
 80013fe:	039c      	lsls	r4, r3, #14
 8001400:	d5dd      	bpl.n	80013be <HAL_RCC_OscConfig+0x12>
 8001402:	686b      	ldr	r3, [r5, #4]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1da      	bne.n	80013be <HAL_RCC_OscConfig+0x12>
 8001408:	e7d4      	b.n	80013b4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800140a:	686b      	ldr	r3, [r5, #4]
 800140c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001410:	d112      	bne.n	8001438 <HAL_RCC_OscConfig+0x8c>
 8001412:	6823      	ldr	r3, [r4, #0]
 8001414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001418:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800141a:	f7ff fb2d 	bl	8000a78 <HAL_GetTick>
 800141e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001420:	6823      	ldr	r3, [r4, #0]
 8001422:	0398      	lsls	r0, r3, #14
 8001424:	d4cb      	bmi.n	80013be <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001426:	f7ff fb27 	bl	8000a78 <HAL_GetTick>
 800142a:	1b80      	subs	r0, r0, r6
 800142c:	2864      	cmp	r0, #100	; 0x64
 800142e:	d9f7      	bls.n	8001420 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001430:	2003      	movs	r0, #3
}
 8001432:	b002      	add	sp, #8
 8001434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001438:	b99b      	cbnz	r3, 8001462 <HAL_RCC_OscConfig+0xb6>
 800143a:	6823      	ldr	r3, [r4, #0]
 800143c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001440:	6023      	str	r3, [r4, #0]
 8001442:	6823      	ldr	r3, [r4, #0]
 8001444:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001448:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800144a:	f7ff fb15 	bl	8000a78 <HAL_GetTick>
 800144e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001450:	6823      	ldr	r3, [r4, #0]
 8001452:	0399      	lsls	r1, r3, #14
 8001454:	d5b3      	bpl.n	80013be <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001456:	f7ff fb0f 	bl	8000a78 <HAL_GetTick>
 800145a:	1b80      	subs	r0, r0, r6
 800145c:	2864      	cmp	r0, #100	; 0x64
 800145e:	d9f7      	bls.n	8001450 <HAL_RCC_OscConfig+0xa4>
 8001460:	e7e6      	b.n	8001430 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001462:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001466:	6823      	ldr	r3, [r4, #0]
 8001468:	d103      	bne.n	8001472 <HAL_RCC_OscConfig+0xc6>
 800146a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800146e:	6023      	str	r3, [r4, #0]
 8001470:	e7cf      	b.n	8001412 <HAL_RCC_OscConfig+0x66>
 8001472:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001476:	6023      	str	r3, [r4, #0]
 8001478:	6823      	ldr	r3, [r4, #0]
 800147a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800147e:	e7cb      	b.n	8001418 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001480:	4c67      	ldr	r4, [pc, #412]	; (8001620 <HAL_RCC_OscConfig+0x274>)
 8001482:	6863      	ldr	r3, [r4, #4]
 8001484:	f013 0f0c 	tst.w	r3, #12
 8001488:	d007      	beq.n	800149a <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800148a:	6863      	ldr	r3, [r4, #4]
 800148c:	f003 030c 	and.w	r3, r3, #12
 8001490:	2b08      	cmp	r3, #8
 8001492:	d110      	bne.n	80014b6 <HAL_RCC_OscConfig+0x10a>
 8001494:	6863      	ldr	r3, [r4, #4]
 8001496:	03da      	lsls	r2, r3, #15
 8001498:	d40d      	bmi.n	80014b6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800149a:	6823      	ldr	r3, [r4, #0]
 800149c:	079b      	lsls	r3, r3, #30
 800149e:	d502      	bpl.n	80014a6 <HAL_RCC_OscConfig+0xfa>
 80014a0:	692b      	ldr	r3, [r5, #16]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d186      	bne.n	80013b4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a6:	6823      	ldr	r3, [r4, #0]
 80014a8:	696a      	ldr	r2, [r5, #20]
 80014aa:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80014ae:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80014b2:	6023      	str	r3, [r4, #0]
 80014b4:	e786      	b.n	80013c4 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014b6:	692a      	ldr	r2, [r5, #16]
 80014b8:	4b5a      	ldr	r3, [pc, #360]	; (8001624 <HAL_RCC_OscConfig+0x278>)
 80014ba:	b16a      	cbz	r2, 80014d8 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 80014bc:	2201      	movs	r2, #1
 80014be:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014c0:	f7ff fada 	bl	8000a78 <HAL_GetTick>
 80014c4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c6:	6823      	ldr	r3, [r4, #0]
 80014c8:	079f      	lsls	r7, r3, #30
 80014ca:	d4ec      	bmi.n	80014a6 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014cc:	f7ff fad4 	bl	8000a78 <HAL_GetTick>
 80014d0:	1b80      	subs	r0, r0, r6
 80014d2:	2802      	cmp	r0, #2
 80014d4:	d9f7      	bls.n	80014c6 <HAL_RCC_OscConfig+0x11a>
 80014d6:	e7ab      	b.n	8001430 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80014d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014da:	f7ff facd 	bl	8000a78 <HAL_GetTick>
 80014de:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014e0:	6823      	ldr	r3, [r4, #0]
 80014e2:	0798      	lsls	r0, r3, #30
 80014e4:	f57f af6e 	bpl.w	80013c4 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014e8:	f7ff fac6 	bl	8000a78 <HAL_GetTick>
 80014ec:	1b80      	subs	r0, r0, r6
 80014ee:	2802      	cmp	r0, #2
 80014f0:	d9f6      	bls.n	80014e0 <HAL_RCC_OscConfig+0x134>
 80014f2:	e79d      	b.n	8001430 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014f4:	69aa      	ldr	r2, [r5, #24]
 80014f6:	4c4a      	ldr	r4, [pc, #296]	; (8001620 <HAL_RCC_OscConfig+0x274>)
 80014f8:	4b4b      	ldr	r3, [pc, #300]	; (8001628 <HAL_RCC_OscConfig+0x27c>)
 80014fa:	b1da      	cbz	r2, 8001534 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80014fc:	2201      	movs	r2, #1
 80014fe:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001500:	f7ff faba 	bl	8000a78 <HAL_GetTick>
 8001504:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001506:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001508:	079b      	lsls	r3, r3, #30
 800150a:	d50d      	bpl.n	8001528 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800150c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001510:	4b46      	ldr	r3, [pc, #280]	; (800162c <HAL_RCC_OscConfig+0x280>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	fbb3 f3f2 	udiv	r3, r3, r2
 8001518:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800151a:	bf00      	nop
  }
  while (Delay --);
 800151c:	9b01      	ldr	r3, [sp, #4]
 800151e:	1e5a      	subs	r2, r3, #1
 8001520:	9201      	str	r2, [sp, #4]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f9      	bne.n	800151a <HAL_RCC_OscConfig+0x16e>
 8001526:	e751      	b.n	80013cc <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001528:	f7ff faa6 	bl	8000a78 <HAL_GetTick>
 800152c:	1b80      	subs	r0, r0, r6
 800152e:	2802      	cmp	r0, #2
 8001530:	d9e9      	bls.n	8001506 <HAL_RCC_OscConfig+0x15a>
 8001532:	e77d      	b.n	8001430 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001534:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001536:	f7ff fa9f 	bl	8000a78 <HAL_GetTick>
 800153a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800153c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800153e:	079f      	lsls	r7, r3, #30
 8001540:	f57f af44 	bpl.w	80013cc <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001544:	f7ff fa98 	bl	8000a78 <HAL_GetTick>
 8001548:	1b80      	subs	r0, r0, r6
 800154a:	2802      	cmp	r0, #2
 800154c:	d9f6      	bls.n	800153c <HAL_RCC_OscConfig+0x190>
 800154e:	e76f      	b.n	8001430 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001550:	4c33      	ldr	r4, [pc, #204]	; (8001620 <HAL_RCC_OscConfig+0x274>)
 8001552:	69e3      	ldr	r3, [r4, #28]
 8001554:	00d8      	lsls	r0, r3, #3
 8001556:	d424      	bmi.n	80015a2 <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8001558:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800155a:	69e3      	ldr	r3, [r4, #28]
 800155c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001560:	61e3      	str	r3, [r4, #28]
 8001562:	69e3      	ldr	r3, [r4, #28]
 8001564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001568:	9300      	str	r3, [sp, #0]
 800156a:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800156c:	4e30      	ldr	r6, [pc, #192]	; (8001630 <HAL_RCC_OscConfig+0x284>)
 800156e:	6833      	ldr	r3, [r6, #0]
 8001570:	05d9      	lsls	r1, r3, #23
 8001572:	d518      	bpl.n	80015a6 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001574:	68eb      	ldr	r3, [r5, #12]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d126      	bne.n	80015c8 <HAL_RCC_OscConfig+0x21c>
 800157a:	6a23      	ldr	r3, [r4, #32]
 800157c:	f043 0301 	orr.w	r3, r3, #1
 8001580:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001582:	f7ff fa79 	bl	8000a78 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001586:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800158a:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800158c:	6a23      	ldr	r3, [r4, #32]
 800158e:	079b      	lsls	r3, r3, #30
 8001590:	d53f      	bpl.n	8001612 <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8001592:	2f00      	cmp	r7, #0
 8001594:	f43f af1e 	beq.w	80013d4 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001598:	69e3      	ldr	r3, [r4, #28]
 800159a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800159e:	61e3      	str	r3, [r4, #28]
 80015a0:	e718      	b.n	80013d4 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 80015a2:	2700      	movs	r7, #0
 80015a4:	e7e2      	b.n	800156c <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015a6:	6833      	ldr	r3, [r6, #0]
 80015a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ac:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80015ae:	f7ff fa63 	bl	8000a78 <HAL_GetTick>
 80015b2:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b4:	6833      	ldr	r3, [r6, #0]
 80015b6:	05da      	lsls	r2, r3, #23
 80015b8:	d4dc      	bmi.n	8001574 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ba:	f7ff fa5d 	bl	8000a78 <HAL_GetTick>
 80015be:	eba0 0008 	sub.w	r0, r0, r8
 80015c2:	2864      	cmp	r0, #100	; 0x64
 80015c4:	d9f6      	bls.n	80015b4 <HAL_RCC_OscConfig+0x208>
 80015c6:	e733      	b.n	8001430 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c8:	b9ab      	cbnz	r3, 80015f6 <HAL_RCC_OscConfig+0x24a>
 80015ca:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015cc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015d0:	f023 0301 	bic.w	r3, r3, #1
 80015d4:	6223      	str	r3, [r4, #32]
 80015d6:	6a23      	ldr	r3, [r4, #32]
 80015d8:	f023 0304 	bic.w	r3, r3, #4
 80015dc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80015de:	f7ff fa4b 	bl	8000a78 <HAL_GetTick>
 80015e2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015e4:	6a23      	ldr	r3, [r4, #32]
 80015e6:	0798      	lsls	r0, r3, #30
 80015e8:	d5d3      	bpl.n	8001592 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ea:	f7ff fa45 	bl	8000a78 <HAL_GetTick>
 80015ee:	1b80      	subs	r0, r0, r6
 80015f0:	4540      	cmp	r0, r8
 80015f2:	d9f7      	bls.n	80015e4 <HAL_RCC_OscConfig+0x238>
 80015f4:	e71c      	b.n	8001430 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015f6:	2b05      	cmp	r3, #5
 80015f8:	6a23      	ldr	r3, [r4, #32]
 80015fa:	d103      	bne.n	8001604 <HAL_RCC_OscConfig+0x258>
 80015fc:	f043 0304 	orr.w	r3, r3, #4
 8001600:	6223      	str	r3, [r4, #32]
 8001602:	e7ba      	b.n	800157a <HAL_RCC_OscConfig+0x1ce>
 8001604:	f023 0301 	bic.w	r3, r3, #1
 8001608:	6223      	str	r3, [r4, #32]
 800160a:	6a23      	ldr	r3, [r4, #32]
 800160c:	f023 0304 	bic.w	r3, r3, #4
 8001610:	e7b6      	b.n	8001580 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001612:	f7ff fa31 	bl	8000a78 <HAL_GetTick>
 8001616:	eba0 0008 	sub.w	r0, r0, r8
 800161a:	42b0      	cmp	r0, r6
 800161c:	d9b6      	bls.n	800158c <HAL_RCC_OscConfig+0x1e0>
 800161e:	e707      	b.n	8001430 <HAL_RCC_OscConfig+0x84>
 8001620:	40021000 	.word	0x40021000
 8001624:	42420000 	.word	0x42420000
 8001628:	42420480 	.word	0x42420480
 800162c:	20000008 	.word	0x20000008
 8001630:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001634:	4b2a      	ldr	r3, [pc, #168]	; (80016e0 <HAL_RCC_OscConfig+0x334>)
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	461c      	mov	r4, r3
 800163a:	f002 020c 	and.w	r2, r2, #12
 800163e:	2a08      	cmp	r2, #8
 8001640:	d03d      	beq.n	80016be <HAL_RCC_OscConfig+0x312>
 8001642:	2300      	movs	r3, #0
 8001644:	4e27      	ldr	r6, [pc, #156]	; (80016e4 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001646:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001648:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800164a:	d12b      	bne.n	80016a4 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 800164c:	f7ff fa14 	bl	8000a78 <HAL_GetTick>
 8001650:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001652:	6823      	ldr	r3, [r4, #0]
 8001654:	0199      	lsls	r1, r3, #6
 8001656:	d41f      	bmi.n	8001698 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001658:	6a2b      	ldr	r3, [r5, #32]
 800165a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800165e:	d105      	bne.n	800166c <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001660:	6862      	ldr	r2, [r4, #4]
 8001662:	68a9      	ldr	r1, [r5, #8]
 8001664:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001668:	430a      	orrs	r2, r1
 800166a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800166c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800166e:	6862      	ldr	r2, [r4, #4]
 8001670:	430b      	orrs	r3, r1
 8001672:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001676:	4313      	orrs	r3, r2
 8001678:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800167a:	2301      	movs	r3, #1
 800167c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800167e:	f7ff f9fb 	bl	8000a78 <HAL_GetTick>
 8001682:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001684:	6823      	ldr	r3, [r4, #0]
 8001686:	019a      	lsls	r2, r3, #6
 8001688:	f53f aea8 	bmi.w	80013dc <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800168c:	f7ff f9f4 	bl	8000a78 <HAL_GetTick>
 8001690:	1b40      	subs	r0, r0, r5
 8001692:	2802      	cmp	r0, #2
 8001694:	d9f6      	bls.n	8001684 <HAL_RCC_OscConfig+0x2d8>
 8001696:	e6cb      	b.n	8001430 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001698:	f7ff f9ee 	bl	8000a78 <HAL_GetTick>
 800169c:	1bc0      	subs	r0, r0, r7
 800169e:	2802      	cmp	r0, #2
 80016a0:	d9d7      	bls.n	8001652 <HAL_RCC_OscConfig+0x2a6>
 80016a2:	e6c5      	b.n	8001430 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80016a4:	f7ff f9e8 	bl	8000a78 <HAL_GetTick>
 80016a8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016aa:	6823      	ldr	r3, [r4, #0]
 80016ac:	019b      	lsls	r3, r3, #6
 80016ae:	f57f ae95 	bpl.w	80013dc <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016b2:	f7ff f9e1 	bl	8000a78 <HAL_GetTick>
 80016b6:	1b40      	subs	r0, r0, r5
 80016b8:	2802      	cmp	r0, #2
 80016ba:	d9f6      	bls.n	80016aa <HAL_RCC_OscConfig+0x2fe>
 80016bc:	e6b8      	b.n	8001430 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016be:	2801      	cmp	r0, #1
 80016c0:	f43f aeb7 	beq.w	8001432 <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 80016c4:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016c6:	6a2b      	ldr	r3, [r5, #32]
 80016c8:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 80016cc:	429a      	cmp	r2, r3
 80016ce:	f47f ae71 	bne.w	80013b4 <HAL_RCC_OscConfig+0x8>
 80016d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80016d4:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 80016d8:	1ac0      	subs	r0, r0, r3
 80016da:	bf18      	it	ne
 80016dc:	2001      	movne	r0, #1
 80016de:	e6a8      	b.n	8001432 <HAL_RCC_OscConfig+0x86>
 80016e0:	40021000 	.word	0x40021000
 80016e4:	42420060 	.word	0x42420060

080016e8 <HAL_RCC_GetSysClockFreq>:
{
 80016e8:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80016ea:	4b19      	ldr	r3, [pc, #100]	; (8001750 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80016ec:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80016ee:	ac02      	add	r4, sp, #8
 80016f0:	f103 0510 	add.w	r5, r3, #16
 80016f4:	4622      	mov	r2, r4
 80016f6:	6818      	ldr	r0, [r3, #0]
 80016f8:	6859      	ldr	r1, [r3, #4]
 80016fa:	3308      	adds	r3, #8
 80016fc:	c203      	stmia	r2!, {r0, r1}
 80016fe:	42ab      	cmp	r3, r5
 8001700:	4614      	mov	r4, r2
 8001702:	d1f7      	bne.n	80016f4 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001704:	2301      	movs	r3, #1
 8001706:	f88d 3004 	strb.w	r3, [sp, #4]
 800170a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 800170c:	4911      	ldr	r1, [pc, #68]	; (8001754 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800170e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001712:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001714:	f003 020c 	and.w	r2, r3, #12
 8001718:	2a08      	cmp	r2, #8
 800171a:	d117      	bne.n	800174c <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800171c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001720:	a806      	add	r0, sp, #24
 8001722:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001724:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001726:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800172a:	d50c      	bpl.n	8001746 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800172c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800172e:	480a      	ldr	r0, [pc, #40]	; (8001758 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001730:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001734:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001736:	aa06      	add	r2, sp, #24
 8001738:	4413      	add	r3, r2
 800173a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800173e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001742:	b007      	add	sp, #28
 8001744:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001746:	4805      	ldr	r0, [pc, #20]	; (800175c <HAL_RCC_GetSysClockFreq+0x74>)
 8001748:	4350      	muls	r0, r2
 800174a:	e7fa      	b.n	8001742 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 800174c:	4802      	ldr	r0, [pc, #8]	; (8001758 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800174e:	e7f8      	b.n	8001742 <HAL_RCC_GetSysClockFreq+0x5a>
 8001750:	08002760 	.word	0x08002760
 8001754:	40021000 	.word	0x40021000
 8001758:	007a1200 	.word	0x007a1200
 800175c:	003d0900 	.word	0x003d0900

08001760 <HAL_RCC_ClockConfig>:
{
 8001760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001764:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001766:	4604      	mov	r4, r0
 8001768:	b910      	cbnz	r0, 8001770 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800176a:	2001      	movs	r0, #1
 800176c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001770:	4a45      	ldr	r2, [pc, #276]	; (8001888 <HAL_RCC_ClockConfig+0x128>)
 8001772:	6813      	ldr	r3, [r2, #0]
 8001774:	f003 0307 	and.w	r3, r3, #7
 8001778:	428b      	cmp	r3, r1
 800177a:	d329      	bcc.n	80017d0 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800177c:	6821      	ldr	r1, [r4, #0]
 800177e:	078e      	lsls	r6, r1, #30
 8001780:	d431      	bmi.n	80017e6 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001782:	07ca      	lsls	r2, r1, #31
 8001784:	d444      	bmi.n	8001810 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001786:	4a40      	ldr	r2, [pc, #256]	; (8001888 <HAL_RCC_ClockConfig+0x128>)
 8001788:	6813      	ldr	r3, [r2, #0]
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	429d      	cmp	r5, r3
 8001790:	d367      	bcc.n	8001862 <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001792:	6822      	ldr	r2, [r4, #0]
 8001794:	4d3d      	ldr	r5, [pc, #244]	; (800188c <HAL_RCC_ClockConfig+0x12c>)
 8001796:	f012 0f04 	tst.w	r2, #4
 800179a:	d16e      	bne.n	800187a <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800179c:	0713      	lsls	r3, r2, #28
 800179e:	d506      	bpl.n	80017ae <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017a0:	686b      	ldr	r3, [r5, #4]
 80017a2:	6922      	ldr	r2, [r4, #16]
 80017a4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80017a8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80017ac:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017ae:	f7ff ff9b 	bl	80016e8 <HAL_RCC_GetSysClockFreq>
 80017b2:	686b      	ldr	r3, [r5, #4]
 80017b4:	4a36      	ldr	r2, [pc, #216]	; (8001890 <HAL_RCC_ClockConfig+0x130>)
 80017b6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80017ba:	5cd3      	ldrb	r3, [r2, r3]
 80017bc:	40d8      	lsrs	r0, r3
 80017be:	4b35      	ldr	r3, [pc, #212]	; (8001894 <HAL_RCC_ClockConfig+0x134>)
 80017c0:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80017c2:	4b35      	ldr	r3, [pc, #212]	; (8001898 <HAL_RCC_ClockConfig+0x138>)
 80017c4:	6818      	ldr	r0, [r3, #0]
 80017c6:	f7ff f915 	bl	80009f4 <HAL_InitTick>
  return HAL_OK;
 80017ca:	2000      	movs	r0, #0
 80017cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017d0:	6813      	ldr	r3, [r2, #0]
 80017d2:	f023 0307 	bic.w	r3, r3, #7
 80017d6:	430b      	orrs	r3, r1
 80017d8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017da:	6813      	ldr	r3, [r2, #0]
 80017dc:	f003 0307 	and.w	r3, r3, #7
 80017e0:	4299      	cmp	r1, r3
 80017e2:	d1c2      	bne.n	800176a <HAL_RCC_ClockConfig+0xa>
 80017e4:	e7ca      	b.n	800177c <HAL_RCC_ClockConfig+0x1c>
 80017e6:	4b29      	ldr	r3, [pc, #164]	; (800188c <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017ec:	bf1e      	ittt	ne
 80017ee:	685a      	ldrne	r2, [r3, #4]
 80017f0:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80017f4:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f6:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017f8:	bf42      	ittt	mi
 80017fa:	685a      	ldrmi	r2, [r3, #4]
 80017fc:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001800:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001802:	685a      	ldr	r2, [r3, #4]
 8001804:	68a0      	ldr	r0, [r4, #8]
 8001806:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800180a:	4302      	orrs	r2, r0
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	e7b8      	b.n	8001782 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001810:	6862      	ldr	r2, [r4, #4]
 8001812:	4e1e      	ldr	r6, [pc, #120]	; (800188c <HAL_RCC_ClockConfig+0x12c>)
 8001814:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001816:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001818:	d11b      	bne.n	8001852 <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800181e:	d0a4      	beq.n	800176a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001820:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001822:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001826:	f023 0303 	bic.w	r3, r3, #3
 800182a:	4313      	orrs	r3, r2
 800182c:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800182e:	f7ff f923 	bl	8000a78 <HAL_GetTick>
 8001832:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001834:	6873      	ldr	r3, [r6, #4]
 8001836:	6862      	ldr	r2, [r4, #4]
 8001838:	f003 030c 	and.w	r3, r3, #12
 800183c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001840:	d0a1      	beq.n	8001786 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001842:	f7ff f919 	bl	8000a78 <HAL_GetTick>
 8001846:	1bc0      	subs	r0, r0, r7
 8001848:	4540      	cmp	r0, r8
 800184a:	d9f3      	bls.n	8001834 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 800184c:	2003      	movs	r0, #3
}
 800184e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001852:	2a02      	cmp	r2, #2
 8001854:	d102      	bne.n	800185c <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001856:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800185a:	e7e0      	b.n	800181e <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800185c:	f013 0f02 	tst.w	r3, #2
 8001860:	e7dd      	b.n	800181e <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001862:	6813      	ldr	r3, [r2, #0]
 8001864:	f023 0307 	bic.w	r3, r3, #7
 8001868:	432b      	orrs	r3, r5
 800186a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800186c:	6813      	ldr	r3, [r2, #0]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	429d      	cmp	r5, r3
 8001874:	f47f af79 	bne.w	800176a <HAL_RCC_ClockConfig+0xa>
 8001878:	e78b      	b.n	8001792 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800187a:	686b      	ldr	r3, [r5, #4]
 800187c:	68e1      	ldr	r1, [r4, #12]
 800187e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001882:	430b      	orrs	r3, r1
 8001884:	606b      	str	r3, [r5, #4]
 8001886:	e789      	b.n	800179c <HAL_RCC_ClockConfig+0x3c>
 8001888:	40022000 	.word	0x40022000
 800188c:	40021000 	.word	0x40021000
 8001890:	08002770 	.word	0x08002770
 8001894:	20000008 	.word	0x20000008
 8001898:	20000004 	.word	0x20000004

0800189c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800189c:	4b04      	ldr	r3, [pc, #16]	; (80018b0 <HAL_RCC_GetPCLK1Freq+0x14>)
 800189e:	4a05      	ldr	r2, [pc, #20]	; (80018b4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80018a6:	5cd3      	ldrb	r3, [r2, r3]
 80018a8:	4a03      	ldr	r2, [pc, #12]	; (80018b8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80018aa:	6810      	ldr	r0, [r2, #0]
}
 80018ac:	40d8      	lsrs	r0, r3
 80018ae:	4770      	bx	lr
 80018b0:	40021000 	.word	0x40021000
 80018b4:	08002780 	.word	0x08002780
 80018b8:	20000008 	.word	0x20000008

080018bc <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80018bc:	4b04      	ldr	r3, [pc, #16]	; (80018d0 <HAL_RCC_GetPCLK2Freq+0x14>)
 80018be:	4a05      	ldr	r2, [pc, #20]	; (80018d4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80018c6:	5cd3      	ldrb	r3, [r2, r3]
 80018c8:	4a03      	ldr	r2, [pc, #12]	; (80018d8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80018ca:	6810      	ldr	r0, [r2, #0]
}
 80018cc:	40d8      	lsrs	r0, r3
 80018ce:	4770      	bx	lr
 80018d0:	40021000 	.word	0x40021000
 80018d4:	08002780 	.word	0x08002780
 80018d8:	20000008 	.word	0x20000008

080018dc <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80018dc:	6803      	ldr	r3, [r0, #0]
{
 80018de:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80018e2:	07d9      	lsls	r1, r3, #31
{
 80018e4:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80018e6:	d520      	bpl.n	800192a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018e8:	4c35      	ldr	r4, [pc, #212]	; (80019c0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80018ea:	69e3      	ldr	r3, [r4, #28]
 80018ec:	00da      	lsls	r2, r3, #3
 80018ee:	d432      	bmi.n	8001956 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80018f0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80018f2:	69e3      	ldr	r3, [r4, #28]
 80018f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f8:	61e3      	str	r3, [r4, #28]
 80018fa:	69e3      	ldr	r3, [r4, #28]
 80018fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001900:	9301      	str	r3, [sp, #4]
 8001902:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001904:	4e2f      	ldr	r6, [pc, #188]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001906:	6833      	ldr	r3, [r6, #0]
 8001908:	05db      	lsls	r3, r3, #23
 800190a:	d526      	bpl.n	800195a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800190c:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800190e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001912:	d136      	bne.n	8001982 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001914:	6a23      	ldr	r3, [r4, #32]
 8001916:	686a      	ldr	r2, [r5, #4]
 8001918:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800191c:	4313      	orrs	r3, r2
 800191e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001920:	b11f      	cbz	r7, 800192a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001922:	69e3      	ldr	r3, [r4, #28]
 8001924:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001928:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800192a:	6828      	ldr	r0, [r5, #0]
 800192c:	0783      	lsls	r3, r0, #30
 800192e:	d506      	bpl.n	800193e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001930:	4a23      	ldr	r2, [pc, #140]	; (80019c0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001932:	68a9      	ldr	r1, [r5, #8]
 8001934:	6853      	ldr	r3, [r2, #4]
 8001936:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800193a:	430b      	orrs	r3, r1
 800193c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800193e:	f010 0010 	ands.w	r0, r0, #16
 8001942:	d01b      	beq.n	800197c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001944:	4a1e      	ldr	r2, [pc, #120]	; (80019c0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001946:	68e9      	ldr	r1, [r5, #12]
 8001948:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800194a:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800194c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001950:	430b      	orrs	r3, r1
 8001952:	6053      	str	r3, [r2, #4]
 8001954:	e012      	b.n	800197c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001956:	2700      	movs	r7, #0
 8001958:	e7d4      	b.n	8001904 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800195a:	6833      	ldr	r3, [r6, #0]
 800195c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001960:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001962:	f7ff f889 	bl	8000a78 <HAL_GetTick>
 8001966:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001968:	6833      	ldr	r3, [r6, #0]
 800196a:	05d8      	lsls	r0, r3, #23
 800196c:	d4ce      	bmi.n	800190c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800196e:	f7ff f883 	bl	8000a78 <HAL_GetTick>
 8001972:	eba0 0008 	sub.w	r0, r0, r8
 8001976:	2864      	cmp	r0, #100	; 0x64
 8001978:	d9f6      	bls.n	8001968 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 800197a:	2003      	movs	r0, #3
}
 800197c:	b002      	add	sp, #8
 800197e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001982:	686a      	ldr	r2, [r5, #4]
 8001984:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001988:	4293      	cmp	r3, r2
 800198a:	d0c3      	beq.n	8001914 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 800198c:	2001      	movs	r0, #1
 800198e:	4a0e      	ldr	r2, [pc, #56]	; (80019c8 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001990:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001992:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001994:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001996:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 800199a:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 800199c:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800199e:	07d9      	lsls	r1, r3, #31
 80019a0:	d5b8      	bpl.n	8001914 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80019a2:	f7ff f869 	bl	8000a78 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019a6:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80019aa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019ac:	6a23      	ldr	r3, [r4, #32]
 80019ae:	079a      	lsls	r2, r3, #30
 80019b0:	d4b0      	bmi.n	8001914 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019b2:	f7ff f861 	bl	8000a78 <HAL_GetTick>
 80019b6:	1b80      	subs	r0, r0, r6
 80019b8:	4540      	cmp	r0, r8
 80019ba:	d9f7      	bls.n	80019ac <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80019bc:	e7dd      	b.n	800197a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80019be:	bf00      	nop
 80019c0:	40021000 	.word	0x40021000
 80019c4:	40007000 	.word	0x40007000
 80019c8:	42420440 	.word	0x42420440

080019cc <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019cc:	6a03      	ldr	r3, [r0, #32]
{
 80019ce:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019d0:	f023 0301 	bic.w	r3, r3, #1
 80019d4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019d6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019d8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80019da:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80019dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80019de:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80019e2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80019e4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80019e6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80019ea:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80019ec:	4d0a      	ldr	r5, [pc, #40]	; (8001a18 <TIM_OC1_SetConfig+0x4c>)
 80019ee:	42a8      	cmp	r0, r5
 80019f0:	d10b      	bne.n	8001a0a <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80019f2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80019f4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80019f8:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80019fa:	698e      	ldr	r6, [r1, #24]
 80019fc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80019fe:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a02:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001a04:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a08:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a0a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001a0c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001a0e:	684a      	ldr	r2, [r1, #4]
 8001a10:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a12:	6203      	str	r3, [r0, #32]
 8001a14:	bd70      	pop	{r4, r5, r6, pc}
 8001a16:	bf00      	nop
 8001a18:	40012c00 	.word	0x40012c00

08001a1c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001a1c:	6a03      	ldr	r3, [r0, #32]
{
 8001a1e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001a20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a24:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a26:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a28:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001a2a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a2c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001a2e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001a32:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001a34:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001a36:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001a3a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001a3e:	4d0b      	ldr	r5, [pc, #44]	; (8001a6c <TIM_OC3_SetConfig+0x50>)
 8001a40:	42a8      	cmp	r0, r5
 8001a42:	d10d      	bne.n	8001a60 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001a44:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001a46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001a4a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a4e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001a50:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001a52:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a56:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001a58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001a5c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a60:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001a62:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001a64:	684a      	ldr	r2, [r1, #4]
 8001a66:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a68:	6203      	str	r3, [r0, #32]
 8001a6a:	bd70      	pop	{r4, r5, r6, pc}
 8001a6c:	40012c00 	.word	0x40012c00

08001a70 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001a70:	6a03      	ldr	r3, [r0, #32]
{
 8001a72:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001a74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001a78:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a7a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a7c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001a7e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001a80:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001a82:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001a86:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001a8a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001a8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001a90:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a94:	4d06      	ldr	r5, [pc, #24]	; (8001ab0 <TIM_OC4_SetConfig+0x40>)
 8001a96:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001a98:	bf02      	ittt	eq
 8001a9a:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001a9c:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001aa0:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001aa4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001aa6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001aa8:	684a      	ldr	r2, [r1, #4]
 8001aaa:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001aac:	6203      	str	r3, [r0, #32]
 8001aae:	bd30      	pop	{r4, r5, pc}
 8001ab0:	40012c00 	.word	0x40012c00

08001ab4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ab4:	4a1a      	ldr	r2, [pc, #104]	; (8001b20 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001ab6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ab8:	4290      	cmp	r0, r2
 8001aba:	d00a      	beq.n	8001ad2 <TIM_Base_SetConfig+0x1e>
 8001abc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001ac0:	d007      	beq.n	8001ad2 <TIM_Base_SetConfig+0x1e>
 8001ac2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001ac6:	4290      	cmp	r0, r2
 8001ac8:	d003      	beq.n	8001ad2 <TIM_Base_SetConfig+0x1e>
 8001aca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ace:	4290      	cmp	r0, r2
 8001ad0:	d115      	bne.n	8001afe <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001ad2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ad4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001ad8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ada:	4a11      	ldr	r2, [pc, #68]	; (8001b20 <TIM_Base_SetConfig+0x6c>)
 8001adc:	4290      	cmp	r0, r2
 8001ade:	d00a      	beq.n	8001af6 <TIM_Base_SetConfig+0x42>
 8001ae0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001ae4:	d007      	beq.n	8001af6 <TIM_Base_SetConfig+0x42>
 8001ae6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001aea:	4290      	cmp	r0, r2
 8001aec:	d003      	beq.n	8001af6 <TIM_Base_SetConfig+0x42>
 8001aee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001af2:	4290      	cmp	r0, r2
 8001af4:	d103      	bne.n	8001afe <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001af6:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001af8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001afc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001afe:	694a      	ldr	r2, [r1, #20]
 8001b00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b04:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001b06:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b08:	688b      	ldr	r3, [r1, #8]
 8001b0a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001b0c:	680b      	ldr	r3, [r1, #0]
 8001b0e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b10:	4b03      	ldr	r3, [pc, #12]	; (8001b20 <TIM_Base_SetConfig+0x6c>)
 8001b12:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001b14:	bf04      	itt	eq
 8001b16:	690b      	ldreq	r3, [r1, #16]
 8001b18:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	6143      	str	r3, [r0, #20]
 8001b1e:	4770      	bx	lr
 8001b20:	40012c00 	.word	0x40012c00

08001b24 <HAL_TIM_PWM_Init>:
{
 8001b24:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001b26:	4604      	mov	r4, r0
 8001b28:	b330      	cbz	r0, 8001b78 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001b2a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001b2e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001b32:	b91b      	cbnz	r3, 8001b3c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001b34:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001b38:	f000 fd2c 	bl	8002594 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001b3c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b3e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001b40:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b44:	1d21      	adds	r1, r4, #4
 8001b46:	f7ff ffb5 	bl	8001ab4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b4a:	2301      	movs	r3, #1
  return HAL_OK;
 8001b4c:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b4e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b52:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001b56:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8001b5a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001b5e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b62:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001b66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001b6a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001b6e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001b72:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001b76:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001b78:	2001      	movs	r0, #1
}
 8001b7a:	bd10      	pop	{r4, pc}

08001b7c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b7c:	6a03      	ldr	r3, [r0, #32]
{
 8001b7e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b80:	f023 0310 	bic.w	r3, r3, #16
 8001b84:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001b86:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001b88:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001b8a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b8c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001b8e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b92:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001b96:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001b98:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001b9c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001ba0:	4d0b      	ldr	r5, [pc, #44]	; (8001bd0 <TIM_OC2_SetConfig+0x54>)
 8001ba2:	42a8      	cmp	r0, r5
 8001ba4:	d10d      	bne.n	8001bc2 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001ba6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001ba8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001bac:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001bb0:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001bb2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001bb4:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001bb8:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001bba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001bbe:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001bc2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001bc4:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001bc6:	684a      	ldr	r2, [r1, #4]
 8001bc8:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001bca:	6203      	str	r3, [r0, #32]
 8001bcc:	bd70      	pop	{r4, r5, r6, pc}
 8001bce:	bf00      	nop
 8001bd0:	40012c00 	.word	0x40012c00

08001bd4 <HAL_TIM_PWM_ConfigChannel>:
{
 8001bd4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001bd6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001bda:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d054      	beq.n	8001c8a <HAL_TIM_PWM_ConfigChannel+0xb6>
 8001be0:	2301      	movs	r3, #1
 8001be2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8001be6:	2a0c      	cmp	r2, #12
 8001be8:	d818      	bhi.n	8001c1c <HAL_TIM_PWM_ConfigChannel+0x48>
 8001bea:	e8df f002 	tbb	[pc, r2]
 8001bee:	1707      	.short	0x1707
 8001bf0:	171b1717 	.word	0x171b1717
 8001bf4:	172c1717 	.word	0x172c1717
 8001bf8:	1717      	.short	0x1717
 8001bfa:	3d          	.byte	0x3d
 8001bfb:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001bfc:	6800      	ldr	r0, [r0, #0]
 8001bfe:	f7ff fee5 	bl	80019cc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001c02:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001c04:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001c06:	699a      	ldr	r2, [r3, #24]
 8001c08:	f042 0208 	orr.w	r2, r2, #8
 8001c0c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001c0e:	699a      	ldr	r2, [r3, #24]
 8001c10:	f022 0204 	bic.w	r2, r2, #4
 8001c14:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001c16:	699a      	ldr	r2, [r3, #24]
 8001c18:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001c1a:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8001c22:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001c24:	6800      	ldr	r0, [r0, #0]
 8001c26:	f7ff ffa9 	bl	8001b7c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001c2a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001c2c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001c2e:	699a      	ldr	r2, [r3, #24]
 8001c30:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c34:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001c36:	699a      	ldr	r2, [r3, #24]
 8001c38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c3c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001c3e:	699a      	ldr	r2, [r3, #24]
 8001c40:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001c44:	e7e9      	b.n	8001c1a <HAL_TIM_PWM_ConfigChannel+0x46>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001c46:	6800      	ldr	r0, [r0, #0]
 8001c48:	f7ff fee8 	bl	8001a1c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001c4c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001c4e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001c50:	69da      	ldr	r2, [r3, #28]
 8001c52:	f042 0208 	orr.w	r2, r2, #8
 8001c56:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001c58:	69da      	ldr	r2, [r3, #28]
 8001c5a:	f022 0204 	bic.w	r2, r2, #4
 8001c5e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001c60:	69da      	ldr	r2, [r3, #28]
 8001c62:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c64:	61da      	str	r2, [r3, #28]
      break;
 8001c66:	e7d9      	b.n	8001c1c <HAL_TIM_PWM_ConfigChannel+0x48>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001c68:	6800      	ldr	r0, [r0, #0]
 8001c6a:	f7ff ff01 	bl	8001a70 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c6e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c70:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001c72:	69da      	ldr	r2, [r3, #28]
 8001c74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001c7a:	69da      	ldr	r2, [r3, #28]
 8001c7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c82:	69da      	ldr	r2, [r3, #28]
 8001c84:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001c88:	e7ec      	b.n	8001c64 <HAL_TIM_PWM_ConfigChannel+0x90>
  __HAL_LOCK(htim);
 8001c8a:	2002      	movs	r0, #2
}
 8001c8c:	bd38      	pop	{r3, r4, r5, pc}

08001c8e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001c8e:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001c90:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001c92:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001c94:	f001 011f 	and.w	r1, r1, #31
 8001c98:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001c9a:	ea23 0304 	bic.w	r3, r3, r4
 8001c9e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001ca0:	6a03      	ldr	r3, [r0, #32]
 8001ca2:	408a      	lsls	r2, r1
 8001ca4:	431a      	orrs	r2, r3
 8001ca6:	6202      	str	r2, [r0, #32]
 8001ca8:	bd10      	pop	{r4, pc}
	...

08001cac <HAL_TIM_PWM_Start>:
{
 8001cac:	b510      	push	{r4, lr}
 8001cae:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001cb0:	b929      	cbnz	r1, 8001cbe <HAL_TIM_PWM_Start+0x12>
 8001cb2:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d01d      	beq.n	8001cf6 <HAL_TIM_PWM_Start+0x4a>
    return HAL_ERROR;
 8001cba:	2001      	movs	r0, #1
 8001cbc:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001cbe:	2904      	cmp	r1, #4
 8001cc0:	d107      	bne.n	8001cd2 <HAL_TIM_PWM_Start+0x26>
 8001cc2:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d1f7      	bne.n	8001cba <HAL_TIM_PWM_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001cca:	2302      	movs	r3, #2
 8001ccc:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8001cd0:	e014      	b.n	8001cfc <HAL_TIM_PWM_Start+0x50>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001cd2:	2908      	cmp	r1, #8
 8001cd4:	d107      	bne.n	8001ce6 <HAL_TIM_PWM_Start+0x3a>
 8001cd6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d1ed      	bne.n	8001cba <HAL_TIM_PWM_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001cde:	2302      	movs	r3, #2
 8001ce0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8001ce4:	e00a      	b.n	8001cfc <HAL_TIM_PWM_Start+0x50>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001ce6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d1e5      	bne.n	8001cba <HAL_TIM_PWM_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001cee:	2302      	movs	r3, #2
 8001cf0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8001cf4:	e002      	b.n	8001cfc <HAL_TIM_PWM_Start+0x50>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	6820      	ldr	r0, [r4, #0]
 8001d00:	f7ff ffc5 	bl	8001c8e <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d04:	6823      	ldr	r3, [r4, #0]
 8001d06:	4a0e      	ldr	r2, [pc, #56]	; (8001d40 <HAL_TIM_PWM_Start+0x94>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d10a      	bne.n	8001d22 <HAL_TIM_PWM_Start+0x76>
    __HAL_TIM_MOE_ENABLE(htim);
 8001d0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d12:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d14:	689a      	ldr	r2, [r3, #8]
 8001d16:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d1a:	2a06      	cmp	r2, #6
 8001d1c:	d10b      	bne.n	8001d36 <HAL_TIM_PWM_Start+0x8a>
  return HAL_OK;
 8001d1e:	2000      	movs	r0, #0
 8001d20:	bd10      	pop	{r4, pc}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d26:	d0f5      	beq.n	8001d14 <HAL_TIM_PWM_Start+0x68>
 8001d28:	4a06      	ldr	r2, [pc, #24]	; (8001d44 <HAL_TIM_PWM_Start+0x98>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d0f2      	beq.n	8001d14 <HAL_TIM_PWM_Start+0x68>
 8001d2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d0ee      	beq.n	8001d14 <HAL_TIM_PWM_Start+0x68>
    __HAL_TIM_ENABLE(htim);
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	f042 0201 	orr.w	r2, r2, #1
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	e7ee      	b.n	8001d1e <HAL_TIM_PWM_Start+0x72>
 8001d40:	40012c00 	.word	0x40012c00
 8001d44:	40000400 	.word	0x40000400

08001d48 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d48:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001d4c:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	f04f 0302 	mov.w	r3, #2
 8001d54:	d025      	beq.n	8001da2 <HAL_TIMEx_MasterConfigSynchronization+0x5a>
 8001d56:	2201      	movs	r2, #1

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d58:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d5c:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d5e:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8001d60:	685c      	ldr	r4, [r3, #4]
  __HAL_LOCK(htim);
 8001d62:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d66:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d6a:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 8001d6c:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001d6e:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d70:	4c0d      	ldr	r4, [pc, #52]	; (8001da8 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8001d72:	42a3      	cmp	r3, r4
 8001d74:	d00a      	beq.n	8001d8c <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8001d76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d7a:	d007      	beq.n	8001d8c <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8001d7c:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8001d80:	42a3      	cmp	r3, r4
 8001d82:	d003      	beq.n	8001d8c <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8001d84:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001d88:	42a3      	cmp	r3, r4
 8001d8a:	d104      	bne.n	8001d96 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d8c:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001d8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d92:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001d94:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001d96:	2301      	movs	r3, #1
 8001d98:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001da2:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001da4:	bd30      	pop	{r4, r5, pc}
 8001da6:	bf00      	nop
 8001da8:	40012c00 	.word	0x40012c00

08001dac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001dac:	b538      	push	{r3, r4, r5, lr}
 8001dae:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001db0:	6803      	ldr	r3, [r0, #0]
 8001db2:	68c1      	ldr	r1, [r0, #12]
 8001db4:	691a      	ldr	r2, [r3, #16]
 8001db6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001dbe:	6882      	ldr	r2, [r0, #8]
 8001dc0:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8001dc2:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001dc4:	4302      	orrs	r2, r0
 8001dc6:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001dc8:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8001dcc:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001dd0:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001dd6:	695a      	ldr	r2, [r3, #20]
 8001dd8:	69a1      	ldr	r1, [r4, #24]
 8001dda:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001dde:	430a      	orrs	r2, r1
 8001de0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001de2:	4a0e      	ldr	r2, [pc, #56]	; (8001e1c <UART_SetConfig+0x70>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d115      	bne.n	8001e14 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001de8:	f7ff fd68 	bl	80018bc <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001dec:	2319      	movs	r3, #25
 8001dee:	4358      	muls	r0, r3
 8001df0:	6863      	ldr	r3, [r4, #4]
 8001df2:	2264      	movs	r2, #100	; 0x64
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001dfa:	fbb0 f1f2 	udiv	r1, r0, r2
 8001dfe:	fb02 0311 	mls	r3, r2, r1, r0
 8001e02:	011b      	lsls	r3, r3, #4
 8001e04:	3332      	adds	r3, #50	; 0x32
 8001e06:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e0a:	6825      	ldr	r5, [r4, #0]
 8001e0c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8001e10:	60ab      	str	r3, [r5, #8]
 8001e12:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8001e14:	f7ff fd42 	bl	800189c <HAL_RCC_GetPCLK1Freq>
 8001e18:	e7e8      	b.n	8001dec <UART_SetConfig+0x40>
 8001e1a:	bf00      	nop
 8001e1c:	40013800 	.word	0x40013800

08001e20 <HAL_UART_Init>:
{
 8001e20:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001e22:	4604      	mov	r4, r0
 8001e24:	b340      	cbz	r0, 8001e78 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001e26:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001e2a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e2e:	b91b      	cbnz	r3, 8001e38 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001e30:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001e34:	f000 fbe8 	bl	8002608 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001e38:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001e3a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001e3c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001e40:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001e42:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001e44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e48:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001e4a:	f7ff ffaf 	bl	8001dac <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e4e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e50:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e52:	691a      	ldr	r2, [r3, #16]
 8001e54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e5a:	695a      	ldr	r2, [r3, #20]
 8001e5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e60:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001e62:	68da      	ldr	r2, [r3, #12]
 8001e64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e68:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001e6a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e6c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001e6e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001e72:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001e76:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001e78:	2001      	movs	r0, #1
}
 8001e7a:	bd10      	pop	{r4, pc}

08001e7c <uint16_t_Read_APPS1>:
	//this function reads the apps several time and gets it average to eleminate error in the reading
	/* we added the signal from the second APP */
	uint16_t apps1_read=0;
	for(int i=0;i<10;i++)
	{
		apps1_read+=val[APP1];
 8001e7c:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <uint16_t_Read_APPS1+0x14>)
	}

	return (apps1_read/10);
 8001e7e:	8818      	ldrh	r0, [r3, #0]

}
 8001e80:	230a      	movs	r3, #10
	return (apps1_read/10);
 8001e82:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001e86:	0040      	lsls	r0, r0, #1
 8001e88:	b280      	uxth	r0, r0
}
 8001e8a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e8e:	4770      	bx	lr
 8001e90:	200000e8 	.word	0x200000e8

08001e94 <uint16_t_Read_APPS2>:
	//this function reads the apps several time and gets it average to eleminate error in the reading
	/* we added the signal from the second APP */
	uint16_t apps2_read=0;
	for(int i=0;i<10;i++)
	{
		apps2_read+=val[APP2];
 8001e94:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <uint16_t_Read_APPS2+0x14>)
	}

	return (apps2_read/10);
 8001e96:	8858      	ldrh	r0, [r3, #2]

}
 8001e98:	230a      	movs	r3, #10
	return (apps2_read/10);
 8001e9a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001e9e:	0040      	lsls	r0, r0, #1
 8001ea0:	b280      	uxth	r0, r0
}
 8001ea2:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ea6:	4770      	bx	lr
 8001ea8:	200000e8 	.word	0x200000e8

08001eac <Check_Activasion_Logic>:
	if(difference> 0.1* apps2_read || difference> 0.1* apps1_read) /* checking implausibility of the APPS*/
		ErrorAction();
}

void Check_Activasion_Logic()
{
 8001eac:	b570      	push	{r4, r5, r6, lr}
	uint32_t time_on_press=HAL_GetTick(); //store the value when the key is pressed
 8001eae:	f7fe fde3 	bl	8000a78 <HAL_GetTick>
 8001eb2:	4605      	mov	r5, r0
	uint32_t time_difference=0;  //difference between when key is pressed ad current time
	while( (time_difference<3000) && (HAL_GPIO_ReadPin(RTD_BTN_GPIO_Port,RTD_BTN_Pin)) &&  (val[BRAKE_ANGLE]<VAL_BRAKE_ANGLE_RTD) )
 8001eb4:	4e18      	ldr	r6, [pc, #96]	; (8001f18 <Check_Activasion_Logic+0x6c>)
 8001eb6:	4c19      	ldr	r4, [pc, #100]	; (8001f1c <Check_Activasion_Logic+0x70>)
 8001eb8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ebc:	4630      	mov	r0, r6
 8001ebe:	f7ff fa69 	bl	8001394 <HAL_GPIO_ReadPin>
 8001ec2:	b340      	cbz	r0, 8001f16 <Check_Activasion_Logic+0x6a>
 8001ec4:	88a3      	ldrh	r3, [r4, #4]
 8001ec6:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001eca:	d300      	bcc.n	8001ece <Check_Activasion_Logic+0x22>
 8001ecc:	bd70      	pop	{r4, r5, r6, pc}
	{
		//this while is broken when the rtd button is released before 3 seconds or the brakes pedal is released before 3 seconds

		time_difference=HAL_GetTick()-time_on_press;
 8001ece:	f7fe fdd3 	bl	8000a78 <HAL_GetTick>
	while( (time_difference<3000) && (HAL_GPIO_ReadPin(RTD_BTN_GPIO_Port,RTD_BTN_Pin)) &&  (val[BRAKE_ANGLE]<VAL_BRAKE_ANGLE_RTD) )
 8001ed2:	f640 33b7 	movw	r3, #2999	; 0xbb7
		time_difference=HAL_GetTick()-time_on_press;
 8001ed6:	1b40      	subs	r0, r0, r5
	while( (time_difference<3000) && (HAL_GPIO_ReadPin(RTD_BTN_GPIO_Port,RTD_BTN_Pin)) &&  (val[BRAKE_ANGLE]<VAL_BRAKE_ANGLE_RTD) )
 8001ed8:	4298      	cmp	r0, r3
 8001eda:	d9ed      	bls.n	8001eb8 <Check_Activasion_Logic+0xc>
	}
	//if the rtd btn is pressed with the brakes for 3 seconds then the next state is drive mode
	if(time_difference>=3000)
	{
		//make the rtd sound for 3 seconds
		HAL_GPIO_WritePin(RTDS_GPIO_Port,RTDS_Pin,1);
 8001edc:	2201      	movs	r2, #1
 8001ede:	2104      	movs	r1, #4
 8001ee0:	480f      	ldr	r0, [pc, #60]	; (8001f20 <Check_Activasion_Logic+0x74>)
 8001ee2:	f7ff fa5d 	bl	80013a0 <HAL_GPIO_WritePin>
		HAL_Delay(2000);
 8001ee6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001eea:	f7fe fdcb 	bl	8000a84 <HAL_Delay>
		HAL_GPIO_WritePin(RTDS_GPIO_Port,RTDS_Pin,0);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	2104      	movs	r1, #4
 8001ef2:	480b      	ldr	r0, [pc, #44]	; (8001f20 <Check_Activasion_Logic+0x74>)
 8001ef4:	f7ff fa54 	bl	80013a0 <HAL_GPIO_WritePin>

		//wait until the rtd button is released
		while(HAL_GPIO_ReadPin(RTD_BTN_GPIO_Port,RTD_BTN_Pin));
 8001ef8:	4c07      	ldr	r4, [pc, #28]	; (8001f18 <Check_Activasion_Logic+0x6c>)
 8001efa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001efe:	4620      	mov	r0, r4
 8001f00:	f7ff fa48 	bl	8001394 <HAL_GPIO_ReadPin>
 8001f04:	2800      	cmp	r0, #0
 8001f06:	d1f8      	bne.n	8001efa <Check_Activasion_Logic+0x4e>
		HAL_Delay(50); //small delay for button debouncing
 8001f08:	2032      	movs	r0, #50	; 0x32
 8001f0a:	f7fe fdbb 	bl	8000a84 <HAL_Delay>
		nextStateM=DRIVE;
 8001f0e:	2203      	movs	r2, #3
 8001f10:	4b04      	ldr	r3, [pc, #16]	; (8001f24 <Check_Activasion_Logic+0x78>)
 8001f12:	701a      	strb	r2, [r3, #0]
	}
}
 8001f14:	bd70      	pop	{r4, r5, r6, pc}
 8001f16:	bd70      	pop	{r4, r5, r6, pc}
 8001f18:	40010c00 	.word	0x40010c00
 8001f1c:	200000e8 	.word	0x200000e8
 8001f20:	40010800 	.word	0x40010800
 8001f24:	20000029 	.word	0x20000029

08001f28 <EVMS_Init>:
void EVMS_Init()
{
 8001f28:	b508      	push	{r3, lr}

   HAL_ADC_Start_DMA(&hadc1,val,3);
 8001f2a:	4905      	ldr	r1, [pc, #20]	; (8001f40 <EVMS_Init+0x18>)
 8001f2c:	2203      	movs	r2, #3
 8001f2e:	4805      	ldr	r0, [pc, #20]	; (8001f44 <EVMS_Init+0x1c>)
 8001f30:	f7fe feb2 	bl	8000c98 <HAL_ADC_Start_DMA>
	
   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);

}
 8001f34:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 8001f38:	2108      	movs	r1, #8
 8001f3a:	4803      	ldr	r0, [pc, #12]	; (8001f48 <EVMS_Init+0x20>)
 8001f3c:	f7ff beb6 	b.w	8001cac <HAL_TIM_PWM_Start>
 8001f40:	200000e8 	.word	0x200000e8
 8001f44:	200000b8 	.word	0x200000b8
 8001f48:	20000070 	.word	0x20000070

08001f4c <IDLE_Func>:



void IDLE_Func()
{
 8001f4c:	b510      	push	{r4, lr}

	HAL_GPIO_WritePin(EVMS_RELAY_GPIO_Port,EVMS_RELAY_Pin,0);
 8001f4e:	2108      	movs	r1, #8
 8001f50:	4813      	ldr	r0, [pc, #76]	; (8001fa0 <IDLE_Func+0x54>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	f7ff fa24 	bl	80013a0 <HAL_GPIO_WritePin>
	//if the start button is not pressed then the next state is still idle state
	// this if can be removed and dont think the code functionality will be changed3
	if(! HAL_GPIO_ReadPin(START_BTN_GPIO_Port,START_BTN_Pin))
 8001f58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f5c:	4811      	ldr	r0, [pc, #68]	; (8001fa4 <IDLE_Func+0x58>)
 8001f5e:	f7ff fa19 	bl	8001394 <HAL_GPIO_ReadPin>
 8001f62:	b930      	cbnz	r0, 8001f72 <IDLE_Func+0x26>
	{
		nextStateM=IDLE;
 8001f64:	4b10      	ldr	r3, [pc, #64]	; (8001fa8 <IDLE_Func+0x5c>)
 8001f66:	7018      	strb	r0, [r3, #0]
		// wait until the driver releases his hand from the start button
		while(HAL_GPIO_ReadPin(START_BTN_GPIO_Port,START_BTN_Pin));
		HAL_Delay(50); //wait for button debouncing 
		nextStateM=PRECHARGE;
	}
	currStateM=nextStateM;
 8001f68:	4b0f      	ldr	r3, [pc, #60]	; (8001fa8 <IDLE_Func+0x5c>)
 8001f6a:	781a      	ldrb	r2, [r3, #0]
 8001f6c:	4b0f      	ldr	r3, [pc, #60]	; (8001fac <IDLE_Func+0x60>)
 8001f6e:	701a      	strb	r2, [r3, #0]
 8001f70:	bd10      	pop	{r4, pc}
	else if(HAL_GPIO_ReadPin(START_BTN_GPIO_Port,START_BTN_Pin))
 8001f72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f76:	480b      	ldr	r0, [pc, #44]	; (8001fa4 <IDLE_Func+0x58>)
 8001f78:	f7ff fa0c 	bl	8001394 <HAL_GPIO_ReadPin>
 8001f7c:	2800      	cmp	r0, #0
 8001f7e:	d0f3      	beq.n	8001f68 <IDLE_Func+0x1c>
		while(HAL_GPIO_ReadPin(START_BTN_GPIO_Port,START_BTN_Pin));
 8001f80:	4c08      	ldr	r4, [pc, #32]	; (8001fa4 <IDLE_Func+0x58>)
 8001f82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f86:	4620      	mov	r0, r4
 8001f88:	f7ff fa04 	bl	8001394 <HAL_GPIO_ReadPin>
 8001f8c:	2800      	cmp	r0, #0
 8001f8e:	d1f8      	bne.n	8001f82 <IDLE_Func+0x36>
		HAL_Delay(50); //wait for button debouncing 
 8001f90:	2032      	movs	r0, #50	; 0x32
 8001f92:	f7fe fd77 	bl	8000a84 <HAL_Delay>
		nextStateM=PRECHARGE;
 8001f96:	2201      	movs	r2, #1
 8001f98:	4b03      	ldr	r3, [pc, #12]	; (8001fa8 <IDLE_Func+0x5c>)
 8001f9a:	701a      	strb	r2, [r3, #0]
 8001f9c:	e7e4      	b.n	8001f68 <IDLE_Func+0x1c>
 8001f9e:	bf00      	nop
 8001fa0:	40010800 	.word	0x40010800
 8001fa4:	40010c00 	.word	0x40010c00
 8001fa8:	20000029 	.word	0x20000029
 8001fac:	20000028 	.word	0x20000028

08001fb0 <ErrorAction>:




void ErrorAction()
{
 8001fb0:	b508      	push	{r3, lr}
	//open the shutdown circuit and go in infinite loop
	HAL_GPIO_WritePin(EVMS_RELAY_GPIO_Port,EVMS_RELAY_Pin,1);
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	2108      	movs	r1, #8
 8001fb6:	4802      	ldr	r0, [pc, #8]	; (8001fc0 <ErrorAction+0x10>)
 8001fb8:	f7ff f9f2 	bl	80013a0 <HAL_GPIO_WritePin>
 8001fbc:	e7fe      	b.n	8001fbc <ErrorAction+0xc>
 8001fbe:	bf00      	nop
 8001fc0:	40010800 	.word	0x40010800
 8001fc4:	00000000 	.word	0x00000000

08001fc8 <Check_APPS>:
{
 8001fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t apps1_read= uint16_t_Read_APPS1();
 8001fca:	f7ff ff57 	bl	8001e7c <uint16_t_Read_APPS1>
 8001fce:	4604      	mov	r4, r0
	uint16_t apps2_read= uint16_t_Read_APPS2();
 8001fd0:	f7ff ff60 	bl	8001e94 <uint16_t_Read_APPS2>
 8001fd4:	4605      	mov	r5, r0
	if(apps1_read>apps2_read)
 8001fd6:	4284      	cmp	r4, r0
		difference =apps1_read-apps2_read;
 8001fd8:	bf8c      	ite	hi
 8001fda:	1a20      	subhi	r0, r4, r0
		difference =apps2_read-apps1_read;
 8001fdc:	1b28      	subls	r0, r5, r4
 8001fde:	b280      	uxth	r0, r0
	if(difference> 0.1* apps2_read || difference> 0.1* apps1_read) /* checking implausibility of the APPS*/
 8001fe0:	f7fe fa08 	bl	80003f4 <__aeabi_i2d>
 8001fe4:	4606      	mov	r6, r0
 8001fe6:	4628      	mov	r0, r5
 8001fe8:	460f      	mov	r7, r1
 8001fea:	f7fe fa03 	bl	80003f4 <__aeabi_i2d>
 8001fee:	a310      	add	r3, pc, #64	; (adr r3, 8002030 <Check_APPS+0x68>)
 8001ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff4:	f7fe fa64 	bl	80004c0 <__aeabi_dmul>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4630      	mov	r0, r6
 8001ffe:	4639      	mov	r1, r7
 8002000:	f7fe fcee 	bl	80009e0 <__aeabi_dcmpgt>
 8002004:	b970      	cbnz	r0, 8002024 <Check_APPS+0x5c>
 8002006:	4620      	mov	r0, r4
 8002008:	f7fe f9f4 	bl	80003f4 <__aeabi_i2d>
 800200c:	a308      	add	r3, pc, #32	; (adr r3, 8002030 <Check_APPS+0x68>)
 800200e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002012:	f7fe fa55 	bl	80004c0 <__aeabi_dmul>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	4630      	mov	r0, r6
 800201c:	4639      	mov	r1, r7
 800201e:	f7fe fcdf 	bl	80009e0 <__aeabi_dcmpgt>
 8002022:	b108      	cbz	r0, 8002028 <Check_APPS+0x60>
		ErrorAction();
 8002024:	f7ff ffc4 	bl	8001fb0 <ErrorAction>
 8002028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800202a:	bf00      	nop
 800202c:	f3af 8000 	nop.w
 8002030:	9999999a 	.word	0x9999999a
 8002034:	3fb99999 	.word	0x3fb99999

08002038 <DRIVE_Func>:
{
 8002038:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(RFE_ENABLE_GPIO_Port,RFE_ENABLE_Pin,1);
 800203a:	2201      	movs	r2, #1
 800203c:	2140      	movs	r1, #64	; 0x40
 800203e:	4819      	ldr	r0, [pc, #100]	; (80020a4 <DRIVE_Func+0x6c>)
 8002040:	f7ff f9ae 	bl	80013a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRIVE_ENABLE_GPIO_Port,DRIVE_ENABLE_Pin,1);
 8002044:	2201      	movs	r2, #1
 8002046:	2180      	movs	r1, #128	; 0x80
 8002048:	4816      	ldr	r0, [pc, #88]	; (80020a4 <DRIVE_Func+0x6c>)
 800204a:	f7ff f9a9 	bl	80013a0 <HAL_GPIO_WritePin>
	Check_APPS(); /*we have to check on the impluasibilty all the time in drive mode */
 800204e:	f7ff ffbb 	bl	8001fc8 <Check_APPS>
	uint16_t APPS_READ=uint16_t_Read_APPS1();
 8002052:	f7ff ff13 	bl	8001e7c <uint16_t_Read_APPS1>
	TIM3->ARR = 5000;
 8002056:	f241 3288 	movw	r2, #5000	; 0x1388
 800205a:	4b13      	ldr	r3, [pc, #76]	; (80020a8 <DRIVE_Func+0x70>)
	if(HAL_GPIO_ReadPin(START_BTN_GPIO_Port,START_BTN_Pin))
 800205c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	TIM3->ARR = 5000;
 8002060:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->CCR3 = APPS_READ;
 8002062:	63d8      	str	r0, [r3, #60]	; 0x3c
	if(HAL_GPIO_ReadPin(START_BTN_GPIO_Port,START_BTN_Pin))
 8002064:	4811      	ldr	r0, [pc, #68]	; (80020ac <DRIVE_Func+0x74>)
 8002066:	f7ff f995 	bl	8001394 <HAL_GPIO_ReadPin>
 800206a:	b1c0      	cbz	r0, 800209e <DRIVE_Func+0x66>
		while(HAL_GPIO_ReadPin(START_BTN_GPIO_Port,START_BTN_Pin)); //wait until the driver release the button
 800206c:	4d0f      	ldr	r5, [pc, #60]	; (80020ac <DRIVE_Func+0x74>)
 800206e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002072:	4628      	mov	r0, r5
 8002074:	f7ff f98e 	bl	8001394 <HAL_GPIO_ReadPin>
 8002078:	4604      	mov	r4, r0
 800207a:	2800      	cmp	r0, #0
 800207c:	d1f7      	bne.n	800206e <DRIVE_Func+0x36>
		HAL_Delay(50); //delay for button debouncing
 800207e:	2032      	movs	r0, #50	; 0x32
 8002080:	f7fe fd00 	bl	8000a84 <HAL_Delay>
		nextStateM=DISCHARGE;
 8002084:	2204      	movs	r2, #4
		htim3.Instance->CCR3=0;
 8002086:	4b0a      	ldr	r3, [pc, #40]	; (80020b0 <DRIVE_Func+0x78>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	63dc      	str	r4, [r3, #60]	; 0x3c
		TIM3->CCR3 = 0;
 800208c:	4b06      	ldr	r3, [pc, #24]	; (80020a8 <DRIVE_Func+0x70>)
 800208e:	63dc      	str	r4, [r3, #60]	; 0x3c
		nextStateM=DRIVE;
 8002090:	4b08      	ldr	r3, [pc, #32]	; (80020b4 <DRIVE_Func+0x7c>)
 8002092:	701a      	strb	r2, [r3, #0]
	currStateM=nextStateM;
 8002094:	4b07      	ldr	r3, [pc, #28]	; (80020b4 <DRIVE_Func+0x7c>)
 8002096:	781a      	ldrb	r2, [r3, #0]
 8002098:	4b07      	ldr	r3, [pc, #28]	; (80020b8 <DRIVE_Func+0x80>)
 800209a:	701a      	strb	r2, [r3, #0]
 800209c:	bd38      	pop	{r3, r4, r5, pc}
		nextStateM=DRIVE;
 800209e:	2203      	movs	r2, #3
 80020a0:	e7f6      	b.n	8002090 <DRIVE_Func+0x58>
 80020a2:	bf00      	nop
 80020a4:	40010800 	.word	0x40010800
 80020a8:	40000400 	.word	0x40000400
 80020ac:	40010c00 	.word	0x40010c00
 80020b0:	20000070 	.word	0x20000070
 80020b4:	20000029 	.word	0x20000029
 80020b8:	20000028 	.word	0x20000028

080020bc <PRECHARGE_Func>:
{
 80020bc:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(PRECHARGE_RELAY_GPIO_Port,PRECHARGE_RELAY_Pin,1);
 80020be:	2140      	movs	r1, #64	; 0x40
 80020c0:	2201      	movs	r2, #1
 80020c2:	4810      	ldr	r0, [pc, #64]	; (8002104 <PRECHARGE_Func+0x48>)
 80020c4:	f7ff f96c 	bl	80013a0 <HAL_GPIO_WritePin>
	HAL_Delay(50); 	//delay to make sure that the relay had time to act
 80020c8:	2032      	movs	r0, #50	; 0x32
 80020ca:	f7fe fcdb 	bl	8000a84 <HAL_Delay>
	if(HAL_GPIO_ReadPin(PRE_CHARGE_FB_GPIO_Port,PRE_CHARGE_FB_Pin)== 0)
 80020ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020d2:	480d      	ldr	r0, [pc, #52]	; (8002108 <PRECHARGE_Func+0x4c>)
 80020d4:	f7ff f95e 	bl	8001394 <HAL_GPIO_ReadPin>
 80020d8:	b908      	cbnz	r0, 80020de <PRECHARGE_Func+0x22>
		ErrorAction();
 80020da:	f7ff ff69 	bl	8001fb0 <ErrorAction>
	if(HAL_GPIO_ReadPin(DC90_INPUT_GPIO_Port,DC90_INPUT_Pin))
 80020de:	2110      	movs	r1, #16
 80020e0:	4808      	ldr	r0, [pc, #32]	; (8002104 <PRECHARGE_Func+0x48>)
 80020e2:	f7ff f957 	bl	8001394 <HAL_GPIO_ReadPin>
 80020e6:	4c09      	ldr	r4, [pc, #36]	; (800210c <PRECHARGE_Func+0x50>)
 80020e8:	b140      	cbz	r0, 80020fc <PRECHARGE_Func+0x40>
				nextStateM=NEUTRAL;
 80020ea:	2302      	movs	r3, #2
				HAL_Delay(30); //hnzbtha 3la 7sb ana bigely 95% emta
 80020ec:	201e      	movs	r0, #30
				nextStateM=NEUTRAL;
 80020ee:	7023      	strb	r3, [r4, #0]
				HAL_Delay(30); //hnzbtha 3la 7sb ana bigely 95% emta
 80020f0:	f7fe fcc8 	bl	8000a84 <HAL_Delay>
	currStateM=nextStateM;
 80020f4:	7822      	ldrb	r2, [r4, #0]
 80020f6:	4b06      	ldr	r3, [pc, #24]	; (8002110 <PRECHARGE_Func+0x54>)
 80020f8:	701a      	strb	r2, [r3, #0]
 80020fa:	bd10      	pop	{r4, pc}
			nextStateM=PRECHARGE;
 80020fc:	2301      	movs	r3, #1
 80020fe:	7023      	strb	r3, [r4, #0]
 8002100:	e7f8      	b.n	80020f4 <PRECHARGE_Func+0x38>
 8002102:	bf00      	nop
 8002104:	40010c00 	.word	0x40010c00
 8002108:	40010800 	.word	0x40010800
 800210c:	20000029 	.word	0x20000029
 8002110:	20000028 	.word	0x20000028

08002114 <NEUTRAL_Func>:
{
 8002114:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(PRECHARGE_RELAY_GPIO_Port,PRECHARGE_RELAY_Pin,0);
 8002116:	2200      	movs	r2, #0
 8002118:	2140      	movs	r1, #64	; 0x40
 800211a:	4826      	ldr	r0, [pc, #152]	; (80021b4 <NEUTRAL_Func+0xa0>)
 800211c:	f7ff f940 	bl	80013a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AIR_POSITIVE_GPIO_Port,AIR_POSITIVE_Pin,1);
 8002120:	2201      	movs	r2, #1
 8002122:	2180      	movs	r1, #128	; 0x80
 8002124:	4823      	ldr	r0, [pc, #140]	; (80021b4 <NEUTRAL_Func+0xa0>)
 8002126:	f7ff f93b 	bl	80013a0 <HAL_GPIO_WritePin>
	HAL_Delay(50); //just a delay to make sure that the relays had time to act
 800212a:	2032      	movs	r0, #50	; 0x32
 800212c:	f7fe fcaa 	bl	8000a84 <HAL_Delay>
	if(HAL_GPIO_ReadPin(PRE_CHARGE_FB_GPIO_Port,PRE_CHARGE_FB_Pin)== 1)
 8002130:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002134:	4820      	ldr	r0, [pc, #128]	; (80021b8 <NEUTRAL_Func+0xa4>)
 8002136:	f7ff f92d 	bl	8001394 <HAL_GPIO_ReadPin>
 800213a:	2801      	cmp	r0, #1
 800213c:	d101      	bne.n	8002142 <NEUTRAL_Func+0x2e>
		ErrorAction();
 800213e:	f7ff ff37 	bl	8001fb0 <ErrorAction>
	if(HAL_GPIO_ReadPin(AIR_POSITIVE_FB_GPIO_Port,AIR_POSITIVE_FB_Pin)==0)
 8002142:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002146:	481c      	ldr	r0, [pc, #112]	; (80021b8 <NEUTRAL_Func+0xa4>)
 8002148:	f7ff f924 	bl	8001394 <HAL_GPIO_ReadPin>
 800214c:	2800      	cmp	r0, #0
 800214e:	d0f6      	beq.n	800213e <NEUTRAL_Func+0x2a>
	if(HAL_GPIO_ReadPin(AIR_NEGATIVE_FB_GPIO_Port,AIR_NEGATIVE_FB_Pin)==0)
 8002150:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002154:	4818      	ldr	r0, [pc, #96]	; (80021b8 <NEUTRAL_Func+0xa4>)
 8002156:	f7ff f91d 	bl	8001394 <HAL_GPIO_ReadPin>
 800215a:	2800      	cmp	r0, #0
 800215c:	d0ef      	beq.n	800213e <NEUTRAL_Func+0x2a>
	Check_APPS();
 800215e:	f7ff ff33 	bl	8001fc8 <Check_APPS>
	if(HAL_GPIO_ReadPin(START_BTN_GPIO_Port,START_BTN_Pin))
 8002162:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002166:	4813      	ldr	r0, [pc, #76]	; (80021b4 <NEUTRAL_Func+0xa0>)
 8002168:	f7ff f914 	bl	8001394 <HAL_GPIO_ReadPin>
 800216c:	b168      	cbz	r0, 800218a <NEUTRAL_Func+0x76>
		while(HAL_GPIO_ReadPin(START_BTN_GPIO_Port,START_BTN_Pin)); //wait until the driver release the button
 800216e:	4c11      	ldr	r4, [pc, #68]	; (80021b4 <NEUTRAL_Func+0xa0>)
 8002170:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002174:	4620      	mov	r0, r4
 8002176:	f7ff f90d 	bl	8001394 <HAL_GPIO_ReadPin>
 800217a:	2800      	cmp	r0, #0
 800217c:	d1f8      	bne.n	8002170 <NEUTRAL_Func+0x5c>
		HAL_Delay(50); //delay for button debouncing
 800217e:	2032      	movs	r0, #50	; 0x32
 8002180:	f7fe fc80 	bl	8000a84 <HAL_Delay>
		nextStateM=DISCHARGE;
 8002184:	2204      	movs	r2, #4
 8002186:	4b0d      	ldr	r3, [pc, #52]	; (80021bc <NEUTRAL_Func+0xa8>)
 8002188:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(RTD_BTN_GPIO_Port,RTD_BTN_Pin) && val[BRAKE_ANGLE]<VAL_BRAKE_ANGLE_RTD) /* w hna hzwd else if */
 800218a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800218e:	4809      	ldr	r0, [pc, #36]	; (80021b4 <NEUTRAL_Func+0xa0>)
 8002190:	f7ff f900 	bl	8001394 <HAL_GPIO_ReadPin>
 8002194:	4c09      	ldr	r4, [pc, #36]	; (80021bc <NEUTRAL_Func+0xa8>)
 8002196:	b150      	cbz	r0, 80021ae <NEUTRAL_Func+0x9a>
 8002198:	4b09      	ldr	r3, [pc, #36]	; (80021c0 <NEUTRAL_Func+0xac>)
 800219a:	889b      	ldrh	r3, [r3, #4]
 800219c:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80021a0:	d205      	bcs.n	80021ae <NEUTRAL_Func+0x9a>
		Check_Activasion_Logic();
 80021a2:	f7ff fe83 	bl	8001eac <Check_Activasion_Logic>
	currStateM=nextStateM;
 80021a6:	7822      	ldrb	r2, [r4, #0]
 80021a8:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <NEUTRAL_Func+0xb0>)
 80021aa:	701a      	strb	r2, [r3, #0]
 80021ac:	bd10      	pop	{r4, pc}
		nextStateM=NEUTRAL;
 80021ae:	2302      	movs	r3, #2
 80021b0:	7023      	strb	r3, [r4, #0]
 80021b2:	e7f8      	b.n	80021a6 <NEUTRAL_Func+0x92>
 80021b4:	40010c00 	.word	0x40010c00
 80021b8:	40010800 	.word	0x40010800
 80021bc:	20000029 	.word	0x20000029
 80021c0:	200000e8 	.word	0x200000e8
 80021c4:	20000028 	.word	0x20000028

080021c8 <DISCHARGE_Func>:
{
 80021c8:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(EVMS_RELAY_GPIO_Port,EVMS_RELAY_Pin,1);
 80021ca:	2201      	movs	r2, #1
 80021cc:	2108      	movs	r1, #8
 80021ce:	4819      	ldr	r0, [pc, #100]	; (8002234 <DISCHARGE_Func+0x6c>)
 80021d0:	f7ff f8e6 	bl	80013a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFE_ENABLE_GPIO_Port,RFE_ENABLE_Pin,0);
 80021d4:	2200      	movs	r2, #0
 80021d6:	2140      	movs	r1, #64	; 0x40
 80021d8:	4816      	ldr	r0, [pc, #88]	; (8002234 <DISCHARGE_Func+0x6c>)
 80021da:	f7ff f8e1 	bl	80013a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRIVE_ENABLE_GPIO_Port,DRIVE_ENABLE_Pin,0);
 80021de:	2200      	movs	r2, #0
 80021e0:	2180      	movs	r1, #128	; 0x80
 80021e2:	4814      	ldr	r0, [pc, #80]	; (8002234 <DISCHARGE_Func+0x6c>)
 80021e4:	f7ff f8dc 	bl	80013a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AIR_POSITIVE_GPIO_Port,AIR_POSITIVE_Pin,0);
 80021e8:	2200      	movs	r2, #0
 80021ea:	2180      	movs	r1, #128	; 0x80
 80021ec:	4812      	ldr	r0, [pc, #72]	; (8002238 <DISCHARGE_Func+0x70>)
 80021ee:	f7ff f8d7 	bl	80013a0 <HAL_GPIO_WritePin>
	HAL_Delay(50); 	//delay to make sure that the relay had time to act
 80021f2:	2032      	movs	r0, #50	; 0x32
 80021f4:	f7fe fc46 	bl	8000a84 <HAL_Delay>
	if(HAL_GPIO_ReadPin(AIR_POSITIVE_FB_GPIO_Port,AIR_POSITIVE_FB_Pin)==1)
 80021f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021fc:	480d      	ldr	r0, [pc, #52]	; (8002234 <DISCHARGE_Func+0x6c>)
 80021fe:	f7ff f8c9 	bl	8001394 <HAL_GPIO_ReadPin>
 8002202:	2801      	cmp	r0, #1
 8002204:	d101      	bne.n	800220a <DISCHARGE_Func+0x42>
			ErrorAction();
 8002206:	f7ff fed3 	bl	8001fb0 <ErrorAction>
	if(HAL_GPIO_ReadPin(AIR_NEGATIVE_FB_GPIO_Port,AIR_NEGATIVE_FB_Pin)==1)
 800220a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800220e:	4809      	ldr	r0, [pc, #36]	; (8002234 <DISCHARGE_Func+0x6c>)
 8002210:	f7ff f8c0 	bl	8001394 <HAL_GPIO_ReadPin>
 8002214:	2801      	cmp	r0, #1
 8002216:	d0f6      	beq.n	8002206 <DISCHARGE_Func+0x3e>
	if(HAL_GPIO_ReadPin(DC60_INPUT_GPIO_Port,DC60_INPUT_Pin)==1) /*will be re-configured*/
 8002218:	2108      	movs	r1, #8
 800221a:	4807      	ldr	r0, [pc, #28]	; (8002238 <DISCHARGE_Func+0x70>)
 800221c:	f7ff f8ba 	bl	8001394 <HAL_GPIO_ReadPin>
 8002220:	2801      	cmp	r0, #1
		nextStateM=IDLE;
 8002222:	bf0c      	ite	eq
 8002224:	2200      	moveq	r2, #0
		nextStateM=DISCHARGE;
 8002226:	2204      	movne	r2, #4
 8002228:	4b04      	ldr	r3, [pc, #16]	; (800223c <DISCHARGE_Func+0x74>)
 800222a:	701a      	strb	r2, [r3, #0]
	currStateM=nextStateM;
 800222c:	781a      	ldrb	r2, [r3, #0]
 800222e:	4b04      	ldr	r3, [pc, #16]	; (8002240 <DISCHARGE_Func+0x78>)
 8002230:	701a      	strb	r2, [r3, #0]
 8002232:	bd08      	pop	{r3, pc}
 8002234:	40010800 	.word	0x40010800
 8002238:	40010c00 	.word	0x40010c00
 800223c:	20000029 	.word	0x20000029
 8002240:	20000028 	.word	0x20000028

08002244 <loop>:
	switch(currStateM)
 8002244:	4b09      	ldr	r3, [pc, #36]	; (800226c <loop+0x28>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	2b04      	cmp	r3, #4
 800224a:	d80e      	bhi.n	800226a <loop+0x26>
 800224c:	e8df f003 	tbb	[pc, r3]
 8002250:	09070503 	.word	0x09070503
 8002254:	0b          	.byte	0x0b
 8002255:	00          	.byte	0x00
			IDLE_Func();
 8002256:	f7ff be79 	b.w	8001f4c <IDLE_Func>
			PRECHARGE_Func();
 800225a:	f7ff bf2f 	b.w	80020bc <PRECHARGE_Func>
			NEUTRAL_Func();
 800225e:	f7ff bf59 	b.w	8002114 <NEUTRAL_Func>
			DRIVE_Func();
 8002262:	f7ff bee9 	b.w	8002038 <DRIVE_Func>
			DISCHARGE_Func();
 8002266:	f7ff bfaf 	b.w	80021c8 <DISCHARGE_Func>
 800226a:	4770      	bx	lr
 800226c:	20000028 	.word	0x20000028

08002270 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002270:	2228      	movs	r2, #40	; 0x28
{
 8002272:	b510      	push	{r4, lr}
 8002274:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002276:	eb0d 0002 	add.w	r0, sp, r2
 800227a:	2100      	movs	r1, #0
 800227c:	f000 fa5c 	bl	8002738 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002280:	2214      	movs	r2, #20
 8002282:	2100      	movs	r1, #0
 8002284:	eb0d 0002 	add.w	r0, sp, r2
 8002288:	f000 fa56 	bl	8002738 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800228c:	2100      	movs	r1, #0
 800228e:	2210      	movs	r2, #16
 8002290:	a801      	add	r0, sp, #4
 8002292:	f000 fa51 	bl	8002738 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002296:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800229a:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800229c:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800229e:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022a0:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80022a2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022a6:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022a8:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022aa:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80022ac:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022ae:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022b0:	f7ff f87c 	bl	80013ac <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022b4:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022ba:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022bc:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022be:	4621      	mov	r1, r4
 80022c0:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022c2:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022c4:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022c6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022c8:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022ca:	f7ff fa49 	bl	8001760 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80022ce:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022d2:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80022d4:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80022d6:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022d8:	f7ff fb00 	bl	80018dc <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80022dc:	b014      	add	sp, #80	; 0x50
 80022de:	bd10      	pop	{r4, pc}

080022e0 <main>:
{
 80022e0:	b580      	push	{r7, lr}
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022e2:	4d6b      	ldr	r5, [pc, #428]	; (8002490 <main+0x1b0>)
{
 80022e4:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 80022e6:	f7fe fba9 	bl	8000a3c <HAL_Init>
  SystemClock_Config();
 80022ea:	f7ff ffc1 	bl	8002270 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ee:	2210      	movs	r2, #16
 80022f0:	2100      	movs	r1, #0
 80022f2:	a807      	add	r0, sp, #28
 80022f4:	f000 fa20 	bl	8002738 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022f8:	69ab      	ldr	r3, [r5, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RTDS_Pin|EVMS_RELAY_Pin|PUMP_Pin|RFE_ENABLE_Pin 
 80022fa:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022fc:	f043 0310 	orr.w	r3, r3, #16
 8002300:	61ab      	str	r3, [r5, #24]
 8002302:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, RTDS_Pin|EVMS_RELAY_Pin|PUMP_Pin|RFE_ENABLE_Pin 
 8002304:	21dc      	movs	r1, #220	; 0xdc
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002306:	f003 0310 	and.w	r3, r3, #16
 800230a:	9301      	str	r3, [sp, #4]
 800230c:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800230e:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, RTDS_Pin|EVMS_RELAY_Pin|PUMP_Pin|RFE_ENABLE_Pin 
 8002310:	4860      	ldr	r0, [pc, #384]	; (8002494 <main+0x1b4>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002312:	f043 0320 	orr.w	r3, r3, #32
 8002316:	61ab      	str	r3, [r5, #24]
 8002318:	69ab      	ldr	r3, [r5, #24]
  /*Configure GPIO pins : RTDS_Pin EVMS_RELAY_Pin PUMP_Pin RFE_ENABLE_Pin 
                           DRIVE_ENABLE_Pin */
  GPIO_InitStruct.Pin = RTDS_Pin|EVMS_RELAY_Pin|PUMP_Pin|RFE_ENABLE_Pin 
                          |DRIVE_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231a:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800231c:	f003 0320 	and.w	r3, r3, #32
 8002320:	9302      	str	r3, [sp, #8]
 8002322:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002324:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002326:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002328:	f043 0304 	orr.w	r3, r3, #4
 800232c:	61ab      	str	r3, [r5, #24]
 800232e:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002330:	f04f 0802 	mov.w	r8, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	9303      	str	r3, [sp, #12]
 800233a:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800233c:	69ab      	ldr	r3, [r5, #24]
  hadc1.Init.NbrOfConversion = 3;
 800233e:	2703      	movs	r7, #3
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002340:	f043 0308 	orr.w	r3, r3, #8
 8002344:	61ab      	str	r3, [r5, #24]
 8002346:	69ab      	ldr	r3, [r5, #24]
 8002348:	f003 0308 	and.w	r3, r3, #8
 800234c:	9304      	str	r3, [sp, #16]
 800234e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, RTDS_Pin|EVMS_RELAY_Pin|PUMP_Pin|RFE_ENABLE_Pin 
 8002350:	f7ff f826 	bl	80013a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, PRECHARGE_RELAY_Pin|AIR_POSITIVE_Pin, GPIO_PIN_RESET);
 8002354:	2200      	movs	r2, #0
 8002356:	21c0      	movs	r1, #192	; 0xc0
 8002358:	484f      	ldr	r0, [pc, #316]	; (8002498 <main+0x1b8>)
 800235a:	f7ff f821 	bl	80013a0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = RTDS_Pin|EVMS_RELAY_Pin|PUMP_Pin|RFE_ENABLE_Pin 
 800235e:	23dc      	movs	r3, #220	; 0xdc
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002360:	a907      	add	r1, sp, #28
 8002362:	484c      	ldr	r0, [pc, #304]	; (8002494 <main+0x1b4>)
  GPIO_InitStruct.Pin = RTDS_Pin|EVMS_RELAY_Pin|PUMP_Pin|RFE_ENABLE_Pin 
 8002364:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002366:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236e:	f7fe ff2f 	bl	80011d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : START_BTN_Pin RTD_BTN_Pin ENDURANCE_BTN_Pin ACCELERATION_BTN_Pin 
                           DC60_INPUT_Pin DC90_INPUT_Pin BAMOCAR_ERR_Pin */
  GPIO_InitStruct.Pin = START_BTN_Pin|RTD_BTN_Pin|ENDURANCE_BTN_Pin|ACCELERATION_BTN_Pin 
 8002372:	f24f 0338 	movw	r3, #61496	; 0xf038
                          |DC60_INPUT_Pin|DC90_INPUT_Pin|BAMOCAR_ERR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002376:	a907      	add	r1, sp, #28
 8002378:	4847      	ldr	r0, [pc, #284]	; (8002498 <main+0x1b8>)
  GPIO_InitStruct.Pin = START_BTN_Pin|RTD_BTN_Pin|ENDURANCE_BTN_Pin|ACCELERATION_BTN_Pin 
 800237a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800237c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002380:	f7fe ff26 	bl	80011d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SKIDPAD_BTN_Pin PRE_CHARGE_FB_Pin AIR_POSITIVE_FB_Pin AIR_NEGATIVE_FB_Pin */
  GPIO_InitStruct.Pin = SKIDPAD_BTN_Pin|PRE_CHARGE_FB_Pin|AIR_POSITIVE_FB_Pin|AIR_NEGATIVE_FB_Pin;
 8002384:	f44f 4307 	mov.w	r3, #34560	; 0x8700
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002388:	a907      	add	r1, sp, #28
 800238a:	4842      	ldr	r0, [pc, #264]	; (8002494 <main+0x1b4>)
  GPIO_InitStruct.Pin = SKIDPAD_BTN_Pin|PRE_CHARGE_FB_Pin|AIR_POSITIVE_FB_Pin|AIR_NEGATIVE_FB_Pin;
 800238c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800238e:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002392:	f7fe ff1d 	bl	80011d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PRECHARGE_RELAY_Pin AIR_POSITIVE_Pin */
  GPIO_InitStruct.Pin = PRECHARGE_RELAY_Pin|AIR_POSITIVE_Pin;
 8002396:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002398:	a907      	add	r1, sp, #28
 800239a:	483f      	ldr	r0, [pc, #252]	; (8002498 <main+0x1b8>)
  GPIO_InitStruct.Pin = PRECHARGE_RELAY_Pin|AIR_POSITIVE_Pin;
 800239c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800239e:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a2:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a6:	f7fe ff13 	bl	80011d0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 7, 7);
 80023aa:	2207      	movs	r2, #7
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023ac:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 7, 7);
 80023ae:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023b0:	4333      	orrs	r3, r6
 80023b2:	616b      	str	r3, [r5, #20]
 80023b4:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 7, 7);
 80023b6:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023b8:	4033      	ands	r3, r6
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 7, 7);
 80023be:	f7fe fdad 	bl	8000f1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80023c2:	200b      	movs	r0, #11
 80023c4:	f7fe fdde 	bl	8000f84 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 80023c8:	4d34      	ldr	r5, [pc, #208]	; (800249c <main+0x1bc>)
 80023ca:	4b35      	ldr	r3, [pc, #212]	; (80024a0 <main+0x1c0>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80023cc:	4628      	mov	r0, r5
  hadc1.Instance = ADC1;
 80023ce:	602b      	str	r3, [r5, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80023d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023d4:	60ab      	str	r3, [r5, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023d6:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.ContinuousConvMode = ENABLE;
 80023da:	732e      	strb	r6, [r5, #12]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023dc:	61eb      	str	r3, [r5, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80023de:	752c      	strb	r4, [r5, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023e0:	606c      	str	r4, [r5, #4]
  hadc1.Init.NbrOfConversion = 3;
 80023e2:	612f      	str	r7, [r5, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 80023e4:	9407      	str	r4, [sp, #28]
 80023e6:	9408      	str	r4, [sp, #32]
 80023e8:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80023ea:	f7fe fd05 	bl	8000df8 <HAL_ADC_Init>
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 80023ee:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023f0:	a907      	add	r1, sp, #28
 80023f2:	4628      	mov	r0, r5
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 80023f4:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.Channel = ADC_CHANNEL_0;
 80023f6:	9407      	str	r4, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80023f8:	9608      	str	r6, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023fa:	f7fe fb91 	bl	8000b20 <HAL_ADC_ConfigChannel>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023fe:	a907      	add	r1, sp, #28
 8002400:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_1;
 8002402:	9607      	str	r6, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002404:	f8cd 8020 	str.w	r8, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002408:	f7fe fb8a 	bl	8000b20 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_5;
 800240c:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800240e:	a907      	add	r1, sp, #28
 8002410:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_5;
 8002412:	9307      	str	r3, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002414:	9708      	str	r7, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002416:	f7fe fb83 	bl	8000b20 <HAL_ADC_ConfigChannel>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800241a:	221c      	movs	r2, #28
 800241c:	4621      	mov	r1, r4
 800241e:	eb0d 0002 	add.w	r0, sp, r2
  htim3.Instance = TIM3;
 8002422:	4d20      	ldr	r5, [pc, #128]	; (80024a4 <main+0x1c4>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002424:	9405      	str	r4, [sp, #20]
 8002426:	9406      	str	r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002428:	f000 f986 	bl	8002738 <memset>
  htim3.Instance = TIM3;
 800242c:	4b1e      	ldr	r3, [pc, #120]	; (80024a8 <main+0x1c8>)
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800242e:	4628      	mov	r0, r5
  htim3.Init.Prescaler = 4-1;
 8002430:	e885 0088 	stmia.w	r5, {r3, r7}
  htim3.Init.Period = 200-1;
 8002434:	23c7      	movs	r3, #199	; 0xc7
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002436:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 200-1;
 8002438:	60eb      	str	r3, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800243a:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800243c:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800243e:	f7ff fb71 	bl	8001b24 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002442:	a905      	add	r1, sp, #20
 8002444:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002446:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002448:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800244a:	f7ff fc7d 	bl	8001d48 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800244e:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002450:	2208      	movs	r2, #8
 8002452:	a907      	add	r1, sp, #28
 8002454:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002456:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8002458:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800245a:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800245c:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800245e:	f7ff fbb9 	bl	8001bd4 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim3);
 8002462:	4628      	mov	r0, r5
 8002464:	f000 f8aa 	bl	80025bc <HAL_TIM_MspPostInit>
  huart3.Init.BaudRate = 9600;
 8002468:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart3.Instance = USART3;
 800246c:	480f      	ldr	r0, [pc, #60]	; (80024ac <main+0x1cc>)
  huart3.Init.BaudRate = 9600;
 800246e:	4a10      	ldr	r2, [pc, #64]	; (80024b0 <main+0x1d0>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002470:	6084      	str	r4, [r0, #8]
  huart3.Init.BaudRate = 9600;
 8002472:	e880 000c 	stmia.w	r0, {r2, r3}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002476:	230c      	movs	r3, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002478:	60c4      	str	r4, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800247a:	6104      	str	r4, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800247c:	6143      	str	r3, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800247e:	6184      	str	r4, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002480:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002482:	f7ff fccd 	bl	8001e20 <HAL_UART_Init>
	  EVMS_Init();
 8002486:	f7ff fd4f 	bl	8001f28 <EVMS_Init>
	  loop();
 800248a:	f7ff fedb 	bl	8002244 <loop>
 800248e:	e7fa      	b.n	8002486 <main+0x1a6>
 8002490:	40021000 	.word	0x40021000
 8002494:	40010800 	.word	0x40010800
 8002498:	40010c00 	.word	0x40010c00
 800249c:	200000b8 	.word	0x200000b8
 80024a0:	40012400 	.word	0x40012400
 80024a4:	20000070 	.word	0x20000070
 80024a8:	40000400 	.word	0x40000400
 80024ac:	20000030 	.word	0x20000030
 80024b0:	40004800 	.word	0x40004800

080024b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024b4:	4770      	bx	lr
	...

080024b8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80024b8:	4b0e      	ldr	r3, [pc, #56]	; (80024f4 <HAL_MspInit+0x3c>)
{
 80024ba:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80024bc:	699a      	ldr	r2, [r3, #24]
 80024be:	f042 0201 	orr.w	r2, r2, #1
 80024c2:	619a      	str	r2, [r3, #24]
 80024c4:	699a      	ldr	r2, [r3, #24]
 80024c6:	f002 0201 	and.w	r2, r2, #1
 80024ca:	9200      	str	r2, [sp, #0]
 80024cc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024ce:	69da      	ldr	r2, [r3, #28]
 80024d0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80024d4:	61da      	str	r2, [r3, #28]
 80024d6:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80024d8:	4a07      	ldr	r2, [pc, #28]	; (80024f8 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80024da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024de:	9301      	str	r3, [sp, #4]
 80024e0:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80024e2:	6853      	ldr	r3, [r2, #4]
 80024e4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80024e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80024ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ee:	b002      	add	sp, #8
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	40021000 	.word	0x40021000
 80024f8:	40010000 	.word	0x40010000

080024fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024fc:	b530      	push	{r4, r5, lr}
 80024fe:	4605      	mov	r5, r0
 8002500:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002502:	2210      	movs	r2, #16
 8002504:	2100      	movs	r1, #0
 8002506:	a802      	add	r0, sp, #8
 8002508:	f000 f916 	bl	8002738 <memset>
  if(hadc->Instance==ADC1)
 800250c:	682a      	ldr	r2, [r5, #0]
 800250e:	4b1d      	ldr	r3, [pc, #116]	; (8002584 <HAL_ADC_MspInit+0x88>)
 8002510:	429a      	cmp	r2, r3
 8002512:	d134      	bne.n	800257e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002514:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8002518:	699a      	ldr	r2, [r3, #24]
    PA1     ------> ADC1_IN1
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = APPS1_Pin|APPS2_Pin|BRAKES_ANGLE_SENSOR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800251a:	481b      	ldr	r0, [pc, #108]	; (8002588 <HAL_ADC_MspInit+0x8c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800251c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002520:	619a      	str	r2, [r3, #24]
 8002522:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002524:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002526:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800252a:	9200      	str	r2, [sp, #0]
 800252c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800252e:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002530:	4c16      	ldr	r4, [pc, #88]	; (800258c <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002532:	f042 0204 	orr.w	r2, r2, #4
 8002536:	619a      	str	r2, [r3, #24]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	f003 0304 	and.w	r3, r3, #4
 800253e:	9301      	str	r3, [sp, #4]
 8002540:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = APPS1_Pin|APPS2_Pin|BRAKES_ANGLE_SENSOR_Pin;
 8002542:	2323      	movs	r3, #35	; 0x23
 8002544:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002546:	2303      	movs	r3, #3
 8002548:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254a:	f7fe fe41 	bl	80011d0 <HAL_GPIO_Init>
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800254e:	2280      	movs	r2, #128	; 0x80
 8002550:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002552:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002556:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002558:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 800255c:	4b0c      	ldr	r3, [pc, #48]	; (8002590 <HAL_ADC_MspInit+0x94>)
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800255e:	6162      	str	r2, [r4, #20]
    hdma_adc1.Instance = DMA1_Channel1;
 8002560:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002562:	2220      	movs	r2, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002564:	2300      	movs	r3, #0
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002566:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002568:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800256a:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800256c:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800256e:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002570:	f7fe fd2c 	bl	8000fcc <HAL_DMA_Init>
 8002574:	b108      	cbz	r0, 800257a <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 8002576:	f7ff ff9d 	bl	80024b4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800257a:	622c      	str	r4, [r5, #32]
 800257c:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800257e:	b007      	add	sp, #28
 8002580:	bd30      	pop	{r4, r5, pc}
 8002582:	bf00      	nop
 8002584:	40012400 	.word	0x40012400
 8002588:	40010800 	.word	0x40010800
 800258c:	200000f0 	.word	0x200000f0
 8002590:	40020008 	.word	0x40020008

08002594 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM3)
 8002594:	6802      	ldr	r2, [r0, #0]
 8002596:	4b08      	ldr	r3, [pc, #32]	; (80025b8 <HAL_TIM_PWM_MspInit+0x24>)
{
 8002598:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM3)
 800259a:	429a      	cmp	r2, r3
 800259c:	d10a      	bne.n	80025b4 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800259e:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 80025a2:	69da      	ldr	r2, [r3, #28]
 80025a4:	f042 0202 	orr.w	r2, r2, #2
 80025a8:	61da      	str	r2, [r3, #28]
 80025aa:	69db      	ldr	r3, [r3, #28]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	9301      	str	r3, [sp, #4]
 80025b2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80025b4:	b002      	add	sp, #8
 80025b6:	4770      	bx	lr
 80025b8:	40000400 	.word	0x40000400

080025bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025bc:	b510      	push	{r4, lr}
 80025be:	4604      	mov	r4, r0
 80025c0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c2:	2210      	movs	r2, #16
 80025c4:	2100      	movs	r1, #0
 80025c6:	a802      	add	r0, sp, #8
 80025c8:	f000 f8b6 	bl	8002738 <memset>
  if(htim->Instance==TIM3)
 80025cc:	6822      	ldr	r2, [r4, #0]
 80025ce:	4b0c      	ldr	r3, [pc, #48]	; (8002600 <HAL_TIM_MspPostInit+0x44>)
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d113      	bne.n	80025fc <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025d4:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 80025d8:	699a      	ldr	r2, [r3, #24]
    PB0     ------> TIM3_CH3 
    */
    GPIO_InitStruct.Pin = MOTOR_PWM_OUTPUT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(MOTOR_PWM_OUTPUT_GPIO_Port, &GPIO_InitStruct);
 80025da:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025dc:	f042 0208 	orr.w	r2, r2, #8
 80025e0:	619a      	str	r2, [r3, #24]
 80025e2:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(MOTOR_PWM_OUTPUT_GPIO_Port, &GPIO_InitStruct);
 80025e4:	4807      	ldr	r0, [pc, #28]	; (8002604 <HAL_TIM_MspPostInit+0x48>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	9301      	str	r3, [sp, #4]
 80025ec:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = MOTOR_PWM_OUTPUT_Pin;
 80025ee:	2301      	movs	r3, #1
 80025f0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f2:	2302      	movs	r3, #2
 80025f4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(MOTOR_PWM_OUTPUT_GPIO_Port, &GPIO_InitStruct);
 80025f8:	f7fe fdea 	bl	80011d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80025fc:	b006      	add	sp, #24
 80025fe:	bd10      	pop	{r4, pc}
 8002600:	40000400 	.word	0x40000400
 8002604:	40010c00 	.word	0x40010c00

08002608 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002608:	b510      	push	{r4, lr}
 800260a:	4604      	mov	r4, r0
 800260c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800260e:	2210      	movs	r2, #16
 8002610:	2100      	movs	r1, #0
 8002612:	a802      	add	r0, sp, #8
 8002614:	f000 f890 	bl	8002738 <memset>
  if(huart->Instance==USART3)
 8002618:	6822      	ldr	r2, [r4, #0]
 800261a:	4b17      	ldr	r3, [pc, #92]	; (8002678 <HAL_UART_MspInit+0x70>)
 800261c:	429a      	cmp	r2, r3
 800261e:	d128      	bne.n	8002672 <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002620:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8002624:	69da      	ldr	r2, [r3, #28]
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002626:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 8002628:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800262c:	61da      	str	r2, [r3, #28]
 800262e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002630:	4812      	ldr	r0, [pc, #72]	; (800267c <HAL_UART_MspInit+0x74>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002632:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002636:	9200      	str	r2, [sp, #0]
 8002638:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800263a:	699a      	ldr	r2, [r3, #24]
 800263c:	f042 0208 	orr.w	r2, r2, #8
 8002640:	619a      	str	r2, [r3, #24]
 8002642:	699b      	ldr	r3, [r3, #24]
 8002644:	f003 0308 	and.w	r3, r3, #8
 8002648:	9301      	str	r3, [sp, #4]
 800264a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800264c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002650:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002652:	2302      	movs	r3, #2
 8002654:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002656:	2303      	movs	r3, #3
 8002658:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800265a:	f7fe fdb9 	bl	80011d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800265e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002662:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002664:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002666:	a902      	add	r1, sp, #8
 8002668:	4804      	ldr	r0, [pc, #16]	; (800267c <HAL_UART_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800266a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800266e:	f7fe fdaf 	bl	80011d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002672:	b006      	add	sp, #24
 8002674:	bd10      	pop	{r4, pc}
 8002676:	bf00      	nop
 8002678:	40004800 	.word	0x40004800
 800267c:	40010c00 	.word	0x40010c00

08002680 <NMI_Handler>:
 8002680:	4770      	bx	lr

08002682 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002682:	e7fe      	b.n	8002682 <HardFault_Handler>

08002684 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002684:	e7fe      	b.n	8002684 <MemManage_Handler>

08002686 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002686:	e7fe      	b.n	8002686 <BusFault_Handler>

08002688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002688:	e7fe      	b.n	8002688 <UsageFault_Handler>

0800268a <SVC_Handler>:
 800268a:	4770      	bx	lr

0800268c <DebugMon_Handler>:
 800268c:	4770      	bx	lr

0800268e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800268e:	4770      	bx	lr

08002690 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002690:	f7fe b9e6 	b.w	8000a60 <HAL_IncTick>

08002694 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002694:	4801      	ldr	r0, [pc, #4]	; (800269c <DMA1_Channel1_IRQHandler+0x8>)
 8002696:	f7fe bd07 	b.w	80010a8 <HAL_DMA_IRQHandler>
 800269a:	bf00      	nop
 800269c:	200000f0 	.word	0x200000f0

080026a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026a0:	4770      	bx	lr
	...

080026a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80026a4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80026a6:	e003      	b.n	80026b0 <LoopCopyDataInit>

080026a8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80026a8:	4b0b      	ldr	r3, [pc, #44]	; (80026d8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80026aa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80026ac:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80026ae:	3104      	adds	r1, #4

080026b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80026b0:	480a      	ldr	r0, [pc, #40]	; (80026dc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80026b2:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80026b4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80026b6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80026b8:	d3f6      	bcc.n	80026a8 <CopyDataInit>
  ldr r2, =_sbss
 80026ba:	4a0a      	ldr	r2, [pc, #40]	; (80026e4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80026bc:	e002      	b.n	80026c4 <LoopFillZerobss>

080026be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80026be:	2300      	movs	r3, #0
  str r3, [r2], #4
 80026c0:	f842 3b04 	str.w	r3, [r2], #4

080026c4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80026c4:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80026c6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80026c8:	d3f9      	bcc.n	80026be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026ca:	f7ff ffe9 	bl	80026a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026ce:	f000 f80f 	bl	80026f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026d2:	f7ff fe05 	bl	80022e0 <main>
  bx lr
 80026d6:	4770      	bx	lr
  ldr r3, =_sidata
 80026d8:	08002790 	.word	0x08002790
  ldr r0, =_sdata
 80026dc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80026e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80026e4:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80026e8:	20000134 	.word	0x20000134

080026ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026ec:	e7fe      	b.n	80026ec <ADC1_2_IRQHandler>
	...

080026f0 <__libc_init_array>:
 80026f0:	b570      	push	{r4, r5, r6, lr}
 80026f2:	2500      	movs	r5, #0
 80026f4:	4e0c      	ldr	r6, [pc, #48]	; (8002728 <__libc_init_array+0x38>)
 80026f6:	4c0d      	ldr	r4, [pc, #52]	; (800272c <__libc_init_array+0x3c>)
 80026f8:	1ba4      	subs	r4, r4, r6
 80026fa:	10a4      	asrs	r4, r4, #2
 80026fc:	42a5      	cmp	r5, r4
 80026fe:	d109      	bne.n	8002714 <__libc_init_array+0x24>
 8002700:	f000 f822 	bl	8002748 <_init>
 8002704:	2500      	movs	r5, #0
 8002706:	4e0a      	ldr	r6, [pc, #40]	; (8002730 <__libc_init_array+0x40>)
 8002708:	4c0a      	ldr	r4, [pc, #40]	; (8002734 <__libc_init_array+0x44>)
 800270a:	1ba4      	subs	r4, r4, r6
 800270c:	10a4      	asrs	r4, r4, #2
 800270e:	42a5      	cmp	r5, r4
 8002710:	d105      	bne.n	800271e <__libc_init_array+0x2e>
 8002712:	bd70      	pop	{r4, r5, r6, pc}
 8002714:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002718:	4798      	blx	r3
 800271a:	3501      	adds	r5, #1
 800271c:	e7ee      	b.n	80026fc <__libc_init_array+0xc>
 800271e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002722:	4798      	blx	r3
 8002724:	3501      	adds	r5, #1
 8002726:	e7f2      	b.n	800270e <__libc_init_array+0x1e>
 8002728:	08002788 	.word	0x08002788
 800272c:	08002788 	.word	0x08002788
 8002730:	08002788 	.word	0x08002788
 8002734:	0800278c 	.word	0x0800278c

08002738 <memset>:
 8002738:	4603      	mov	r3, r0
 800273a:	4402      	add	r2, r0
 800273c:	4293      	cmp	r3, r2
 800273e:	d100      	bne.n	8002742 <memset+0xa>
 8002740:	4770      	bx	lr
 8002742:	f803 1b01 	strb.w	r1, [r3], #1
 8002746:	e7f9      	b.n	800273c <memset+0x4>

08002748 <_init>:
 8002748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800274a:	bf00      	nop
 800274c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800274e:	bc08      	pop	{r3}
 8002750:	469e      	mov	lr, r3
 8002752:	4770      	bx	lr

08002754 <_fini>:
 8002754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002756:	bf00      	nop
 8002758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800275a:	bc08      	pop	{r3}
 800275c:	469e      	mov	lr, r3
 800275e:	4770      	bx	lr
