set clock_constraint { \
    name clk \
    module canny_edge_rectangle \
    port ap_clk \
    period 11 \
    uncertainty 1.375 \
}

set all_path {}

set false_path {}

