$date
	Mon Feb 26 19:40:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_latch_tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % rst $end
$var reg 1 & s $end
$scope module G $end
$var wire 1 # clk $end
$var wire 1 $ r $end
$var wire 1 % rst $end
$var wire 1 & s $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$var reg 1 ' q_store $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
0&
0%
0$
0#
0"
1!
$end
#2
0'
1#
#4
0#
#5
0!
1"
1&
1%
#6
1'
1#
#8
0#
#10
0'
1!
0"
1#
1$
0&
#12
0#
#14
1#
#15
0$
#16
0#
#18
1#
#20
0#
