# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FC_64.gen/sources_1/ip/mult/sim/mult.vhd" \

# Do not sort compile order
nosort
