#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_002F2370 .scope module, "dmx1bit" "dmx1bit" 2 9;
 .timescale 0 0;
v002FAA88_0 .net "a", 0 0, C4<z>; 0 drivers
v002FAAE0_0 .net "key", 0 0, C4<z>; 0 drivers
v002FAB38_0 .var "s0", 0 0;
v002FAB90_0 .var "s1", 0 0;
E_0098A210 .event edge, v002FAA88_0, v002FAB90_0, v002FAB38_0, v002FAAE0_0;
S_002F2B68 .scope module, "dmx2bits" "dmx2bits" 2 33;
 .timescale 0 0;
v002FABE8_0 .net "key", 1 0, C4<zz>; 0 drivers
v002FAC40_0 .var "s", 3 0;
v002FAC98_0 .net "x", 0 0, C4<z>; 0 drivers
E_0098A230 .event negedge, v002FAC98_0;
E_002FF668/0 .event edge, v002FAC40_0, v002FABE8_0;
E_002FF668/1 .event posedge, v002FAC98_0;
E_002FF668 .event/or E_002FF668/0, E_002FF668/1;
S_002F2AE0 .scope module, "dmx3bits" "dmx3bits" 2 59;
 .timescale 0 0;
v002FACF0_0 .net "key", 2 0, C4<zzz>; 0 drivers
v002FAD48_0 .var "s", 7 0;
v002FADA0_0 .net "x", 0 0, C4<z>; 0 drivers
E_002FF688 .event negedge, v002FADA0_0;
E_002FF6A8/0 .event edge, v002FAD48_0, v002FACF0_0;
E_002FF6A8/1 .event posedge, v002FADA0_0;
E_002FF6A8 .event/or E_002FF6A8/0, E_002FF6A8/1;
S_002F2A58 .scope module, "exercicio01" "exercicio01" 3 42;
 .timescale 0 0;
v003441A8_0 .var "IN", 3 0;
RS_003124DC .resolv tri, L_00346068, L_00346118, L_003461C8, L_00346278;
v00344200_0 .net8 "OUT", 3 0, RS_003124DC; 4 drivers
v00344258_0 .var "adress", 0 0;
v003442B0_0 .var "clear", 0 0;
v00344308_0 .net "clk", 0 0, v00344150_0; 1 drivers
v00344360_0 .var "readWrite", 0 0;
S_002F2508 .scope module, "clk1" "clock" 3 49, 2 180, S_002F2A58;
 .timescale 0 0;
v00344150_0 .var "clk", 0 0;
S_002F27B0 .scope module, "ram1" "ram1x4" 3 50, 3 9, S_002F2A58;
 .timescale 0 0;
L_0030BA80 .functor NOT 1, L_00344BF8, C4<0>, C4<0>, C4<0>;
L_0030BB98 .functor NOT 1, L_00344C50, C4<0>, C4<0>, C4<0>;
L_00345428 .functor NOT 1, L_00344CA8, C4<0>, C4<0>, C4<0>;
L_0030BB60 .functor NOT 1, L_00344D00, C4<0>, C4<0>, C4<0>;
L_00345540 .functor AND 1, v00344150_0, v00344360_0, v00344258_0, C4<1>;
L_00345700 .functor AND 1, L_003460C0, v00344258_0, C4<1>, C4<1>;
L_003457A8 .functor AND 1, L_00346170, v00344258_0, C4<1>, C4<1>;
L_003456C8 .functor AND 1, L_00346220, v00344258_0, C4<1>, C4<1>;
L_00345888 .functor AND 1, L_003462D0, v00344258_0, C4<1>, C4<1>;
v003436D0_0 .net *"_s1", 0 0, L_00344BF8; 1 drivers
v00343728_0 .net *"_s3", 0 0, L_00344C50; 1 drivers
v00343780_0 .net *"_s43", 0 0, L_00345E00; 1 drivers
v003437D8_0 .net *"_s47", 0 0, L_00345EB0; 1 drivers
v00343830_0 .net *"_s5", 0 0, L_00344CA8; 1 drivers
v00343888_0 .net *"_s51", 0 0, L_00345F60; 1 drivers
v003438E0_0 .net *"_s55", 0 0, L_00346010; 1 drivers
v00343938_0 .net *"_s56", 0 0, L_00345700; 1 drivers
v00343990_0 .net *"_s59", 0 0, L_003460C0; 1 drivers
v003439E8_0 .net *"_s60", 0 0, L_003457A8; 1 drivers
v00343A40_0 .net *"_s63", 0 0, L_00346170; 1 drivers
v00343A98_0 .net *"_s64", 0 0, L_003456C8; 1 drivers
v00343AF0_0 .net *"_s67", 0 0, L_00346220; 1 drivers
v00343B48_0 .net *"_s68", 0 0, L_00345888; 1 drivers
v00343BA0_0 .net *"_s7", 0 0, L_00344D00; 1 drivers
v00343BF8_0 .net *"_s71", 0 0, L_003462D0; 1 drivers
v00343C50_0 .net "address", 0 0, v00344258_0; 1 drivers
RS_00312464 .resolv tri, L_00345DA8, L_00345E58, L_00345F08, L_00345FB8;
v00343CA8_0 .net8 "aux", 3 0, RS_00312464; 4 drivers
v00343D00_0 .net "clear", 0 0, v003442B0_0; 1 drivers
v00343D58_0 .alias "clk", 0 0, v00344308_0;
v00343DB0_0 .net "not0", 0 0, L_0030BA80; 1 drivers
v00343E08_0 .net "not1", 0 0, L_0030BB98; 1 drivers
v00343E60_0 .net "not2", 0 0, L_00345428; 1 drivers
v00343EB8_0 .net "not3", 0 0, L_0030BB60; 1 drivers
RS_00312494 .resolv tri, L_00344D58, L_00344E60, L_00344F68, L_00345CA0;
v00343F10_0 .net8 "q", 3 0, RS_00312494; 4 drivers
RS_003124AC .resolv tri, L_00344DB0, L_00344EB8, L_00345BF0, L_00345CF8;
v00343F68_0 .net8 "qnot", 3 0, RS_003124AC; 4 drivers
v00343FF0_0 .net "readWrite", 0 0, v00344360_0; 1 drivers
v00344048_0 .alias "s", 3 0, v00344200_0;
v003440A0_0 .net "w", 0 0, L_00345540; 1 drivers
v003440F8_0 .net "x", 3 0, v003441A8_0; 1 drivers
L_00344BF8 .part v003441A8_0, 0, 1;
L_00344C50 .part v003441A8_0, 1, 1;
L_00344CA8 .part v003441A8_0, 2, 1;
L_00344D00 .part v003441A8_0, 3, 1;
L_00344D58 .part/pv v00343620_0, 0, 1, 4;
L_00344DB0 .part/pv v00343678_0, 0, 1, 4;
L_00344E08 .part v003441A8_0, 3, 1;
L_00344E60 .part/pv v003433B8_0, 1, 1, 4;
L_00344EB8 .part/pv v00343410_0, 1, 1, 4;
L_00344F10 .part v003441A8_0, 2, 1;
L_00344F68 .part/pv v00343150_0, 2, 1, 4;
L_00345BF0 .part/pv v003431A8_0, 2, 1, 4;
L_00345C48 .part v003441A8_0, 1, 1;
L_00345CA0 .part/pv v002FAFB0_0, 3, 1, 4;
L_00345CF8 .part/pv v002FB008_0, 3, 1, 4;
L_00345D50 .part v003441A8_0, 0, 1;
L_00345DA8 .part/pv L_00345E00, 0, 1, 4;
L_00345E00 .part RS_00312494, 3, 1;
L_00345E58 .part/pv L_00345EB0, 1, 1, 4;
L_00345EB0 .part RS_00312494, 2, 1;
L_00345F08 .part/pv L_00345F60, 2, 1, 4;
L_00345F60 .part RS_00312494, 1, 1;
L_00345FB8 .part/pv L_00346010, 3, 1, 4;
L_00346010 .part RS_00312494, 0, 1;
L_00346068 .part/pv L_00345700, 0, 1, 4;
L_003460C0 .part RS_00312464, 0, 1;
L_00346118 .part/pv L_003457A8, 1, 1, 4;
L_00346170 .part RS_00312464, 1, 1;
L_003461C8 .part/pv L_003456C8, 2, 1, 4;
L_00346220 .part RS_00312464, 2, 1;
L_00346278 .part/pv L_00345888, 3, 1, 4;
L_003462D0 .part RS_00312464, 3, 1;
S_002F2590 .scope module, "flip1" "ffJK" 3 22, 2 202, S_002F27B0;
 .timescale 0 0;
v00343468_0 .alias "clear", 0 0, v00343D00_0;
v003434C0_0 .alias "clk", 0 0, v003440A0_0;
v00343518_0 .net "j", 0 0, L_00344E08; 1 drivers
v00343570_0 .alias "k", 0 0, v00343EB8_0;
v003435C8_0 .net "preset", 0 0, C4<0>; 1 drivers
v00343620_0 .var "q", 0 0;
v00343678_0 .var "qnot", 0 0;
E_002FF6E8 .event posedge, v003435C8_0, v002FADF8_0, v002FAE50_0;
S_002F2618 .scope module, "flip2" "ffJK" 3 23, 2 202, S_002F27B0;
 .timescale 0 0;
v00343200_0 .alias "clear", 0 0, v00343D00_0;
v00343258_0 .alias "clk", 0 0, v003440A0_0;
v003432B0_0 .net "j", 0 0, L_00344F10; 1 drivers
v00343308_0 .alias "k", 0 0, v00343E60_0;
v00343360_0 .net "preset", 0 0, C4<0>; 1 drivers
v003433B8_0 .var "q", 0 0;
v00343410_0 .var "qnot", 0 0;
E_002FF768 .event posedge, v00343360_0, v002FADF8_0, v002FAE50_0;
S_002F26A0 .scope module, "flip3" "ffJK" 3 24, 2 202, S_002F27B0;
 .timescale 0 0;
v002FB060_0 .alias "clear", 0 0, v00343D00_0;
v00342FF0_0 .alias "clk", 0 0, v003440A0_0;
v00343048_0 .net "j", 0 0, L_00345C48; 1 drivers
v003430A0_0 .alias "k", 0 0, v00343E08_0;
v003430F8_0 .net "preset", 0 0, C4<0>; 1 drivers
v00343150_0 .var "q", 0 0;
v003431A8_0 .var "qnot", 0 0;
E_002FF708 .event posedge, v003430F8_0, v002FADF8_0, v002FAE50_0;
S_002F2728 .scope module, "flip4" "ffJK" 3 25, 2 202, S_002F27B0;
 .timescale 0 0;
v002FADF8_0 .alias "clear", 0 0, v00343D00_0;
v002FAE50_0 .alias "clk", 0 0, v003440A0_0;
v002FAEA8_0 .net "j", 0 0, L_00345D50; 1 drivers
v002FAF00_0 .alias "k", 0 0, v00343DB0_0;
v002FAF58_0 .net "preset", 0 0, C4<0>; 1 drivers
v002FAFB0_0 .var "q", 0 0;
v002FB008_0 .var "qnot", 0 0;
E_002FF6C8 .event posedge, v002FAF58_0, v002FADF8_0, v002FAE50_0;
S_002F29D0 .scope module, "mux1bit" "mux1bit" 2 94;
 .timescale 0 0;
v003443B8_0 .net "i0", 3 0, C4<zzzz>; 0 drivers
v00344410_0 .net "i1", 3 0, C4<zzzz>; 0 drivers
v00344468_0 .net "key", 0 0, C4<z>; 0 drivers
v003444C0_0 .var "s", 3 0;
E_002FF868 .event edge, v003443B8_0, v00344410_0, v00344468_0;
S_002F2948 .scope module, "mux1bit2" "mux1bit2" 2 113;
 .timescale 0 0;
v00344518_0 .net "i0", 7 0, C4<zzzzzzzz>; 0 drivers
v00344570_0 .net "i1", 7 0, C4<zzzzzzzz>; 0 drivers
v003445C8_0 .net "key", 0 0, C4<z>; 0 drivers
v00344620_0 .var "s", 7 0;
E_002FF888 .event edge, v00344518_0, v00344570_0, v003445C8_0;
S_002F28C0 .scope module, "mux2bits" "mux2bits" 2 132;
 .timescale 0 0;
v00344678_0 .net "i0", 7 0, C4<zzzzzzzz>; 0 drivers
v003446D0_0 .net "i1", 7 0, C4<zzzzzzzz>; 0 drivers
v00344728_0 .net "i2", 7 0, C4<zzzzzzzz>; 0 drivers
v00344780_0 .net "i3", 7 0, C4<zzzzzzzz>; 0 drivers
v003447D8_0 .net "key", 1 0, C4<zz>; 0 drivers
v00344830_0 .var "s", 7 0;
E_002FF8A8/0 .event edge, v00344780_0, v00344728_0, v003446D0_0, v00344678_0;
E_002FF8A8/1 .event edge, v003447D8_0;
E_002FF8A8 .event/or E_002FF8A8/0, E_002FF8A8/1;
S_002F2838 .scope module, "mux3bits" "mux3bits" 2 151;
 .timescale 0 0;
v00344888_0 .net "i0", 7 0, C4<zzzzzzzz>; 0 drivers
v003448E0_0 .net "i1", 7 0, C4<zzzzzzzz>; 0 drivers
v00344938_0 .net "i2", 7 0, C4<zzzzzzzz>; 0 drivers
v00344990_0 .net "i3", 7 0, C4<zzzzzzzz>; 0 drivers
v003449E8_0 .net "i4", 7 0, C4<zzzzzzzz>; 0 drivers
v00344A40_0 .net "i5", 7 0, C4<zzzzzzzz>; 0 drivers
v00344A98_0 .net "i6", 7 0, C4<zzzzzzzz>; 0 drivers
v00344AF0_0 .net "i7", 7 0, C4<zzzzzzzz>; 0 drivers
v00344B48_0 .net "key", 2 0, C4<zzz>; 0 drivers
v00344BA0_0 .var "s", 7 0;
E_002FF8E8/0 .event edge, v00344AF0_0, v00344A98_0, v00344A40_0, v003449E8_0;
E_002FF8E8/1 .event edge, v00344990_0, v00344938_0, v003448E0_0, v00344888_0;
E_002FF8E8/2 .event edge, v00344B48_0;
E_002FF8E8 .event/or E_002FF8E8/0, E_002FF8E8/1, E_002FF8E8/2;
    .scope S_002F2370;
T_0 ;
    %set/v v002FAB38_0, 0, 1;
    %set/v v002FAB90_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_002F2370;
T_1 ;
    %wait E_0098A210;
    %load/v 8, v002FAAE0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v002FAA88_0, 1;
    %set/v v002FAB38_0, 8, 1;
    %set/v v002FAB90_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %set/v v002FAB38_0, 0, 1;
    %load/v 8, v002FAA88_0, 1;
    %set/v v002FAB90_0, 8, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_002F2B68;
T_2 ;
    %set/v v002FAC40_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_002F2B68;
T_3 ;
    %wait E_002FF668;
    %load/v 8, v002FABE8_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %movi 8, 1, 4;
    %set/v v002FAC40_0, 8, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v002FABE8_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_3.2, 4;
    %movi 8, 2, 4;
    %set/v v002FAC40_0, 8, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v002FABE8_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_3.4, 4;
    %movi 8, 4, 4;
    %set/v v002FAC40_0, 8, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v002FABE8_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_3.6, 4;
    %movi 8, 8, 4;
    %set/v v002FAC40_0, 8, 4;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_002F2B68;
T_4 ;
    %wait E_0098A230;
    %set/v v002FAC40_0, 0, 4;
    %jmp T_4;
    .thread T_4;
    .scope S_002F2AE0;
T_5 ;
    %set/v v002FAD48_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_002F2AE0;
T_6 ;
    %wait E_002FF6A8;
    %load/v 8, v002FACF0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_6.0, 4;
    %movi 8, 1, 8;
    %set/v v002FAD48_0, 8, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v002FACF0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 1, 4;
    %jmp/0xz  T_6.2, 4;
    %movi 8, 2, 8;
    %set/v v002FAD48_0, 8, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v002FACF0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_6.4, 4;
    %movi 8, 4, 8;
    %set/v v002FAD48_0, 8, 8;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v002FACF0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_6.6, 4;
    %movi 8, 8, 8;
    %set/v v002FAD48_0, 8, 8;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v002FACF0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_6.8, 4;
    %movi 8, 16, 8;
    %set/v v002FAD48_0, 8, 8;
    %jmp T_6.9;
T_6.8 ;
    %load/v 8, v002FACF0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 5, 5;
    %jmp/0xz  T_6.10, 4;
    %movi 8, 32, 8;
    %set/v v002FAD48_0, 8, 8;
    %jmp T_6.11;
T_6.10 ;
    %load/v 8, v002FACF0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 6, 5;
    %jmp/0xz  T_6.12, 4;
    %movi 8, 64, 8;
    %set/v v002FAD48_0, 8, 8;
    %jmp T_6.13;
T_6.12 ;
    %load/v 8, v002FACF0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 7, 5;
    %jmp/0xz  T_6.14, 4;
    %movi 8, 128, 8;
    %set/v v002FAD48_0, 8, 8;
T_6.14 ;
T_6.13 ;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_002F2AE0;
T_7 ;
    %wait E_002FF688;
    %set/v v002FAD48_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_002F2508;
T_8 ;
    %set/v v00344150_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_002F2508;
T_9 ;
    %delay 5, 0;
    %load/v 8, v00344150_0, 1;
    %inv 8, 1;
    %set/v v00344150_0, 8, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_002F2590;
T_10 ;
    %wait E_002FF6E8;
    %load/v 8, v00343468_0, 1;
    %jmp/0xz  T_10.0, 8;
    %set/v v00343620_0, 0, 1;
    %set/v v00343678_0, 1, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v003435C8_0, 1;
    %jmp/0xz  T_10.2, 8;
    %set/v v00343620_0, 1, 1;
    %set/v v00343678_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v00343518_0, 1;
    %load/v 9, v00343570_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00343620_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00343678_0, 0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v00343518_0, 1;
    %inv 8, 1;
    %load/v 9, v00343570_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00343620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00343678_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/v 8, v00343518_0, 1;
    %load/v 9, v00343570_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.8, 8;
    %load/v 8, v00343620_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00343620_0, 0, 8;
    %load/v 8, v00343678_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00343678_0, 0, 8;
T_10.8 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_002F2618;
T_11 ;
    %wait E_002FF768;
    %load/v 8, v00343200_0, 1;
    %jmp/0xz  T_11.0, 8;
    %set/v v003433B8_0, 0, 1;
    %set/v v00343410_0, 1, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00343360_0, 1;
    %jmp/0xz  T_11.2, 8;
    %set/v v003433B8_0, 1, 1;
    %set/v v00343410_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v003432B0_0, 1;
    %load/v 9, v00343308_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003433B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00343410_0, 0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/v 8, v003432B0_0, 1;
    %inv 8, 1;
    %load/v 9, v00343308_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003433B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00343410_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %load/v 8, v003432B0_0, 1;
    %load/v 9, v00343308_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.8, 8;
    %load/v 8, v003433B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003433B8_0, 0, 8;
    %load/v 8, v00343410_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00343410_0, 0, 8;
T_11.8 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_002F26A0;
T_12 ;
    %wait E_002FF708;
    %load/v 8, v002FB060_0, 1;
    %jmp/0xz  T_12.0, 8;
    %set/v v00343150_0, 0, 1;
    %set/v v003431A8_0, 1, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v003430F8_0, 1;
    %jmp/0xz  T_12.2, 8;
    %set/v v00343150_0, 1, 1;
    %set/v v003431A8_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v00343048_0, 1;
    %load/v 9, v003430A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00343150_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003431A8_0, 0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/v 8, v00343048_0, 1;
    %inv 8, 1;
    %load/v 9, v003430A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00343150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003431A8_0, 0, 1;
    %jmp T_12.7;
T_12.6 ;
    %load/v 8, v00343048_0, 1;
    %load/v 9, v003430A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.8, 8;
    %load/v 8, v00343150_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00343150_0, 0, 8;
    %load/v 8, v003431A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003431A8_0, 0, 8;
T_12.8 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_002F2728;
T_13 ;
    %wait E_002FF6C8;
    %load/v 8, v002FADF8_0, 1;
    %jmp/0xz  T_13.0, 8;
    %set/v v002FAFB0_0, 0, 1;
    %set/v v002FB008_0, 1, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v002FAF58_0, 1;
    %jmp/0xz  T_13.2, 8;
    %set/v v002FAFB0_0, 1, 1;
    %set/v v002FB008_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v002FAEA8_0, 1;
    %load/v 9, v002FAF00_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002FAFB0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002FB008_0, 0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/v 8, v002FAEA8_0, 1;
    %inv 8, 1;
    %load/v 9, v002FAF00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002FAFB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v002FB008_0, 0, 1;
    %jmp T_13.7;
T_13.6 ;
    %load/v 8, v002FAEA8_0, 1;
    %load/v 9, v002FAF00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.8, 8;
    %load/v 8, v002FAFB0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002FAFB0_0, 0, 8;
    %load/v 8, v002FB008_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002FB008_0, 0, 8;
T_13.8 ;
T_13.7 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_002F2A58;
T_14 ;
    %set/v v003442B0_0, 0, 1;
    %set/v v00344258_0, 0, 1;
    %set/v v00344360_0, 0, 1;
    %movi 8, 9, 4;
    %set/v v003441A8_0, 8, 4;
    %vpi_call 3 59 "$display", "Ex01";
    %vpi_call 3 60 "$display", "Clock \011RW \011 Adress \011 Input \011Output";
    %vpi_call 3 61 "$monitor", "%b \011\011%b \011   %b \011\011 %4b  \011%4b", v00344308_0, v00344360_0, v00344258_0, v003441A8_0, v00344200_0;
    %delay 1, 0;
    %set/v v00344360_0, 1, 1;
    %set/v v00344258_0, 1, 1;
    %delay 3, 0;
    %set/v v00344258_0, 0, 1;
    %set/v v00344360_0, 0, 1;
    %delay 1, 0;
    %set/v v00344360_0, 1, 1;
    %delay 3, 0;
    %set/v v00344360_0, 0, 1;
    %movi 8, 3, 4;
    %set/v v003441A8_0, 8, 4;
    %delay 3, 0;
    %set/v v00344360_0, 1, 1;
    %set/v v00344258_0, 1, 1;
    %delay 1, 0;
    %set/v v003442B0_0, 1, 1;
    %movi 8, 11, 4;
    %set/v v003441A8_0, 8, 4;
    %set/v v00344360_0, 0, 1;
    %set/v v00344258_0, 0, 1;
    %delay 1, 0;
    %set/v v003442B0_0, 0, 1;
    %delay 20, 0;
    %set/v v00344360_0, 1, 1;
    %delay 10, 0;
    %set/v v00344258_0, 1, 1;
    %delay 20, 0;
    %vpi_call 3 72 "$finish";
    %end;
    .thread T_14;
    .scope S_002F29D0;
T_15 ;
    %wait E_002FF868;
    %load/v 8, v00344468_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %load/v 8, v003443B8_0, 4;
    %set/v v003444C0_0, 8, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v00344410_0, 4;
    %set/v v003444C0_0, 8, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_002F2948;
T_16 ;
    %wait E_002FF888;
    %load/v 8, v003445C8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v00344518_0, 8;
    %set/v v00344620_0, 8, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v00344570_0, 8;
    %set/v v00344620_0, 8, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_002F28C0;
T_17 ;
    %wait E_002FF8A8;
    %load/v 8, v003447D8_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v00344678_0, 8;
    %set/v v00344830_0, 8, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v003447D8_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_17.2, 4;
    %load/v 8, v003446D0_0, 8;
    %set/v v00344830_0, 8, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v003447D8_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_17.4, 4;
    %load/v 8, v00344728_0, 8;
    %set/v v00344830_0, 8, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/v 8, v003447D8_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_17.6, 4;
    %load/v 8, v00344780_0, 8;
    %set/v v00344830_0, 8, 8;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_002F2838;
T_18 ;
    %wait E_002FF8E8;
    %load/v 8, v00344B48_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_18.0, 4;
    %load/v 8, v00344888_0, 8;
    %set/v v00344BA0_0, 8, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v00344B48_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 1, 4;
    %jmp/0xz  T_18.2, 4;
    %load/v 8, v003448E0_0, 8;
    %set/v v00344BA0_0, 8, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v00344B48_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_18.4, 4;
    %load/v 8, v00344938_0, 8;
    %set/v v00344BA0_0, 8, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v00344B48_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_18.6, 4;
    %load/v 8, v00344990_0, 8;
    %set/v v00344BA0_0, 8, 8;
    %jmp T_18.7;
T_18.6 ;
    %load/v 8, v00344B48_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_18.8, 4;
    %load/v 8, v003449E8_0, 8;
    %set/v v00344BA0_0, 8, 8;
    %jmp T_18.9;
T_18.8 ;
    %load/v 8, v00344B48_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 5, 5;
    %jmp/0xz  T_18.10, 4;
    %load/v 8, v00344A40_0, 8;
    %set/v v00344BA0_0, 8, 8;
    %jmp T_18.11;
T_18.10 ;
    %load/v 8, v00344B48_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 6, 5;
    %jmp/0xz  T_18.12, 4;
    %load/v 8, v00344A98_0, 8;
    %set/v v00344BA0_0, 8, 8;
    %jmp T_18.13;
T_18.12 ;
    %load/v 8, v00344AF0_0, 8;
    %set/v v00344BA0_0, 8, 8;
T_18.13 ;
T_18.11 ;
T_18.9 ;
T_18.7 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./util.v";
    "E:\2-2012\arq\guia10\427385_guia10\Exercicio01.v";
