<stg><name>tpgForeground_Pipeline_VITIS_LOOP_729_2</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %boxTop = alloca i32 1

]]></Node>
<StgValue><ssdm name="boxTop"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %boxLeft = alloca i32 1

]]></Node>
<StgValue><ssdm name="boxLeft"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color

]]></Node>
<StgValue><ssdm name="color_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %cmp2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2_i

]]></Node>
<StgValue><ssdm name="cmp2_i_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %crossHairX_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX_1

]]></Node>
<StgValue><ssdm name="crossHairX_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %boxColorG_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorG_1

]]></Node>
<StgValue><ssdm name="boxColorG_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp101_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp101_i

]]></Node>
<StgValue><ssdm name="cmp101_i_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %zext_ln1869_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln1869_1

]]></Node>
<StgValue><ssdm name="zext_ln1869_1_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %hMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %hMax

]]></Node>
<StgValue><ssdm name="hMax_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %vMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %vMax

]]></Node>
<StgValue><ssdm name="vMax_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %zext_ln1869_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln1869

]]></Node>
<StgValue><ssdm name="zext_ln1869_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %boxSize_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize_1

]]></Node>
<StgValue><ssdm name="boxSize_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %ovrlayId_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ovrlayId_load

]]></Node>
<StgValue><ssdm name="ovrlayId_load_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:15 %and10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and10_i

]]></Node>
<StgValue><ssdm name="and10_i_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:16 %tobool_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool

]]></Node>
<StgValue><ssdm name="tobool_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %and26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and26_i

]]></Node>
<StgValue><ssdm name="and26_i_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %and4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and4_i

]]></Node>
<StgValue><ssdm name="and4_i_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %pixOut_val_V_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V_7

]]></Node>
<StgValue><ssdm name="pixOut_val_V_7_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %pixOut_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V

]]></Node>
<StgValue><ssdm name="pixOut_val_V_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %pixOut_val_V_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V_9

]]></Node>
<StgValue><ssdm name="pixOut_val_V_9_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth

]]></Node>
<StgValue><ssdm name="loopWidth_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %boxVCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxVCoord_loc_0

]]></Node>
<StgValue><ssdm name="boxVCoord_loc_0_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %boxHCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxHCoord_loc_0

]]></Node>
<StgValue><ssdm name="boxHCoord_loc_0_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="9">
<![CDATA[
newFuncRoot:25 %zext_ln1869_1_cast = zext i9 %zext_ln1869_1_read

]]></Node>
<StgValue><ssdm name="zext_ln1869_1_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:26 %zext_ln1869_cast = zext i8 %zext_ln1869_read

]]></Node>
<StgValue><ssdm name="zext_ln1869_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i16 %boxHCoord_loc_0_read, i16 %boxLeft

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i16 %boxVCoord_loc_0_read, i16 %boxTop

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i16 0, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:32 %br_ln0 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body6:0 %x_1 = load i16 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body6:1 %boxTop_load = load i16 %boxTop

]]></Node>
<StgValue><ssdm name="boxTop_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body6:2 %boxLeft_load = load i16 %boxLeft

]]></Node>
<StgValue><ssdm name="boxLeft_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="16">
<![CDATA[
for.body6:3 %trunc_ln729 = trunc i16 %x_1

]]></Node>
<StgValue><ssdm name="trunc_ln729"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6:4 %icmp_ln729 = icmp_eq  i16 %x_1, i16 %loopWidth_read

]]></Node>
<StgValue><ssdm name="icmp_ln729"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body6:5 %x_2 = add i16 %x_1, i16 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6:6 %br_ln729 = br i1 %icmp_ln729, void %for.body6.split, void %for.inc17.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln729"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb8:0 %or_ln1839 = or i16 %x_1, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1839"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb8:1 %icmp_ln1839 = icmp_eq  i16 %or_ln1839, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1839"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb8:2 %br_ln1839 = br i1 %icmp_ln1839, void %if.end64.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln1839"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1">
<![CDATA[
if.then.i:0 %hDir_load = load i1 %hDir

]]></Node>
<StgValue><ssdm name="hDir_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:1 %br_ln1842 = br i1 %hDir_load, void %if.then12.i, void %if.else.i

]]></Node>
<StgValue><ssdm name="br_ln1842"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="hDir_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then12.i:0 %icmp_ln1844 = icmp_ugt  i16 %boxLeft_load, i16 %hMax_read

]]></Node>
<StgValue><ssdm name="icmp_ln1844"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="hDir_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then12.i:1 %br_ln1844 = br i1 %icmp_ln1844, void %if.end22.i, void %if.then16.i

]]></Node>
<StgValue><ssdm name="br_ln1844"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="hDir_load" val="0"/>
<literal name="icmp_ln1844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then16.i:0 %store_ln1845 = store i1 1, i1 %hDir

]]></Node>
<StgValue><ssdm name="store_ln1845"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="hDir_load" val="0"/>
<literal name="icmp_ln1844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
if.then16.i:1 %br_ln1845 = br void %if.end22.i

]]></Node>
<StgValue><ssdm name="br_ln1845"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="hDir_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else.i:0 %icmp_ln1849 = icmp_ugt  i16 %zext_ln1869_1_cast, i16 %boxLeft_load

]]></Node>
<StgValue><ssdm name="icmp_ln1849"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="hDir_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:1 %br_ln1849 = br i1 %icmp_ln1849, void %if.end22.i, void %if.then20.i

]]></Node>
<StgValue><ssdm name="br_ln1849"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="hDir_load" val="1"/>
<literal name="icmp_ln1849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then20.i:0 %store_ln1850 = store i1 0, i1 %hDir

]]></Node>
<StgValue><ssdm name="store_ln1850"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="hDir_load" val="1"/>
<literal name="icmp_ln1849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.then20.i:1 %br_ln1850 = br void %if.end22.i

]]></Node>
<StgValue><ssdm name="br_ln1850"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
if.end22.i:0 %empty_65 = phi i1 0, void %if.then20.i, i1 1, void %if.then16.i, i1 0, void %if.then12.i, i1 1, void %if.else.i

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1">
<![CDATA[
if.end22.i:1 %vDir_load = load i1 %vDir

]]></Node>
<StgValue><ssdm name="vDir_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end22.i:2 %br_ln1854 = br i1 %vDir_load, void %if.then25.i, void %if.else31.i

]]></Node>
<StgValue><ssdm name="br_ln1854"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="vDir_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then25.i:0 %icmp_ln1856 = icmp_ugt  i16 %boxTop_load, i16 %vMax_read

]]></Node>
<StgValue><ssdm name="icmp_ln1856"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="vDir_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then25.i:1 %br_ln1856 = br i1 %icmp_ln1856, void %if.end38.i, void %if.then29.i

]]></Node>
<StgValue><ssdm name="br_ln1856"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1856" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then29.i:0 %store_ln1857 = store i1 1, i1 %vDir

]]></Node>
<StgValue><ssdm name="store_ln1857"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="vDir_load" val="0"/>
<literal name="icmp_ln1856" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
if.then29.i:1 %br_ln1857 = br void %if.end38.i

]]></Node>
<StgValue><ssdm name="br_ln1857"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="vDir_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else31.i:0 %icmp_ln1861 = icmp_ugt  i16 %zext_ln1869_1_cast, i16 %boxTop_load

]]></Node>
<StgValue><ssdm name="icmp_ln1861"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="vDir_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else31.i:1 %br_ln1861 = br i1 %icmp_ln1861, void %if.end38.i, void %if.then36.i

]]></Node>
<StgValue><ssdm name="br_ln1861"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1861" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then36.i:0 %store_ln1862 = store i1 0, i1 %vDir

]]></Node>
<StgValue><ssdm name="store_ln1862"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
<literal name="vDir_load" val="1"/>
<literal name="icmp_ln1861" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
if.then36.i:1 %br_ln1862 = br void %if.end38.i

]]></Node>
<StgValue><ssdm name="br_ln1862"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
if.end38.i:0 %empty_64 = phi i1 0, void %if.then36.i, i1 1, void %if.then29.i, i1 0, void %if.then25.i, i1 1, void %if.else31.i

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end38.i:1 %sub_ln1869 = sub i16 %boxLeft_load, i16 %zext_ln1869_cast

]]></Node>
<StgValue><ssdm name="sub_ln1869"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end38.i:2 %add_ln1867 = add i16 %boxLeft_load, i16 %zext_ln1869_cast

]]></Node>
<StgValue><ssdm name="add_ln1867"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end38.i:3 %select_ln1866 = select i1 %empty_65, i16 %sub_ln1869, i16 %add_ln1867

]]></Node>
<StgValue><ssdm name="select_ln1866"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end38.i:4 %store_ln1867 = store i16 %select_ln1866, i16 %boxHCoord

]]></Node>
<StgValue><ssdm name="store_ln1867"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end38.i:5 %sub_ln1873 = sub i16 %boxTop_load, i16 %zext_ln1869_cast

]]></Node>
<StgValue><ssdm name="sub_ln1873"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end38.i:6 %add_ln1871 = add i16 %boxTop_load, i16 %zext_ln1869_cast

]]></Node>
<StgValue><ssdm name="add_ln1871"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end38.i:7 %select_ln1870 = select i1 %empty_64, i16 %sub_ln1873, i16 %add_ln1871

]]></Node>
<StgValue><ssdm name="select_ln1870"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end38.i:8 %store_ln1871 = store i16 %select_ln1870, i16 %boxVCoord

]]></Node>
<StgValue><ssdm name="store_ln1871"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end38.i:9 %store_ln1877 = store i16 %select_ln1866, i16 %boxLeft

]]></Node>
<StgValue><ssdm name="store_ln1877"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end38.i:10 %store_ln1877 = store i16 %select_ln1870, i16 %boxTop

]]></Node>
<StgValue><ssdm name="store_ln1877"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="icmp_ln1839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
if.end38.i:11 %br_ln1877 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln1877"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb10:0 %icmp_ln1918 = icmp_eq  i16 %x_1, i16 %crossHairX_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln1918"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb10:1 %or_ln1918 = or i1 %cmp2_i_read, i1 %icmp_ln1918

]]></Node>
<StgValue><ssdm name="or_ln1918"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
<literal name="or_ln1918" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.then.i203:0 %switch_ln1929 = switch i8 %color_read, void %cond.false15.i, i8 0, void %sw.epilog_ifconv, i8 1, void %cond.end.i

]]></Node>
<StgValue><ssdm name="switch_ln1929"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
<literal name="or_ln1918" val="1"/>
<literal name="color_read" val="!0"/>
<literal name="color_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
cond.false15.i:0 %select_ln1930 = select i1 %trunc_ln729, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1930"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
<literal name="or_ln1918" val="1"/>
<literal name="color_read" val="!0"/>
<literal name="color_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
cond.false15.i:1 %br_ln1930 = br void %cond.end.i

]]></Node>
<StgValue><ssdm name="br_ln1930"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
<literal name="or_ln1918" val="1"/>
<literal name="color_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
cond.end.i:0 %phi_ln1930 = phi i2 %select_ln1930, void %cond.false15.i, i2 1, void %if.then.i203

]]></Node>
<StgValue><ssdm name="phi_ln1930"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
<literal name="or_ln1918" val="1"/>
<literal name="color_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="2">
<![CDATA[
cond.end.i:1 %zext_ln1930 = zext i2 %phi_ln1930

]]></Node>
<StgValue><ssdm name="zext_ln1930"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
<literal name="or_ln1918" val="1"/>
<literal name="color_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.end.i:2 %whiYuv_2_addr = getelementptr i8 %whiYuv_2, i64 0, i64 %zext_ln1930

]]></Node>
<StgValue><ssdm name="whiYuv_2_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
<literal name="or_ln1918" val="1"/>
<literal name="color_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i:3 %whiYuv_2_load = load i2 %whiYuv_2_addr

]]></Node>
<StgValue><ssdm name="whiYuv_2_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.epilog_ifconv:11 %store_ln729 = store i16 %x_2, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln729"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body6.split:0 %specpipeline_ln732 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln732"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body6.split:1 %specloopname_ln718 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln718"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body6.split:2 %bckgndYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %bckgndYUV

]]></Node>
<StgValue><ssdm name="bckgndYUV_read"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="24">
<![CDATA[
for.body6.split:3 %pixIn_val_V = trunc i24 %bckgndYUV_read

]]></Node>
<StgValue><ssdm name="pixIn_val_V"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body6.split:4 %pixIn_val_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pixIn_val_V_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body6.split:5 %pixIn_val_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pixIn_val_V_6"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
for.body6.split:6 %switch_ln735 = switch i8 %ovrlayId_load_read, void %sw.epilog_ifconv, i8 2, void %sw.bb10, i8 1, void %sw.bb8

]]></Node>
<StgValue><ssdm name="switch_ln735"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end64.i:0 %boxTop_1 = load i16 %boxTop

]]></Node>
<StgValue><ssdm name="boxTop_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end64.i:1 %boxLeft_1 = load i16 %boxLeft

]]></Node>
<StgValue><ssdm name="boxLeft_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end64.i:2 %boxRight = add i16 %boxSize_1_read, i16 %boxLeft_1

]]></Node>
<StgValue><ssdm name="boxRight"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end64.i:3 %boxBottom = add i16 %boxSize_1_read, i16 %boxTop_1

]]></Node>
<StgValue><ssdm name="boxBottom"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end64.i:4 %icmp_ln1887 = icmp_ult  i16 %y_read, i16 %boxTop_1

]]></Node>
<StgValue><ssdm name="icmp_ln1887"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end64.i:5 %xor_ln1887 = xor i1 %icmp_ln1887, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1887"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end64.i:6 %icmp_ln1887_1 = icmp_ult  i16 %y_read, i16 %boxBottom

]]></Node>
<StgValue><ssdm name="icmp_ln1887_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end64.i:7 %icmp_ln1892 = icmp_ult  i16 %x_1, i16 %boxLeft_1

]]></Node>
<StgValue><ssdm name="icmp_ln1892"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end64.i:8 %xor_ln1892 = xor i1 %icmp_ln1892, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1892"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end64.i:9 %icmp_ln1892_1 = icmp_ult  i16 %x_1, i16 %boxRight

]]></Node>
<StgValue><ssdm name="icmp_ln1892_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end64.i:10 %and_ln1897_1 = and i1 %icmp_ln1887_1, i1 %xor_ln1887

]]></Node>
<StgValue><ssdm name="and_ln1897_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end64.i:11 %and_ln1897_2 = and i1 %icmp_ln1892_1, i1 %xor_ln1892

]]></Node>
<StgValue><ssdm name="and_ln1897_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end64.i:12 %and_ln1897 = and i1 %and_ln1897_2, i1 %and_ln1897_1

]]></Node>
<StgValue><ssdm name="and_ln1897"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end64.i:13 %br_ln1897 = br i1 %and_ln1897, void %sw.epilog_ifconv, void %if.then97.i

]]></Node>
<StgValue><ssdm name="br_ln1897"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="and_ln1897" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then97.i:0 %and_ln1902 = and i1 %cmp101_i_read, i1 %trunc_ln729

]]></Node>
<StgValue><ssdm name="and_ln1902"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="and_ln1897" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then97.i:1 %pixOut_val_V_8 = select i1 %and_ln1902, i8 %pixOut_val_V_9_read, i8 %boxColorG_1_read

]]></Node>
<StgValue><ssdm name="pixOut_val_V_8"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="1"/>
<literal name="and_ln1897" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
if.then97.i:2 %br_ln1906 = br void %sw.epilog_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1906"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb10:2 %br_ln1918 = br i1 %or_ln1918, void %sw.epilog_ifconv, void %if.then.i203

]]></Node>
<StgValue><ssdm name="br_ln1918"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
<literal name="or_ln1918" val="1"/>
<literal name="color_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="2">
<![CDATA[
cond.end.i:3 %whiYuv_2_load = load i2 %whiYuv_2_addr

]]></Node>
<StgValue><ssdm name="whiYuv_2_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="0"/>
<literal name="ovrlayId_load_read" val="2"/>
<literal name="or_ln1918" val="1"/>
<literal name="color_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
cond.end.i:4 %br_ln1929 = br void %sw.epilog_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1929"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc17.loopexit.exitStub:0 %store_ln1867 = store i16 %boxLeft_load, i16 %boxHCoord_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1867"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc17.loopexit.exitStub:1 %store_ln1871 = store i16 %boxTop_load, i16 %boxVCoord_loc_1_out

]]></Node>
<StgValue><ssdm name="store_ln1871"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln729" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0">
<![CDATA[
for.inc17.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0">
<![CDATA[
sw.epilog_ifconv:0 %pix_val_V_4 = phi i8 %pixOut_val_V_9_read, void %if.then97.i, i8 %pixOut_val_V_read, void %cond.end.i, i8 %pixIn_val_V_6, void %for.body6.split, i8 %pixIn_val_V_6, void %if.end64.i, i8 %pixIn_val_V_6, void %sw.bb10, i8 %pixOut_val_V_read, void %if.then.i203

]]></Node>
<StgValue><ssdm name="pix_val_V_4"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0">
<![CDATA[
sw.epilog_ifconv:1 %pix_val_V_3 = phi i8 %pixOut_val_V_8, void %if.then97.i, i8 %whiYuv_2_load, void %cond.end.i, i8 %pixIn_val_V_5, void %for.body6.split, i8 %pixIn_val_V_5, void %if.end64.i, i8 %pixIn_val_V_5, void %sw.bb10, i8 240, void %if.then.i203

]]></Node>
<StgValue><ssdm name="pix_val_V_3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0">
<![CDATA[
sw.epilog_ifconv:2 %pix_val_V = phi i8 %pixOut_val_V_7_read, void %if.then97.i, i8 240, void %cond.end.i, i8 %pixIn_val_V, void %for.body6.split, i8 %pixIn_val_V, void %if.end64.i, i8 %pixIn_val_V, void %sw.bb10, i8 240, void %if.then.i203

]]></Node>
<StgValue><ssdm name="pix_val_V"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.epilog_ifconv:3 %pixOut_val_V_13 = select i1 %and4_i_read, i8 0, i8 %pix_val_V

]]></Node>
<StgValue><ssdm name="pixOut_val_V_13"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.epilog_ifconv:4 %pixOut_val_V_14 = select i1 %and26_i_read, i8 0, i8 %pix_val_V_4

]]></Node>
<StgValue><ssdm name="pixOut_val_V_14"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.epilog_ifconv:5 %pixOut_val_V_15 = select i1 %tobool_read, i8 %pix_val_V_4, i8 %pixOut_val_V_14

]]></Node>
<StgValue><ssdm name="pixOut_val_V_15"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.epilog_ifconv:6 %pixOut_val_V_16 = select i1 %tobool_read, i8 %pix_val_V, i8 %pixOut_val_V_13

]]></Node>
<StgValue><ssdm name="pixOut_val_V_16"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tobool_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.epilog_ifconv:7 %select_ln1946 = select i1 %and10_i_read, i8 0, i8 %pix_val_V_3

]]></Node>
<StgValue><ssdm name="select_ln1946"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.epilog_ifconv:8 %empty = select i1 %tobool_read, i8 %pix_val_V_3, i8 %select_ln1946

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
sw.epilog_ifconv:9 %p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %pixOut_val_V_15, i8 %empty, i8 %pixOut_val_V_16

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
sw.epilog_ifconv:10 %write_ln763 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %ovrlayYUV, i24 %p_0

]]></Node>
<StgValue><ssdm name="write_ln763"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog_ifconv:12 %br_ln729 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln729"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
