# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
CLUTTER_IM_MODULE=xim
LC_ALL=en_US.UTF-8
RT_TCL_PATH=/media/myuan/working/Vitis/2021.2/scripts/rt/base_tcl/tcl
LD_LIBRARY_PATH=/media/myuan/working/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/media/myuan/working/Vitis/2021.2/lib/lnx64.o/Ubuntu:/media/myuan/working/Vitis/2021.2/lib/lnx64.o:/media/myuan/working/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib/:/media/myuan/working/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib//server:/media/myuan/working/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/media/myuan/working/Vitis/2021.2/lib/lnx64.o/Ubuntu:/media/myuan/working/Vitis/2021.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/media/myuan/working/Vitis/2021.2/bin/../lnx64/tools/dot/lib
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XILINX_VITIS=/media/myuan/working/Vitis/2021.2
LESSCLOSE=/usr/bin/lesspipe %s %s
XILINX_DSP=
XDG_MENU_PREFIX=gnome-
RDI_PATCHROOT=
RT_LIBPATH=/media/myuan/working/Vitis/2021.2/scripts/rt/data
LANG=en_US.UTF-8
MANAGERPID=2693
DISPLAY=:0
RDI_INSTALLROOT=/media/myuan/working
OLDPWD=/media/myuan/working/Vitis/2021.2/bin
INVOCATION_ID=64e52965a5854368b29858dd93d93881
GNOME_SHELL_SESSION_MODE=ubuntu
COLORTERM=truecolor
RDI_PREPEND_PATH=/media/myuan/working/Vitis/2021.2/bin
USERNAME=myuan
XDG_VTNR=2
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
XILINX_XRT=/opt/xilinx/xrt
XILINX_VIVADO=/media/myuan/working/Vivado/2021.2
XILINX_SDK=/media/myuan/working/Vitis/2021.2
XILINX_PLANAHEAD=/media/myuan/working/Vitis/2021.2
XDG_SESSION_ID=2
USER=myuan
DESKTOP_SESSION=ubuntu
RDI_BASEROOT=/media/myuan/working/Vitis
QT4_IM_MODULE=xim
TEXTDOMAINDIR=/usr/share/locale/
RDI_INSTALLVER=2021.2
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/383fe1a3_6288_4900_a310_e7083629451c
RDI_JAVA_VERSION=11.0.11_9
PWD=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu
XILINX_HLS=/media/myuan/working/Vitis_HLS/2021.2
HOME=/home/myuan
JOURNAL_STREAM=9:51236
TEXTDOMAIN=im-config
SSH_AGENT_PID=2852
QT_ACCESSIBILITY=1
TCL_LIBRARY=/media/myuan/working/Vitis/2021.2/tps/tcl/tcl8.5
XDG_SESSION_TYPE=x11
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/media/myuan/working/Vivado/2021.2
RDI_APPROOT=/media/myuan/working/Vitis/2021.2
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/media/myuan/working/Vivado/2021.2/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/media/myuan/working/Vitis/2021.2/tps/isl
XDG_SESSION_DESKTOP=ubuntu
DBUS_STARTER_ADDRESS=unix:path=/run/user/1000/bus,guid=0b6d9b529c145658722adac462be06af
RDI_PLATFORM=lnx64
RDI_BINROOT=/media/myuan/working/Vitis/2021.2/bin
RDI_PROG=/media/myuan/working/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/media/myuan/working/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/media/myuan/working/Vitis/2021.2/lib/lnx64.o/Ubuntu:/media/myuan/working/Vitis/2021.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/media/myuan/working/Vitis/2021.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/media/myuan/working/Vitis/2021.2/data
SYNTH_COMMON=/media/myuan/working/Vitis/2021.2/scripts/rt/data
GTK_MODULES=gail:atk-bridge
WINDOWPATH=2
TERM=xterm-256color
SHELL=/bin/bash
VTE_VERSION=5202
QT_IM_MODULE=xim
XMODIFIERS=@im=ibus
IM_CONFIG_PHASE=2
DBUS_STARTER_BUS_TYPE=session
XDG_CURRENT_DESKTOP=ubuntu:GNOME
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
GNOME_TERMINAL_SERVICE=:1.112
HDI_APPROOT=/media/myuan/working/Vitis/2021.2
XDG_SEAT=seat0
SHLVL=3
LANGUAGE=en_US:en
PYTHONPATH=/opt/xilinx/xrt/python:
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
GDMSESSION=ubuntu
LOGNAME=myuan
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus,guid=0b6d9b529c145658722adac462be06af
XDG_RUNTIME_DIR=/run/user/1000
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XAUTHORITY=/run/user/1000/gdm/Xauthority
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
PATH=/media/myuan/working/Vivado/2021.2/tps/lnx64/binutils-2.26/bin:/media/myuan/working/Vitis/2021.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/media/myuan/working/Vitis/2021.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/media/myuan/working/Vitis/2021.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/media/myuan/working/Vivado/2021.2/tps/lnx64/gcc-6.2.0/bin:/media/myuan/working/Vivado/2021.2/gnu/microblaze/lin/bin:/media/myuan/working/Vitis/2021.2/bin:/media/myuan/working/Vitis/2021.2/tps/lnx64/jre11.0.11_9/bin:/media/myuan/working/Vivado/2021.2/bin:/usr/local/texlive/2022/bin/x86_64-linux:/opt/xilinx/xrt/bin:/media/myuan/working/Vitis_HLS/2021.2/bin:/media/myuan/working/Model_Composer/2021.2/bin:/media/myuan/working/Vitis/2021.2/gnu/microblaze/lin/bin:/media/myuan/working/Vitis/2021.2/gnu/arm/lin/bin:/media/myuan/working/Vitis/2021.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/media/myuan/working/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/media/myuan/working/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/media/myuan/working/Vitis/2021.2/gnu/aarch64/lin/aarch64-linux/bin:/media/myuan/working/Vitis/2021.2/gnu/aarch64/lin/aarch64-none/bin:/media/myuan/working/Vitis/2021.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/media/myuan/working/Vitis/2021.2/tps/lnx64/cmake-3.3.2/bin:/media/myuan/working/Vitis/2021.2/aietools/bin:/media/myuan/working/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RDI_JAVA_PLATFORM=
HDI_PROCESSOR=x86_64
SESSION_MANAGER=local/myuan-System-Product-Name:@/tmp/.ICE-unix/2757,unix/myuan-System-Product-Name:/tmp/.ICE-unix/2757
RDI_LIBDIR=/media/myuan/working/Vitis/2021.2/lib/lnx64.o/Ubuntu/18:/media/myuan/working/Vitis/2021.2/lib/lnx64.o/Ubuntu:/media/myuan/working/Vitis/2021.2/lib/lnx64.o
LESSOPEN=| /usr/bin/lesspipe %s
GTK_IM_MODULE=ibus
_=/media/myuan/working/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=33013
XILINX_CD_SESSION=fed2a2bd-aea3-496a-9d13-649d080e0392
XILINX_RS_PORT=35709
XILINX_RS_SESSION=8c733c70-52a3-49a3-8d7f-482c56dcc386


V++ command line:
------------------------------------------
/media/myuan/working/Vitis/2021.2/bin/unwrapped/lnx64.o/v++ -l -t sw_emu --config ../u200.cfg ./top.xo -o top.xclbin 

FINAL PROGRAM OPTIONS
--config ../u200.cfg
--connectivity.nk top:1:top_1
--connectivity.sp top_1.X:PLRAM[1]
--connectivity.sp top_1.out:PLRAM[0]
--connectivity.sp top_1.adj_list:PLRAM[0]
--connectivity.sp top_1.flushs:PLRAM[1]
--debug
--input_files ./top.xo
--link
--optimize 0
--output top.xclbin
--platform xilinx_u200_gen3x16_xdma_1_202110_1
--profile.data all:all:all
--report_level 0
--save-temps
--target sw_emu

PARSED COMMAND LINE OPTIONS
-l 
-t sw_emu 
--config ../u200.cfg 
./top.xo 
-o top.xclbin 

PARSED CONFIG FILE (1) OPTIONS
file: ../u200.cfg
platform xilinx_u200_gen3x16_xdma_1_202110_1 
debug 1 
save-temps 1 
connectivity.nk top:1:top_1 
connectivity.sp top_1.X:PLRAM[1] 
connectivity.sp top_1.out:PLRAM[0] 
connectivity.sp top_1.adj_list:PLRAM[0] 
connectivity.sp top_1.flushs:PLRAM[1] 
profile.data all:all:all 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u200_gen3x16_xdma_1_202110_1/xilinx_u200_gen3x16_xdma_1_202110_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 01 Jul 2022 13:17:38
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 01 Jul 2022 13:17:38
output: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/top.xml
------------------------------------------
V++ internal step: running regiongen
timestamp: 01 Jul 2022 13:17:38
launch dir: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int
cmd: /media/myuan/working/Vitis/2021.2/bin/../runtime/bin/regiongen_new -v -m /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/top.xml -t alg -o xcl_top
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 01 Jul 2022 13:17:40
launch dir: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/top
cmd: /media/myuan/working/Vivado/2021.2/tps/lnx64/gcc-6.2.0/bin/gcc -I . -I /media/myuan/working/Vitis_HLS/2021.2/bin/../include -I /media/myuan/working/Vitis_HLS/2021.2/bin/../lnx64/tools/auto_cc/include -I /media/myuan/working/Vitis_HLS/2021.2/bin/../common/technology/autopilot/opencl -I /media/myuan/working/Vitis/2021.2/bin/../common/technology/autopilot/opencl -I /media/myuan/working/Vitis/2021.2/bin/../data/emulation/include -I /usr/include/x86_64-linux-gnu -std=c++14 -g -I /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/ucteq.o -MP -MF obj/ucteq.Cd /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/xo/top/top/cpu_sources/ucteq.cpp -o obj/ucteq.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 01 Jul 2022 13:17:44
launch dir: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/top
cmd: /media/myuan/working/Vivado/2021.2/tps/lnx64/binutils-2.26/bin/ar -cr /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/top/top.csim_cu.a /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/top/obj/ucteq.o
V++ internal step status: success
------------------------------------------
V++ internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 01 Jul 2022 13:17:44
launch dir: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int
cmd: /media/myuan/working/Vivado/2021.2/tps/lnx64/gcc-6.2.0/bin/g++ -I . -I /media/myuan/working/Vitis_HLS/2021.2/bin/../include -I /media/myuan/working/Vitis_HLS/2021.2/bin/../common/technology/autopilot/opencl -I /media/myuan/working/Vitis/2021.2/bin/../common/technology/autopilot/opencl -I /media/myuan/working/Vitis/2021.2/bin/../data/emulation/include -I /media/myuan/working/Vitis_HLS/2021.2/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++14 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
V++ internal step status: success
------------------------------------------
V++ internal step: running g++ to generate .so
timestamp: 01 Jul 2022 13:17:46
launch dir: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int
cmd: /media/myuan/working/Vivado/2021.2/tps/lnx64/gcc-6.2.0/bin/g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++14 -Wall -shared -Wl,--whole-archive,-soname,top.so -o top.so top/top.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /media/myuan/working/Vitis_HLS/2021.2/bin/../lib/lnx64.o -lhlsmathsim -L /media/myuan/working/Vitis_HLS/2021.2/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/media/myuan/working/Vitis_HLS/2021.2/bin/../lnx64/tools/fpo_v7_0 -L /media/myuan/working/Vitis_HLS/2021.2/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /media/myuan/working/Vitis_HLS/2021.2/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /media/myuan/working/Vitis_HLS/2021.2/bin/../lnx64/lib/csim -lhlsmc++-GCC46 -L /media/myuan/working/Vivado/2021.2/tps/lnx64/gcc-6.2.0/bin/../lib/gcc/x86_64-pc-linux-gnu/6.2.0/ -lgcov
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin
timestamp: 01 Jul 2022 13:17:46
launch dir: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int
cmd: /media/myuan/working/Vitis/2021.2/bin/xclbinutil --add-section BITSTREAM:RAW:/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/top.so --force --target sw_emu --add-section :JSON:/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/top.rtd --append-section :JSON:/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/top_xml.rtd --add-section BUILD_METADATA:JSON:/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/top_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int/top.xml --add-section DEBUG_DATA:RAW:/dev/null --output /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/top.xclbin
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin info
timestamp: 01 Jul 2022 13:17:47
launch dir: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/link/int
cmd: /media/myuan/working/Vitis/2021.2/bin/xclbinutil --quiet --info --input /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/top.xclbin
V++ internal step status: success
------------------------------------------
sw emulation completed
timestamp: 01 Jul 2022 13:17:47
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 01 Jul 2022 13:17:47
output: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/reports/link/system_estimate_top.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 01 Jul 2022 13:17:47
