{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683949730280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683949730286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 13 11:48:50 2023 " "Processing started: Sat May 13 11:48:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683949730286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949730286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNT32 -c CNT32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNT32 -c CNT32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949730286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683949730543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT32-BHV " "Found design unit 1: CNT32-BHV" {  } { { "CNT32.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/CNT32.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740855 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNT32 " "Found entity 1: CNT32" {  } { { "CNT32.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/CNT32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsp_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSP_IN-BHV " "Found design unit 1: DSP_IN-BHV" {  } { { "DSP_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DSP_IN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740856 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSP_IN " "Found entity 1: DSP_IN" {  } { { "DSP_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DSP_IN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsp_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSP_OUT-BHV " "Found design unit 1: DSP_OUT-BHV" {  } { { "DSP_OUT.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740857 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSP_OUT " "Found entity 1: DSP_OUT" {  } { { "DSP_OUT.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_out1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsp_out1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSP_OUT1-BHV " "Found design unit 1: DSP_OUT1-BHV" {  } { { "DSP_OUT1.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740859 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSP_OUT1 " "Found entity 1: DSP_OUT1" {  } { { "DSP_OUT1.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_dev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_dev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQ_DEV-DEMO " "Found design unit 1: FREQ_DEV-DEMO" {  } { { "FREQ_DEV.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_DEV.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740860 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQ_DEV " "Found entity 1: FREQ_DEV" {  } { { "FREQ_DEV.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_DEV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_word.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_word.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQ_WORD-BHV " "Found design unit 1: FREQ_WORD-BHV" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740862 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQ_WORD " "Found entity 1: FREQ_WORD" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/fifo0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740863 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_out2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsp_out2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSP_OUT2-demo " "Found design unit 1: DSP_OUT2-demo" {  } { { "DSP_OUT2.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740864 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSP_OUT2 " "Found entity 1: DSP_OUT2" {  } { { "DSP_OUT2.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file da_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DA_IN-BHV " "Found design unit 1: DA_IN-BHV" {  } { { "DA_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DA_IN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740865 ""} { "Info" "ISGN_ENTITY_NAME" "1 DA_IN " "Found entity 1: DA_IN" {  } { { "DA_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DA_IN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo1-SYN " "Found design unit 1: fifo1-SYN" {  } { { "FIFO1.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FIFO1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740867 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO1 " "Found entity 1: FIFO1" {  } { { "FIFO1.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FIFO1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT10-demo " "Found design unit 1: CNT10-demo" {  } { { "CNT10.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/CNT10.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740868 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNT10 " "Found entity 1: CNT10" {  } { { "CNT10.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/CNT10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_direct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_direct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_direct-SYN " "Found design unit 1: fifo_direct-SYN" {  } { { "fifo_direct.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/fifo_direct.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740869 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_direct " "Found entity 1: fifo_direct" {  } { { "fifo_direct.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/fifo_direct.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_out3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dsp_out3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DSP_OUT3-demo " "Found design unit 1: DSP_OUT3-demo" {  } { { "DSP_OUT3.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740871 ""} { "Info" "ISGN_ENTITY_NAME" "1 DSP_OUT3 " "Found entity 1: DSP_OUT3" {  } { { "DSP_OUT3.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/DSP_OUT3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm32_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM32_IN-BHV " "Found design unit 1: STM32_IN-BHV" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740872 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM32_IN " "Found entity 1: STM32_IN" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm32_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM32_OUT-BHV " "Found design unit 1: STM32_OUT-BHV" {  } { { "STM32_OUT.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740873 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM32_OUT " "Found entity 1: STM32_OUT" {  } { { "STM32_OUT.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_out1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm32_out1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM32_OUT1-BHV " "Found design unit 1: STM32_OUT1-BHV" {  } { { "STM32_OUT1.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740874 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM32_OUT1 " "Found entity 1: STM32_OUT1" {  } { { "STM32_OUT1.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_out2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm32_out2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM32_OUT2-demo " "Found design unit 1: STM32_OUT2-demo" {  } { { "STM32_OUT2.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740876 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM32_OUT2 " "Found entity 1: STM32_OUT2" {  } { { "STM32_OUT2.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm32_out3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm32_out3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM32_OUT3-demo " "Found design unit 1: STM32_OUT3-demo" {  } { { "STM32_OUT3.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740877 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM32_OUT3 " "Found entity 1: STM32_OUT3" {  } { { "STM32_OUT3.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_OUT3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949740877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683949740926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ_DEV FREQ_DEV:inst9 " "Elaborating entity \"FREQ_DEV\" for hierarchy \"FREQ_DEV:inst9\"" {  } { { "TOP.bdf" "inst9" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { 688 96 328 800 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949740928 ""}
{ "Warning" "WSGN_SEARCH_FILE" "typll.vhd 2 1 " "Using design file typll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 typll-SYN " "Found design unit 1: typll-SYN" {  } { { "typll.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/typll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740937 ""} { "Info" "ISGN_ENTITY_NAME" "1 TYPLL " "Found entity 1: TYPLL" {  } { { "typll.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/typll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949740937 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683949740937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TYPLL TYPLL:inst3 " "Elaborating entity \"TYPLL\" for hierarchy \"TYPLL:inst3\"" {  } { { "TOP.bdf" "inst3" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { -56 128 368 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949740938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll TYPLL:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"TYPLL:inst3\|altpll:altpll_component\"" {  } { { "typll.vhd" "altpll_component" { Text "F:/competition/EE/demo/comp/STM32_FPGA/typll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949740968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TYPLL:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"TYPLL:inst3\|altpll:altpll_component\"" {  } { { "typll.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/typll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949740970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TYPLL:inst3\|altpll:altpll_component " "Instantiated megafunction \"TYPLL:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 293 " "Parameter \"clk1_divide_by\" = \"293\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=TYPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=TYPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949740970 ""}  } { { "typll.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/typll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683949740970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/typll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/typll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TYPLL_altpll " "Found entity 1: TYPLL_altpll" {  } { { "db/typll_altpll.v" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/typll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TYPLL_altpll TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated " "Elaborating entity \"TYPLL_altpll\" for hierarchy \"TYPLL:inst3\|altpll:altpll_component\|TYPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM32_IN STM32_IN:inst1 " "Elaborating entity \"STM32_IN\" for hierarchy \"STM32_IN:inst1\"" {  } { { "TOP.bdf" "inst1" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { 200 144 360 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741023 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DBOUT STM32_IN.vhd(14) " "VHDL Process Statement warning at STM32_IN.vhd(14): inferring latch(es) for signal or variable \"DBOUT\", which holds its previous value in one or more paths through the process" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683949741024 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[0\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[0\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[1\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[1\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[2\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[2\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[3\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[3\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[4\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[4\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[5\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[5\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[6\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[6\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[7\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[7\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[8\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[8\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[9\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[9\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[10\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[10\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[11\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[11\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[12\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[12\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[13\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[13\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[14\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[14\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBOUT\[15\] STM32_IN.vhd(14) " "Inferred latch for \"DBOUT\[15\]\" at STM32_IN.vhd(14)" {  } { { "STM32_IN.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741025 "|TOP|STM32_IN:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ_WORD FREQ_WORD:inst7 " "Elaborating entity \"FREQ_WORD\" for hierarchy \"FREQ_WORD:inst7\"" {  } { { "TOP.bdf" "inst7" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { 720 -176 32 832 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741026 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTH FREQ_WORD.vhd(15) " "VHDL Process Statement warning at FREQ_WORD.vhd(15): inferring latch(es) for signal or variable \"OUTH\", which holds its previous value in one or more paths through the process" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTL FREQ_WORD.vhd(15) " "VHDL Process Statement warning at FREQ_WORD.vhd(15): inferring latch(es) for signal or variable \"OUTL\", which holds its previous value in one or more paths through the process" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[0\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[0\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[1\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[1\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[2\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[2\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[3\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[3\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[4\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[4\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[5\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[5\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[6\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[6\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[7\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[7\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[8\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[8\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[9\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[9\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[10\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[10\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[11\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[11\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[12\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[12\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[13\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[13\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[14\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[14\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTL\[15\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTL\[15\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[0\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[0\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[1\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[1\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[2\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[2\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[3\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[3\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[4\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[4\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[5\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[5\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[6\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[6\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[7\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[7\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[8\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[8\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741028 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[9\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[9\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741029 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[10\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[10\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741029 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[11\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[11\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741029 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[12\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[12\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741029 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[13\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[13\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741029 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[14\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[14\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741029 "|TOP|FREQ_WORD:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTH\[15\] FREQ_WORD.vhd(15) " "Inferred latch for \"OUTH\[15\]\" at FREQ_WORD.vhd(15)" {  } { { "FREQ_WORD.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741029 "|TOP|FREQ_WORD:inst7"}
{ "Warning" "WSGN_SEARCH_FILE" "sinrom.vhd 2 1 " "Using design file sinrom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinrom-SYN " "Found design unit 1: sinrom-SYN" {  } { { "sinrom.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/sinrom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741036 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinrom " "Found entity 1: sinrom" {  } { { "sinrom.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/sinrom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683949741036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinrom sinrom:inst16 " "Elaborating entity \"sinrom\" for hierarchy \"sinrom:inst16\"" {  } { { "TOP.bdf" "inst16" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { 1120 528 744 1248 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sinrom:inst16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sinrom:inst16\|altsyncram:altsyncram_component\"" {  } { { "sinrom.vhd" "altsyncram_component" { Text "F:/competition/EE/demo/comp/STM32_FPGA/sinrom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sinrom:inst16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sinrom:inst16\|altsyncram:altsyncram_component\"" {  } { { "sinrom.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/sinrom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sinrom:inst16\|altsyncram:altsyncram_component " "Instantiated megafunction \"sinrom:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sin.mif " "Parameter \"init_file\" = \"../sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741068 ""}  } { { "sinrom.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/sinrom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683949741068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6t91 " "Found entity 1: altsyncram_6t91" {  } { { "db/altsyncram_6t91.tdf" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/altsyncram_6t91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6t91 sinrom:inst16\|altsyncram:altsyncram_component\|altsyncram_6t91:auto_generated " "Elaborating entity \"altsyncram_6t91\" for hierarchy \"sinrom:inst16\|altsyncram:altsyncram_component\|altsyncram_6t91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT10 CNT10:inst5 " "Elaborating entity \"CNT10\" for hierarchy \"CNT10:inst5\"" {  } { { "TOP.bdf" "inst5" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { 1120 312 480 1200 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM32_OUT STM32_OUT:inst19 " "Elaborating entity \"STM32_OUT\" for hierarchy \"STM32_OUT:inst19\"" {  } { { "TOP.bdf" "inst19" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { 392 512 744 536 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT32 CNT32:inst " "Elaborating entity \"CNT32\" for hierarchy \"CNT32:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { 424 200 424 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM32_OUT1 STM32_OUT1:inst20 " "Elaborating entity \"STM32_OUT1\" for hierarchy \"STM32_OUT1:inst20\"" {  } { { "TOP.bdf" "inst20" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { 664 824 1064 808 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tyfifo.vhd 2 1 " "Using design file tyfifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tyfifo-SYN " "Found design unit 1: tyfifo-SYN" {  } { { "tyfifo.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/tyfifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741138 ""} { "Info" "ISGN_ENTITY_NAME" "1 TYFIFO " "Found entity 1: TYFIFO" {  } { { "tyfifo.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/tyfifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683949741138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TYFIFO TYFIFO:inst4 " "Elaborating entity \"TYFIFO\" for hierarchy \"TYFIFO:inst4\"" {  } { { "TOP.bdf" "inst4" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { 632 528 704 824 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo TYFIFO:inst4\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\"" {  } { { "tyfifo.vhd" "dcfifo_component" { Text "F:/competition/EE/demo/comp/STM32_FPGA/tyfifo.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TYFIFO:inst4\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"TYFIFO:inst4\|dcfifo:dcfifo_component\"" {  } { { "tyfifo.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/tyfifo.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TYFIFO:inst4\|dcfifo:dcfifo_component " "Instantiated megafunction \"TYFIFO:inst4\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683949741383 ""}  } { { "tyfifo.vhd" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/tyfifo.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683949741383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_30f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_30f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_30f1 " "Found entity 1: dcfifo_30f1" {  } { { "db/dcfifo_30f1.tdf" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_30f1 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated " "Elaborating entity \"dcfifo_30f1\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_30f1.tdf" "rdptr_g1p" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_30f1.tdf" "wrptr_g1p" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ge41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ge41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ge41 " "Found entity 1: altsyncram_ge41" {  } { { "db/altsyncram_ge41.tdf" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/altsyncram_ge41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ge41 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|altsyncram_ge41:fifo_ram " "Elaborating entity \"altsyncram_ge41\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|altsyncram_ge41:fifo_ram\"" {  } { { "db/dcfifo_30f1.tdf" "fifo_ram" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_30f1.tdf" "rs_dgwp" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_30f1.tdf" "ws_dgrp" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683949741634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949741634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"TYFIFO:inst4\|dcfifo:dcfifo_component\|dcfifo_30f1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_30f1.tdf" "rdempty_eq_comp" { Text "F:/competition/EE/demo/comp/STM32_FPGA/db/dcfifo_30f1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM32_OUT2 STM32_OUT2:inst21 " "Elaborating entity \"STM32_OUT2\" for hierarchy \"STM32_OUT2:inst21\"" {  } { { "TOP.bdf" "inst21" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { 872 824 1072 1016 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 fifo0:inst12 " "Elaborating entity \"fifo0\" for hierarchy \"fifo0:inst12\"" {  } { { "TOP.bdf" "inst12" { Schematic "F:/competition/EE/demo/comp/STM32_FPGA/TOP.bdf" { { 880 528 704 1072 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949741650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683949742511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683949743048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683949743048 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "121 " "Ignored 121 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[11\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[11\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[27\] " "Ignored Virtual Pin assignment to \"DATA2\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[15\] " "Ignored Virtual Pin assignment to \"DATAOUT\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[1\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[1\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[30\] " "Ignored Virtual Pin assignment to \"DATA2\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[23\] " "Ignored Virtual Pin assignment to \"DATA2\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[2\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[2\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[6\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[6\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[14\] " "Ignored Virtual Pin assignment to \"DATA1\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal2 " "Ignored Virtual Pin assignment to \"Equal2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[10\] " "Ignored Virtual Pin assignment to \"DATA1\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[8\] " "Ignored Virtual Pin assignment to \"DATA1\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "WideNor0 " "Ignored Virtual Pin assignment to \"WideNor0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[17\] " "Ignored Virtual Pin assignment to \"DATA2\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[1\] " "Ignored Virtual Pin assignment to \"DATA2\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[19\] " "Ignored Virtual Pin assignment to \"DATA2\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[4\] " "Ignored Virtual Pin assignment to \"DATA1\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[31\] " "Ignored Virtual Pin assignment to \"DATA2\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT " "Ignored Virtual Pin assignment to \"DATAOUT\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[5\] " "Ignored Virtual Pin assignment to \"DATA2\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[7\] " "Ignored Virtual Pin assignment to \"DATA2\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[11\] " "Ignored Virtual Pin assignment to \"DATA2\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[26\] " "Ignored Virtual Pin assignment to \"DATA2\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[15\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[15\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[14\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[14\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[22\] " "Ignored Virtual Pin assignment to \"DATA2\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[7\] " "Ignored Virtual Pin assignment to \"DATAOUT\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector2 " "Ignored Virtual Pin assignment to \"Selector2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[16\] " "Ignored Virtual Pin assignment to \"DATA2\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal3 " "Ignored Virtual Pin assignment to \"Equal3\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[7\] " "Ignored Virtual Pin assignment to \"DATA1\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[2\] " "Ignored Virtual Pin assignment to \"DATA2\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal1 " "Ignored Virtual Pin assignment to \"Equal1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[3\] " "Ignored Virtual Pin assignment to \"DATA1\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[1\] " "Ignored Virtual Pin assignment to \"DATA1\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[6\] " "Ignored Virtual Pin assignment to \"DATA2\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[13\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[13\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[8\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[8\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[8\] " "Ignored Virtual Pin assignment to \"DATA2\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[12\] " "Ignored Virtual Pin assignment to \"DATA2\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector15 " "Ignored Virtual Pin assignment to \"Selector15\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[22\] " "Ignored Virtual Pin assignment to \"DATA1\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[24\] " "Ignored Virtual Pin assignment to \"DATA1\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[5\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[5\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[3\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[3\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector9 " "Ignored Virtual Pin assignment to \"Selector9\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[28\] " "Ignored Virtual Pin assignment to \"DATA1\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector6 " "Ignored Virtual Pin assignment to \"Selector6\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector11 " "Ignored Virtual Pin assignment to \"Selector11\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[6\] " "Ignored Virtual Pin assignment to \"DATA1\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector4 " "Ignored Virtual Pin assignment to \"Selector4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[21\] " "Ignored Virtual Pin assignment to \"DATA2\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector0 " "Ignored Virtual Pin assignment to \"Selector0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[2\] " "Ignored Virtual Pin assignment to \"DATA1\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[0\] " "Ignored Virtual Pin assignment to \"DATA1\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[0\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[0\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector13 " "Ignored Virtual Pin assignment to \"Selector13\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[9\] " "Ignored Virtual Pin assignment to \"DATA2\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[8\] " "Ignored Virtual Pin assignment to \"DATAOUT\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector14 " "Ignored Virtual Pin assignment to \"Selector14\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[6\] " "Ignored Virtual Pin assignment to \"DATAOUT\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[11\] " "Ignored Virtual Pin assignment to \"DATAOUT\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[10\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[10\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[1\] " "Ignored Virtual Pin assignment to \"DATAOUT\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[19\] " "Ignored Virtual Pin assignment to \"DATA1\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[17\] " "Ignored Virtual Pin assignment to \"DATA1\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[23\] " "Ignored Virtual Pin assignment to \"DATA1\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[25\] " "Ignored Virtual Pin assignment to \"DATA1\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[29\] " "Ignored Virtual Pin assignment to \"DATA2\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[13\] " "Ignored Virtual Pin assignment to \"DATA1\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector10 " "Ignored Virtual Pin assignment to \"Selector10\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[29\] " "Ignored Virtual Pin assignment to \"DATA1\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector12 " "Ignored Virtual Pin assignment to \"Selector12\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Equal0 " "Ignored Virtual Pin assignment to \"Equal0\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[20\] " "Ignored Virtual Pin assignment to \"DATA2\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector7 " "Ignored Virtual Pin assignment to \"Selector7\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1 " "Ignored Virtual Pin assignment to \"DATA1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[7\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[7\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[10\] " "Ignored Virtual Pin assignment to \"DATA2\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector16 " "Ignored Virtual Pin assignment to \"Selector16\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[12\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[12\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[14\] " "Ignored Virtual Pin assignment to \"DATAOUT\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[10\] " "Ignored Virtual Pin assignment to \"DATAOUT\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[9\] " "Ignored Virtual Pin assignment to \"DATAOUT\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[13\] " "Ignored Virtual Pin assignment to \"DATAOUT\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[25\] " "Ignored Virtual Pin assignment to \"DATA2\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[18\] " "Ignored Virtual Pin assignment to \"DATA1\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[16\] " "Ignored Virtual Pin assignment to \"DATA1\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[4\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[4\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[26\] " "Ignored Virtual Pin assignment to \"DATA1\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector8 " "Ignored Virtual Pin assignment to \"Selector8\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[15\] " "Ignored Virtual Pin assignment to \"DATA2\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[12\] " "Ignored Virtual Pin assignment to \"DATA1\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector3 " "Ignored Virtual Pin assignment to \"Selector3\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[30\] " "Ignored Virtual Pin assignment to \"DATA1\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2 " "Ignored Virtual Pin assignment to \"DATA2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[14\] " "Ignored Virtual Pin assignment to \"DATA2\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[3\] " "Ignored Virtual Pin assignment to \"DATA2\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[13\] " "Ignored Virtual Pin assignment to \"DATA2\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[0\]_171 " "Ignored Virtual Pin assignment to \"DATAOUT\[0\]_171\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[28\] " "Ignored Virtual Pin assignment to \"DATA2\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[5\] " "Ignored Virtual Pin assignment to \"DATAOUT\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[2\] " "Ignored Virtual Pin assignment to \"DATAOUT\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[9\]\$latch " "Ignored Virtual Pin assignment to \"DATAOUT\[9\]\$latch\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[3\] " "Ignored Virtual Pin assignment to \"DATAOUT\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[24\] " "Ignored Virtual Pin assignment to \"DATA2\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[15\] " "Ignored Virtual Pin assignment to \"DATA1\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[27\] " "Ignored Virtual Pin assignment to \"DATA1\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[4\] " "Ignored Virtual Pin assignment to \"DATAOUT\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Selector5 " "Ignored Virtual Pin assignment to \"Selector5\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[21\] " "Ignored Virtual Pin assignment to \"DATA1\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[11\] " "Ignored Virtual Pin assignment to \"DATA1\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[9\] " "Ignored Virtual Pin assignment to \"DATA1\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[31\] " "Ignored Virtual Pin assignment to \"DATA1\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[18\] " "Ignored Virtual Pin assignment to \"DATA2\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[0\] " "Ignored Virtual Pin assignment to \"DATA2\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[5\] " "Ignored Virtual Pin assignment to \"DATA1\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA1\[20\] " "Ignored Virtual Pin assignment to \"DATA1\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[0\] " "Ignored Virtual Pin assignment to \"DATAOUT\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATA2\[4\] " "Ignored Virtual Pin assignment to \"DATA2\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "DATAOUT\[12\] " "Ignored Virtual Pin assignment to \"DATAOUT\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1683949743092 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1683949743092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "671 " "Implemented 671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683949743139 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683949743139 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683949743139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "554 " "Implemented 554 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683949743139 ""} { "Info" "ICUT_CUT_TM_RAMS" "38 " "Implemented 38 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683949743139 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683949743139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683949743139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683949743158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 13 11:49:03 2023 " "Processing ended: Sat May 13 11:49:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683949743158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683949743158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683949743158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949743158 ""}
