{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "PSK_Mod": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/PSK_Mod.v:3.1-88.10"
      },
      "parameter_default_values": {
        "BYTES": "00000000000000000000000000000001",
        "WIDTH": "00000000000000000000000000001100"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_enable": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "data_tdata": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "data_tvalid": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "data_tready": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "data_tlast": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "data_tuser": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "carrier_I": {
          "direction": "input",
          "signed": 1,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ]
        },
        "carrier_Q": {
          "direction": "input",
          "signed": 1,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ]
        },
        "DELAY_CNT": {
          "direction": "input",
          "bits": [ 41, 42, 43, 44 ]
        },
        "out_I": {
          "direction": "output",
          "signed": 1,
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ]
        },
        "out_Q": {
          "direction": "output",
          "signed": 1,
          "bits": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "out_vld": {
          "direction": "output",
          "bits": [ 69 ]
        },
        "out_last": {
          "direction": "output",
          "bits": [ 70 ]
        },
        "out_is_bpsk": {
          "direction": "output",
          "bits": [ 71 ]
        },
        "out_bits": {
          "direction": "output",
          "bits": [ 72, 73 ]
        },
        "out_clk_1M024": {
          "direction": "output",
          "bits": [ 74 ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/PSK_Mod.v:53$8": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:53.20-53.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75, 76, 77, 74 ],
            "B": [ "1" ],
            "Y": [ 78, 79, 80, 81 ]
          }
        },
        "$add${workspace}/verilog/PSK_Mod.v:56$9": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:56.17-56.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75, 76, 77, 74 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 82, 83, 84, 85 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$102": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 86 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$109": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 87 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$114": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 88 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$119": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 89 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$126": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 90 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$133": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 91 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$140": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 92 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$75": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 93 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$80": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 94 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$85": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 95 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$90": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 96 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$95": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 97 ]
          }
        },
        "$auto$proc_dff.cc:242:proc_dff$106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 98 ],
            "S": [ 4 ],
            "Y": [ 99 ]
          }
        },
        "$auto$proc_dff.cc:242:proc_dff$123": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100, 101, 102, 103, 104, 105, 106, 107 ],
            "B": [ 108, 109, 110, 111, 112, 113, 114, 115 ],
            "S": [ 4 ],
            "Y": [ 116, 117, 118, 119, 120, 121, 122, 123 ]
          }
        },
        "$auto$proc_dff.cc:242:proc_dff$130": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124 ],
            "B": [ 125 ],
            "S": [ 4 ],
            "Y": [ 126 ]
          }
        },
        "$auto$proc_dff.cc:242:proc_dff$137": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127 ],
            "B": [ 128 ],
            "S": [ 4 ],
            "Y": [ 129 ]
          }
        },
        "$auto$proc_dff.cc:242:proc_dff$144": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 130 ],
            "B": [ 131 ],
            "S": [ 4 ],
            "Y": [ 132 ]
          }
        },
        "$auto$proc_dff.cc:242:proc_dff$99": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 133 ],
            "S": [ 4 ],
            "Y": [ 134 ]
          }
        },
        "$eq${workspace}/verilog/PSK_Mod.v:56$10": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:56.17-56.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 82, 83, 84, 85 ],
            "B": [ 41, 42, 43, 44 ],
            "Y": [ 135 ]
          }
        },
        "$eq${workspace}/verilog/PSK_Mod.v:57$11": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:57.22-57.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75, 76, 77, 74 ],
            "B": [ 41, 42, 43, 44 ],
            "Y": [ 136 ]
          }
        },
        "$logic_not${workspace}/verilog/PSK_Mod.v:44$7": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:44.13-44.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 137 ]
          }
        },
        "$neg${workspace}/verilog/PSK_Mod.v:70$12": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:70.34-70.41"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149 ],
            "Y": [ 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ]
          }
        },
        "$neg${workspace}/verilog/PSK_Mod.v:72$14": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:72.34-72.41"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ],
            "Y": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185 ]
          }
        },
        "$procdff$101": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 134 ],
            "Q": [ 70 ]
          }
        },
        "$procdff$108": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 99 ],
            "Q": [ 71 ]
          }
        },
        "$procdff$113": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 2 ],
            "D": [ 186, 187 ],
            "Q": [ 72, 73 ]
          }
        },
        "$procdff$118": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 2 ],
            "D": [ 188, 189, 190, 191 ],
            "Q": [ 75, 76, 77, 74 ]
          }
        },
        "$procdff$125": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 116, 117, 118, 119, 120, 121, 122, 123 ],
            "Q": [ 100, 101, 102, 103, 104, 105, 106, 107 ]
          }
        },
        "$procdff$132": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 126 ],
            "Q": [ 124 ]
          }
        },
        "$procdff$139": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 129 ],
            "Q": [ 127 ]
          }
        },
        "$procdff$146": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 132 ],
            "Q": [ 130 ]
          }
        },
        "$procdff$79": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 2 ],
            "D": [ 192 ],
            "Q": [ 14 ]
          }
        },
        "$procdff$84": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 2 ],
            "D": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204 ],
            "Q": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ]
          }
        },
        "$procdff$89": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 2 ],
            "D": [ 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216 ],
            "Q": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
          }
        },
        "$procdff$94": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 2 ],
            "D": [ 217 ],
            "Q": [ 69 ]
          }
        },
        "$procmux$17": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PSK_Mod.v:57.22-57.38|{workspace}/verilog/PSK_Mod.v:57.18-65.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 130 ],
            "B": [ 16 ],
            "S": [ 136 ],
            "Y": [ 218 ]
          }
        },
        "$procmux$20": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PSK_Mod.v:56.17-56.40|{workspace}/verilog/PSK_Mod.v:56.13-65.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 218 ],
            "B": [ 130 ],
            "S": [ 135 ],
            "Y": [ 219 ]
          }
        },
        "$procmux$22": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 130 ],
            "B": [ 219 ],
            "S": [ 3 ],
            "Y": [ 131 ]
          }
        },
        "$procmux$25": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PSK_Mod.v:57.22-57.38|{workspace}/verilog/PSK_Mod.v:57.18-65.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127 ],
            "B": [ 15 ],
            "S": [ 136 ],
            "Y": [ 220 ]
          }
        },
        "$procmux$28": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PSK_Mod.v:56.17-56.40|{workspace}/verilog/PSK_Mod.v:56.13-65.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 220 ],
            "B": [ 127 ],
            "S": [ 135 ],
            "Y": [ 221 ]
          }
        },
        "$procmux$30": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127 ],
            "B": [ 221 ],
            "S": [ 3 ],
            "Y": [ 128 ]
          }
        },
        "$procmux$33": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PSK_Mod.v:57.22-57.38|{workspace}/verilog/PSK_Mod.v:57.18-65.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124 ],
            "B": [ 13 ],
            "S": [ 136 ],
            "Y": [ 222 ]
          }
        },
        "$procmux$36": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PSK_Mod.v:56.17-56.40|{workspace}/verilog/PSK_Mod.v:56.13-65.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 222 ],
            "B": [ 124 ],
            "S": [ 135 ],
            "Y": [ 223 ]
          }
        },
        "$procmux$38": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124 ],
            "B": [ 223 ],
            "S": [ 3 ],
            "Y": [ 125 ]
          }
        },
        "$procmux$41": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PSK_Mod.v:57.22-57.38|{workspace}/verilog/PSK_Mod.v:57.18-65.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100, 101, 102, 103, 104, 105, 106, 107 ],
            "B": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
            "S": [ 136 ],
            "Y": [ 224, 225, 226, 227, 228, 229, 230, 231 ]
          }
        },
        "$procmux$44": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PSK_Mod.v:56.17-56.40|{workspace}/verilog/PSK_Mod.v:56.13-65.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 224, 225, 226, 227, 228, 229, 230, 231 ],
            "B": [ 100, 101, 102, 103, 104, 105, 106, 107 ],
            "S": [ 135 ],
            "Y": [ 232, 233, 234, 235, 236, 237, 238, 239 ]
          }
        },
        "$procmux$46": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100, 101, 102, 103, 104, 105, 106, 107 ],
            "B": [ 232, 233, 234, 235, 236, 237, 238, 239 ],
            "S": [ 3 ],
            "Y": [ 108, 109, 110, 111, 112, 113, 114, 115 ]
          }
        },
        "$procmux$48": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75, 76, 77, 74 ],
            "B": [ 78, 79, 80, 81 ],
            "S": [ 3 ],
            "Y": [ 188, 189, 190, 191 ]
          }
        },
        "$procmux$50": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 72, 73 ],
            "B": [ 100, 101 ],
            "S": [ 3 ],
            "Y": [ 186, 187 ]
          }
        },
        "$procmux$52": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71 ],
            "B": [ 130 ],
            "S": [ 3 ],
            "Y": [ 98 ]
          }
        },
        "$procmux$54": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70 ],
            "B": [ 127 ],
            "S": [ 3 ],
            "Y": [ 133 ]
          }
        },
        "$procmux$56": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 124 ],
            "S": [ 3 ],
            "Y": [ 217 ]
          }
        },
        "$procmux$59": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PSK_Mod.v:68.17-68.24|{workspace}/verilog/PSK_Mod.v:68.13-76.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ],
            "S": [ 124 ],
            "Y": [ 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ]
          }
        },
        "$procmux$61": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
            "B": [ 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ],
            "S": [ 3 ],
            "Y": [ 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216 ]
          }
        },
        "$procmux$64": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PSK_Mod.v:68.17-68.24|{workspace}/verilog/PSK_Mod.v:68.13-76.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275 ],
            "S": [ 124 ],
            "Y": [ 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287 ]
          }
        },
        "$procmux$66": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
            "B": [ 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287 ],
            "S": [ 3 ],
            "Y": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204 ]
          }
        },
        "$procmux$71": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/PSK_Mod.v:56.17-56.40|{workspace}/verilog/PSK_Mod.v:56.13-65.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 135 ],
            "Y": [ 288 ]
          }
        },
        "$procmux$73": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:51.22-51.32|{workspace}/verilog/PSK_Mod.v:51.18-83.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 288 ],
            "S": [ 3 ],
            "Y": [ 192 ]
          }
        },
        "$ternary${workspace}/verilog/PSK_Mod.v:35$1": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:35.37-35.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 101 ],
            "S": [ 130 ],
            "Y": [ 289 ]
          }
        },
        "$ternary${workspace}/verilog/PSK_Mod.v:40$3": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:40.38-40.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
            "B": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "S": [ 290 ],
            "Y": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149 ]
          }
        },
        "$ternary${workspace}/verilog/PSK_Mod.v:41$5": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:41.38-41.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "B": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
            "S": [ 291 ],
            "Y": [ 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ]
          }
        },
        "$ternary${workspace}/verilog/PSK_Mod.v:70$13": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:70.26-70.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149 ],
            "B": [ 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
            "S": [ 289 ],
            "Y": [ 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275 ]
          }
        },
        "$ternary${workspace}/verilog/PSK_Mod.v:72$15": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:72.26-72.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ],
            "B": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185 ],
            "S": [ 101 ],
            "Y": [ 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ]
          }
        },
        "$xor${workspace}/verilog/PSK_Mod.v:40$2": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:40.39-40.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ 289 ],
            "Y": [ 290 ]
          }
        },
        "$xor${workspace}/verilog/PSK_Mod.v:41$4": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:41.39-41.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ 289 ],
            "Y": [ 291 ]
          }
        }
      },
      "netnames": {
        "$0\\cnt[3:0]": {
          "hide_name": 1,
          "bits": [ 188, 189, 190, 191 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$0\\data_buf[7:0]": {
          "hide_name": 1,
          "bits": [ 108, 109, 110, 111, 112, 113, 114, 115 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$0\\data_tready[0:0]": {
          "hide_name": 1,
          "bits": [ 192 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$0\\is_bpsk_buf[0:0]": {
          "hide_name": 1,
          "bits": [ 131 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$0\\last_buf[0:0]": {
          "hide_name": 1,
          "bits": [ 128 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$0\\out_I[11:0]": {
          "hide_name": 1,
          "bits": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$0\\out_Q[11:0]": {
          "hide_name": 1,
          "bits": [ 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$0\\out_bits[1:0]": {
          "hide_name": 1,
          "bits": [ 186, 187 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$0\\out_is_bpsk[0:0]": {
          "hide_name": 1,
          "bits": [ 98 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$0\\out_last[0:0]": {
          "hide_name": 1,
          "bits": [ 133 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$0\\out_vld[0:0]": {
          "hide_name": 1,
          "bits": [ 217 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$0\\vld_buf[0:0]": {
          "hide_name": 1,
          "bits": [ 125 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:43.5-84.8"
          }
        },
        "$add${workspace}/verilog/PSK_Mod.v:53$8_Y": {
          "hide_name": 1,
          "bits": [ 78, 79, 80, 81 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:53.20-53.30"
          }
        },
        "$add${workspace}/verilog/PSK_Mod.v:56$9_Y": {
          "hide_name": 1,
          "bits": [ 82, 83, 84, 85 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:56.17-56.27"
          }
        },
        "$auto$rtlil.cc:2739:Not$103": {
          "hide_name": 1,
          "bits": [ 86 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$110": {
          "hide_name": 1,
          "bits": [ 87 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$115": {
          "hide_name": 1,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$120": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$127": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$134": {
          "hide_name": 1,
          "bits": [ 91 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$141": {
          "hide_name": 1,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$76": {
          "hide_name": 1,
          "bits": [ 93 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$81": {
          "hide_name": 1,
          "bits": [ 94 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$86": {
          "hide_name": 1,
          "bits": [ 95 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$91": {
          "hide_name": 1,
          "bits": [ 96 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$96": {
          "hide_name": 1,
          "bits": [ 97 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$105": {
          "hide_name": 1,
          "bits": [ 86 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$112": {
          "hide_name": 1,
          "bits": [ 87 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$117": {
          "hide_name": 1,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$122": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$129": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$136": {
          "hide_name": 1,
          "bits": [ 91 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$143": {
          "hide_name": 1,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$78": {
          "hide_name": 1,
          "bits": [ 93 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$83": {
          "hide_name": 1,
          "bits": [ 94 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$88": {
          "hide_name": 1,
          "bits": [ 95 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$93": {
          "hide_name": 1,
          "bits": [ 96 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$98": {
          "hide_name": 1,
          "bits": [ 97 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2874:Mux$100": {
          "hide_name": 1,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2874:Mux$107": {
          "hide_name": 1,
          "bits": [ 99 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2874:Mux$124": {
          "hide_name": 1,
          "bits": [ 116, 117, 118, 119, 120, 121, 122, 123 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2874:Mux$131": {
          "hide_name": 1,
          "bits": [ 126 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2874:Mux$138": {
          "hide_name": 1,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2874:Mux$145": {
          "hide_name": 1,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "$eq${workspace}/verilog/PSK_Mod.v:56$10_Y": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:56.17-56.40"
          }
        },
        "$eq${workspace}/verilog/PSK_Mod.v:57$11_Y": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:57.22-57.38"
          }
        },
        "$logic_not${workspace}/verilog/PSK_Mod.v:44$7_Y": {
          "hide_name": 1,
          "bits": [ 137 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:44.13-44.19"
          }
        },
        "$neg${workspace}/verilog/PSK_Mod.v:70$12_Y": {
          "hide_name": 1,
          "bits": [ 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:70.34-70.41"
          }
        },
        "$neg${workspace}/verilog/PSK_Mod.v:72$14_Y": {
          "hide_name": 1,
          "bits": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:72.34-72.41"
          }
        },
        "$procmux$17_Y": {
          "hide_name": 1,
          "bits": [ 218 ],
          "attributes": {
          }
        },
        "$procmux$18_CMP": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "$procmux$20_Y": {
          "hide_name": 1,
          "bits": [ 219 ],
          "attributes": {
          }
        },
        "$procmux$21_CMP": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "$procmux$22_Y": {
          "hide_name": 1,
          "bits": [ 131 ],
          "attributes": {
          }
        },
        "$procmux$23_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$25_Y": {
          "hide_name": 1,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "$procmux$26_CMP": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "$procmux$28_Y": {
          "hide_name": 1,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "$procmux$29_CMP": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "$procmux$30_Y": {
          "hide_name": 1,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "$procmux$31_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$33_Y": {
          "hide_name": 1,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "$procmux$34_CMP": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "$procmux$36_Y": {
          "hide_name": 1,
          "bits": [ 223 ],
          "attributes": {
          }
        },
        "$procmux$37_CMP": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "$procmux$38_Y": {
          "hide_name": 1,
          "bits": [ 125 ],
          "attributes": {
          }
        },
        "$procmux$39_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$41_Y": {
          "hide_name": 1,
          "bits": [ 224, 225, 226, 227, 228, 229, 230, 231 ],
          "attributes": {
          }
        },
        "$procmux$42_CMP": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "$procmux$44_Y": {
          "hide_name": 1,
          "bits": [ 232, 233, 234, 235, 236, 237, 238, 239 ],
          "attributes": {
          }
        },
        "$procmux$45_CMP": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "$procmux$46_Y": {
          "hide_name": 1,
          "bits": [ 108, 109, 110, 111, 112, 113, 114, 115 ],
          "attributes": {
          }
        },
        "$procmux$47_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$48_Y": {
          "hide_name": 1,
          "bits": [ 188, 189, 190, 191 ],
          "attributes": {
          }
        },
        "$procmux$49_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$50_Y": {
          "hide_name": 1,
          "bits": [ 186, 187 ],
          "attributes": {
          }
        },
        "$procmux$51_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$52_Y": {
          "hide_name": 1,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "$procmux$53_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$54_Y": {
          "hide_name": 1,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "$procmux$55_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$56_Y": {
          "hide_name": 1,
          "bits": [ 217 ],
          "attributes": {
          }
        },
        "$procmux$57_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$59_Y": {
          "hide_name": 1,
          "bits": [ 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ],
          "attributes": {
          }
        },
        "$procmux$60_CMP": {
          "hide_name": 1,
          "bits": [ 124 ],
          "attributes": {
          }
        },
        "$procmux$61_Y": {
          "hide_name": 1,
          "bits": [ 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216 ],
          "attributes": {
          }
        },
        "$procmux$62_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$64_Y": {
          "hide_name": 1,
          "bits": [ 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287 ],
          "attributes": {
          }
        },
        "$procmux$65_CMP": {
          "hide_name": 1,
          "bits": [ 124 ],
          "attributes": {
          }
        },
        "$procmux$66_Y": {
          "hide_name": 1,
          "bits": [ 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204 ],
          "attributes": {
          }
        },
        "$procmux$67_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$71_Y": {
          "hide_name": 1,
          "bits": [ 288 ],
          "attributes": {
          }
        },
        "$procmux$72_CMP": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "$procmux$73_Y": {
          "hide_name": 1,
          "bits": [ 192 ],
          "attributes": {
          }
        },
        "$procmux$74_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$ternary${workspace}/verilog/PSK_Mod.v:35$1_Y": {
          "hide_name": 1,
          "bits": [ 289 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:35.37-35.76"
          }
        },
        "$ternary${workspace}/verilog/PSK_Mod.v:40$3_Y": {
          "hide_name": 1,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:40.38-40.77"
          }
        },
        "$ternary${workspace}/verilog/PSK_Mod.v:41$5_Y": {
          "hide_name": 1,
          "bits": [ 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:41.38-41.77"
          }
        },
        "$ternary${workspace}/verilog/PSK_Mod.v:70$13_Y": {
          "hide_name": 1,
          "bits": [ 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:70.26-70.50"
          }
        },
        "$ternary${workspace}/verilog/PSK_Mod.v:72$15_Y": {
          "hide_name": 1,
          "bits": [ 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:72.26-72.50"
          }
        },
        "$xor${workspace}/verilog/PSK_Mod.v:40$2_Y": {
          "hide_name": 1,
          "bits": [ 290 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:40.39-40.52"
          }
        },
        "$xor${workspace}/verilog/PSK_Mod.v:41$4_Y": {
          "hide_name": 1,
          "bits": [ 291 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:41.39-41.52"
          }
        },
        "DELAY_CNT": {
          "hide_name": 0,
          "bits": [ 41, 42, 43, 44 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:17.37-17.46"
          }
        },
        "base_I": {
          "hide_name": 0,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:40.29-40.35"
          }
        },
        "base_Q": {
          "hide_name": 0,
          "bits": [ 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:41.29-41.35"
          }
        },
        "bit_0": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:35.29-35.34"
          }
        },
        "bit_1": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:33.29-33.34"
          }
        },
        "carrier_I": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:15.37-15.46"
          }
        },
        "carrier_Q": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:16.37-16.46"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:7.37-7.40"
          }
        },
        "clk_enable": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:8.37-8.47"
          }
        },
        "cnt": {
          "hide_name": 0,
          "bits": [ 75, 76, 77, 74 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:28.20-28.23"
          }
        },
        "data_buf": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:29.20-29.28"
          }
        },
        "data_tdata": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:10.37-10.47"
          }
        },
        "data_tlast": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:13.37-13.47"
          }
        },
        "data_tready": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:12.37-12.48"
          }
        },
        "data_tuser": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:14.37-14.47"
          }
        },
        "data_tvalid": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:11.37-11.48"
          }
        },
        "is_bpsk_buf": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:30.28-30.39"
          }
        },
        "last_buf": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:30.18-30.26"
          }
        },
        "out_I": {
          "hide_name": 0,
          "bits": [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:18.37-18.42"
          }
        },
        "out_Q": {
          "hide_name": 0,
          "bits": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:19.37-19.42"
          }
        },
        "out_bits": {
          "hide_name": 0,
          "bits": [ 72, 73 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:23.37-23.45"
          }
        },
        "out_clk_1M024": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:24.37-24.50"
          }
        },
        "out_is_bpsk": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:22.37-22.48"
          }
        },
        "out_last": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:21.37-21.45"
          }
        },
        "out_vld": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:20.37-20.44"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:9.37-9.42"
          }
        },
        "vld_buf": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Mod.v:30.9-30.16"
          }
        }
      }
    }
  }
}
