INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/data/tools/Xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling diagonalSum.cpp_pre.cpp.tb.cpp
   Compiling apatb_sum.cpp
   Compiling main.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
before :
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
after :
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 
sum1: 240
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sum_top glbl -prj sum.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile /data/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sum 
Multi-threading is on. Using 34 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/AESL_automem_mat_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_mat_8'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/makeZero.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'makeZero'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/AESL_automem_mat_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_mat_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/AESL_automem_mat_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_mat_2'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/sum.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_sum_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/AESL_automem_mat_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_mat_7'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/AESL_automem_mat_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_mat_3'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/AESL_automem_mat_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_mat_5'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/AESL_automem_mat_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_mat_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/AESL_automem_mat_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_mat_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sum'
INFO: [VRFC 10-163] Analyzing VHDL file "/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/AESL_automem_mat_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_mat_0'
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.makeZero [makezero_default]
Compiling architecture behav of entity xil_defaultlib.sum [sum_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_mat_0 [aesl_automem_mat_0_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_mat_1 [aesl_automem_mat_1_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_mat_2 [aesl_automem_mat_2_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_mat_3 [aesl_automem_mat_3_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_mat_4 [aesl_automem_mat_4_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_mat_5 [aesl_automem_mat_5_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_mat_6 [aesl_automem_mat_6_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_mat_7 [aesl_automem_mat_7_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_mat_8 [aesl_automem_mat_8_default]
Compiling architecture behav of entity xil_defaultlib.apatb_sum_top
Built simulation snapshot sum

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/xsim.dir/sum/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/xsim.dir/sum/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Sep 19 07:12:47 2020. For additional details about this file, please refer to the WebTalk help file at /data/tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 19 07:12:47 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sum/xsim_script.tcl
# xsim {sum} -autoloadwcfg -tclbatch {sum.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source sum.tcl
## run all
Note: simulation done!
Time: 154290 ps  Iteration: 1  Process: /apatb_sum_top/generate_sim_done_proc  File: /data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/sum.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 154290 ps  Iteration: 1  Process: /apatb_sum_top/generate_sim_done_proc  File: /data/kbhalera/varun_JetFinder/diagonalSum/solution1/sim/vhdl/sum.autotb.vhd
$finish called at time : 154290 ps
## quit
INFO: [Common 17-206] Exiting xsim at Sat Sep 19 07:13:03 2020...
before :
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
1 2 3 4 5 6 7 8 9 
sum1: 240
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
