#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Jan 30 21:59:05 2017
# Process ID: 12256
# Log file: C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_6/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_6/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 1 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_6/pa.fromHdl.tcl}
# create_project -name module_6 -dir "C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_6/planAhead_run_1" -part xc3s1000ft256-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Switches_LEDs.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_6/Switches_LEDs.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {eight_bit_counter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Switches_LEDs $srcset
# add_files [list {Switches_LEDs.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1000ft256-5
Using Verific elaboration
Parsing VHDL file "D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_6/eight_bit_counter.vhd" into library work
INFO: [Designutils 20-910] Reading macro library D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/Package.xml
Loading io standards from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/SSORules.xml
Loading list of drcs for the architecture : D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_6/Switches_LEDs.ucf]
Finished Parsing UCF File [C:/Users/Andrew/Documents/ISE Projects/Hamsterworks_FPGA_course/module_6/Switches_LEDs.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: beff9c7f
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 578.684 ; gain = 129.406
update_compile_order -fileset sim_1
startgroup
set_property package_pin P11 [get_ports {LEDs[7]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {LEDs[6]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {LEDs[5]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {LEDs[4]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {LEDs[3]}]
endgroup
startgroup
set_property package_pin L12 [get_ports {LEDs[2]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {LEDs[1]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {LEDs[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports clk]
endgroup
startgroup
set_property package_pin F12 [get_ports switches]
endgroup
save_constraints
