
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk1/clk1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'memory1/ram1'
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk1/clk1/inst'
Finished Parsing XDC File [c:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk1/clk1/inst'
Parsing XDC File [c:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk1/clk1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.313 ; gain = 503.941
Finished Parsing XDC File [c:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk1/clk1/inst'
Parsing XDC File [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1092.313 ; gain = 834.129
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net image1/xb1_reg[9]_0[1] has multiple drivers: image1/xb1_reg[1]/Q, and image1/xb1_reg[1]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net image1/xb1_reg[9]_0[2] has multiple drivers: image1/xb1_reg[2]/Q, and image1/xb1_reg[2]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net image1/xb1_reg[9]_0[3] has multiple drivers: image1/xb1_reg[3]__0/Q, and image1/xb1_reg[3]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net image1/xb1_reg[9]_0[4] has multiple drivers: image1/xb1_reg[4]/Q, and image1/xb1_reg[4]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net image1/xb1_reg[9]_0[5] has multiple drivers: image1/xb1_reg[5]/Q, and image1/xb1_reg[5]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net image1/xb1_reg[9]_0[6] has multiple drivers: image1/xb1_reg[6]/Q, and image1/xb1_reg[6]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net image1/xb1_reg[9]_0[7] has multiple drivers: image1/xb1_reg[7]__0/Q, and image1/xb1_reg[7]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net image1/xb1_reg[9]_0[8] has multiple drivers: image1/xb1_reg[8]/Q, and image1/xb1_reg[8]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net image1/xb1_reg[9]_0[9] has multiple drivers: image1/xb1_reg[9]/Q, and image1/xb1_reg[9]__0/Q.
INFO: [Project 1-461] DRC finished with 9 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.990 . Memory (MB): peak = 1092.313 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 10 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed May 30 14:54:24 2018...
