# [Year - 2005](#2005)
[M Wei] "[A near-memory processor for vector, streaming and bit manipulation workloads](http://www.ideals.illinois.edu/handle/2142/11011)"<br/>
[TS Hall] "[Large-scale field-programmable analog arrays for analog signal processing](https://ieeexplore.ieee.org/abstract/document/1528675/)"<br/>
[J Park] "[Proactive self-healing system based on multi-agent technologies](https://ieeexplore.ieee.org/abstract/document/1563171/)"<br/>
[K Tei] "[Using mobile agent for location-specific data retrieval in manet](https://link.springer.com/chapter/10.1007/0-387-32015-6_15)"<br/>
# [Year - 2006](#2006)
[Z Hu] "[Optimization of dense matrix multiplication on IBM Cyclops-64: Challenges and experiences](https://link.springer.com/chapter/10.1007/11823285_14)"<br/>
# [Year - 2007](#2007)
[S Lyster] "[Artifacts Near Conditioning Data in MPS Gibbs Sampling](https://pdfs.semanticscholar.org/1ab7/42668d19c00be5228e9075031b782545c3c1.pdf)"<br/>
[S Paul] "[Memory based computation using embedded cache for processor yield and reliability improvement](https://ieeexplore.ieee.org/abstract/document/4601922/)"<br/>
[N AbouGhazaleh] "[Near-memory caching for improved energy consumption](https://ieeexplore.ieee.org/abstract/document/4336294/)"<br/>
# [Year - 2008](#2008)
[J Li ] "[A Memory Based Model for Knowledge Organization and Sharing in Knowledge Grid](https://link.springer.com/chapter/10.1007/978-0-387-76312-5_57)"<br/>
[G Tan] "[Experience on optimizing irregular computation for memory hierarchy in manycore architecture](https://dl.acm.org/doi/pdf/10.1145/1345206.1345255)"<br/>
[L Nachman] "[Imote2: Serious computation at the edge](https://ieeexplore.ieee.org/abstract/document/4600093/)"<br/>
[M Itoh] "[Memristor oscillators](https://www.worldscientific.com/doi/abs/10.1142/S0218127408022354)"<br/>
[DB Strukov] "[The missing memristor found](https://www.nature.com/articles/nature06932)"<br/>
[E Hanada] "[The safety of medical equipment near data communication devices that use RFID with magnetic coupling in the 13.56 MHz band](https://www.researchgate.net/profile/Albert_Guvenis/publication/235424427_An_Internet-based_System_for_Monitoring_Satisfaction_Rates_of_Patients_and_Relatives_with_Health_Services/links/00b7d5324a1d82a41b000000/An-Internet-based-System-for-Monitoring-Satisfaction-Rates-of-Patients-and-Relatives-with-Health-Services.pdf#page=36)"<br/>
[J Schemmel] "[Wafer-scale integration of analog neural networks](https://ieeexplore.ieee.org/abstract/document/4633828/)"<br/>
# [Year - 2009](#2009)
[N Gergel] "[A flexible solution-processed memristor](https://ieeexplore.ieee.org/abstract/document/5061634/)"<br/>
[CF Tsai] "[Gf-dbscan; a new efficient and effective data clustering technique for large databases](https://www.researchgate.net/profile/Cheng-Fa_Tsai/publication/228414431_GF-DBSCAN_A_new_efficient_and_effective_data_clustering_technique_for_large_databases/links/56dfbe7e08aee77a15fd0691/GF-DBSCAN-A-new-efficient-and-effective-data-clustering-technique-for-large-databases.pdf)"<br/>
[J Yoo] "[Multiprocessor system-on-chip designs with active memory processors for higher memory efficiency](https://ieeexplore.ieee.org/abstract/document/5227056/)"<br/>
[C Wei] "[Operating systems support for process dynamic integrity measurement](https://ieeexplore.ieee.org/abstract/document/5382352/)"<br/>
[Z Biolek] "[SPICE Model of Memristor with Nonlinear Dopant Drift.](https://www.academia.edu/download/45715655/09_02_210_214.pdf)"<br/>
[X Wang] "[Spintronic memristor through spin-torque-induced magnetization motion](https://ieeexplore.ieee.org/abstract/document/4781542/)"<br/>
[YN Joglekar] "[The elusive memristor: properties of basic electrical circuits](https://iopscience.iop.org/article/10.1088/0143-0807/30/4/001/meta)"<br/>
# [Year - 2010](#2010)
[M Laiho] "[Arithmetic operations within memristor-based analog memory](https://ieeexplore.ieee.org/abstract/document/5430319/)"<br/>
[RC Wong ] "[Direct SRAM operation margin computation with random skews of device characteristics](https://link.springer.com/chapter/10.1007/978-1-4419-6606-3_5)"<br/>
[F Law] "[Identifying volatile data from multiple memory dumps in live forensics](https://link.springer.com/chapter/10.1007/978-3-642-15506-2_13)"<br/>
[B Muthuswamy ] "[Implementing memristor based chaotic circuits](https://www.worldscientific.com/doi/abs/10.1142/S0218127410026514)"<br/>
[S Shin] "[Memristor applications for programmable analog ICs](https://ieeexplore.ieee.org/abstract/document/5373864/)"<br/>
[Z Fan] "[Mobility-assisted Hierarchy for Efficient Data Collection in Wireless Sensor Networks.](https://www.researchgate.net/profile/Yuanzhu_Chen/publication/220520345_Mobility-assisted_Hierarchy_for_Efficient_Data_Collection_in_Wireless_Sensor_Networks/links/55eae4ce08ae21d099c5159d/Mobility-assisted-Hierarchy-for-Efficient-Data-Collection-in-Wireless-Sensor-Networks.pdf)"<br/>
[YV Pershin] "[Practical approach to programmable analog circuits with memristors](https://ieeexplore.ieee.org/abstract/document/5405039/)"<br/>
[X Guo] "[Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing](https://dl.acm.org/doi/abs/10.1145/1816038.1816012)"<br/>
[Y Zhang] "[Separatrices in high-dimensional state space: System-theoretical tangent computation and application to SRAM dynamic stability analysis](https://dl.acm.org/doi/abs/10.1145/1837274.1837414)"<br/>
[M Wang] "[The adaptive characteristics of memory: A perspective from the life-span development of associative memory illusion](https://link.springer.com/article/10.1007/s11434-010-3133-4)"<br/>
[EU Kumar ] "[User-mode memory scanning on 32-bit & 64-bit windows](https://link.springer.com/article/10.1007/s11416-008-0091-3)"<br/>
# [Year - 2011](#2011)
[CR Schlottmann] "[A highly dense, low power, programmable analog vector-matrix multiplier: The FPAA implementation](https://ieeexplore.ieee.org/abstract/document/6032715/)"<br/>
[C Yakopcic] "[A memristor device model](https://ieeexplore.ieee.org/abstract/document/6012511/)"<br/>
[Q Guo] "[A resistive TCAM accelerator for data-intensive computing](https://ieeexplore.ieee.org/abstract/document/7851484/)"<br/>
[A Sampson] "[EnerJ: Approximate data types for safe and general low-power computation](https://dl.acm.org/doi/abs/10.1145/1993316.1993518)"<br/>
[L Chen] "[Enhancement of Resistive Switching Characteristics in -Based RRAM With Embedded Ruthenium Nanocrystals](https://ieeexplore.ieee.org/abstract/document/5762588/)"<br/>
[A Patil] "[First-in not referenced first-out page replacement algorithm](https://dl.acm.org/doi/abs/10.1145/1980022.1980116)"<br/>
[JT Pawlowski ] "[Hybrid memory cube (HMC)](https://ieeexplore.ieee.org/abstract/document/7477494/)"<br/>
[KAZ Ariffin] "[Investigating the PROCESS block for memory analysis](https://www.researchgate.net/profile/Ahmad_Kamil_Mahmood/publication/262329943_Investigating_the_PROCESS_block_for_memory_analysis/links/54e2af350cf2edaea093739a.pdf)"<br/>
[A Lyle] "[Magnetic tunnel junction logic architecture for realization of simultaneous computation and communication](https://ieeexplore.ieee.org/abstract/document/6028204/)"<br/>
[H Kim] "[Memristor bridge synapses](https://ieeexplore.ieee.org/abstract/document/6074916/)"<br/>
[F Merrikh] "[Memristor crossbar-based hardware implementation of the IDS method](https://ieeexplore.ieee.org/abstract/document/5893932/)"<br/>
[F Corinto] "[Nonlinear dynamics of memristor oscillators](https://ieeexplore.ieee.org/abstract/document/5704223/)"<br/>
[AC Torrezan] "[Sub-nanosecond switching of a tantalum oxide memristor](https://iopscience.iop.org/article/10.1088/0957-4484/22/48/485203/meta)"<br/>
[AAA Gutub ] "[Subthreshold sram designs for cryptography security computations](https://link.springer.com/chapter/10.1007/978-3-642-22170-5_9)"<br/>
# [Year - 2012](#2012)
[M Shoaib] "[A compressed-domain processor for seizure detection to simultaneously reduce computation and communication energy](https://ieeexplore.ieee.org/abstract/document/6330601/)"<br/>
[Y Kim] "[A digital neuromorphic VLSI architecture with memristor crossbar synaptic array for machine learning](https://ieeexplore.ieee.org/abstract/document/6398336/)"<br/>
[CR Schlottmann] "[A digitally enhanced dynamically reconfigurable analog platform for low-power signal processing](https://ieeexplore.ieee.org/abstract/document/6208832/)"<br/>
[A Chanthbouala] "[A ferroelectric memristor](https://www.nature.com/articles/nmat3415)"<br/>
[P Ji] "[A study on exponential smoothing model for load forecasting](https://ieeexplore.ieee.org/abstract/document/6307555/)"<br/>
[Y Wu] "[AlOx-based resistive switching device with gradual resistance modulation for neuromorphic device application](https://ieeexplore.ieee.org/abstract/document/6213663/)"<br/>
[L Gao] "[Analog-input analog-weight dot-product operation with Ag/a-Si/Pt memristive devices](https://ieeexplore.ieee.org/abstract/document/7332082/)"<br/>
[E Linn] "[Beyond von Neumann—logic operations in passive crossbar arrays alongside memory operations](https://iopscience.iop.org/article/10.1088/0957-4484/23/30/305205/meta)"<br/>
[A Shokrollahi ] "[Crossbar switch decoder for vector signaling codes](https://infoscience.epfl.ch/record/223483)"<br/>
[NA Ali] "[Data management for the internet of things: Green directions](https://ieeexplore.ieee.org/abstract/document/6477602/)"<br/>
[KL Pey] "[Dielectric breakdown—Recovery in logic and resistive switching in memory—Bridging the gap between the two phenomena](https://ieeexplore.ieee.org/abstract/document/6467690/)"<br/>
[J Cheng] "[Fast algorithms for maximal clique enumeration with limited memory](https://dl.acm.org/doi/abs/10.1145/2339530.2339724)"<br/>
[A Joubert] "[Hardware spiking neurons design: Analog or digital?](https://ieeexplore.ieee.org/abstract/document/6252600/)"<br/>
[S Mondal] "[Improved Resistance Switching Characteristics in Ti-Dopedfor Resistive Nonvolatile Memory Devices](https://ieeexplore.ieee.org/abstract/document/6203359/)"<br/>
[M Laiho] "[Memristive analog arithmetic within cellular arrays](https://ieeexplore.ieee.org/abstract/document/6271855/)"<br/>
[M Hu] "[Memristor crossbar based hardware realization of BSB recall function](https://ieeexplore.ieee.org/abstract/document/6252563/)"<br/>
[H Kim] "[Memristor emulator for memristor circuit applications](https://ieeexplore.ieee.org/abstract/document/6183495/)"<br/>
[TW Lee] "[Memristor resistance modulation for analog applications](https://ieeexplore.ieee.org/abstract/document/6269919/)"<br/>
[N Srinivasa] "[Neuromorphic adaptive plastic scalable electronics: analog learning systems](https://ieeexplore.ieee.org/abstract/document/6153093/)"<br/>
[H Baek] "[Resistive switching memory properties of layer-by-layer assembled enzyme multilayers](https://iopscience.iop.org/article/10.1088/0957-4484/23/15/155604/meta)"<br/>
[BK Kaang] "[Synaptic protein degradation in memory reorganization](https://link.springer.com/chapter/10.1007/978-3-7091-0932-8_10)"<br/>
[S Kvatinsky] "[TEAM: Threshold adaptive memristor model](https://ieeexplore.ieee.org/abstract/document/6353604/)"<br/>
[G Zumbusch ] "[Tuning a finite difference computation for parallel vector processors](https://ieeexplore.ieee.org/abstract/document/6341495/)"<br/>
# [Year - 2013](#2013)
[H Zhao] "[A multidimensional OLAP engine implementation in key-value database systems](https://link.springer.com/chapter/10.1007/978-3-319-10596-3_12)"<br/>
[J Van Den Hurk] "[Ag/GeSx/Pt-based complementary resistive switches for hybrid CMOS/Nanoelectronic logic and memory architectures](https://www.nature.com/articles/srep02856)"<br/>
[M Abu] "[Data management for the internet of things: Design primitives and solution](https://www.mdpi.com/1424-8220/13/11/15582)"<br/>
[B Liu] "[Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine](https://ieeexplore.ieee.org/abstract/document/6560600/)"<br/>
[L Gao] "[Digital-to-analog and analog-to-digital conversion with metal oxide memristors for ultra-low power computing](https://ieeexplore.ieee.org/abstract/document/6623031/)"<br/>
[Y Guo] "[Energy and network aware workload management for sustainable data centers with thermal storage](https://ieeexplore.ieee.org/abstract/document/6654159/)"<br/>
[C Yakopcic] "[Energy efficient perceptron pattern recognition using segmented memristor crossbar arrays](https://ieeexplore.ieee.org/abstract/document/6707073/)"<br/>
[R Stanley Williams ] "[How we found the missing memristor](https://www.worldscientific.com/doi/abs/10.1142/9789814434805_0038)"<br/>
[F Fusco] "[Indexing million of packets per second using GPUs](https://dl.acm.org/doi/abs/10.1145/2504730.2504756)"<br/>
[K Shahzad] "[Investigating energy consumption of an sram-based fpga for duty-cycle applications](https://www.diva-portal.org/smash/record.jsf?pid=diva2:689606)"<br/>
[A Ascoli] "[Memristor model comparison](https://ieeexplore.ieee.org/abstract/document/6518259/)"<br/>
[H Mahmoodi] "[Resistive computation: A critique](https://ieeexplore.ieee.org/abstract/document/6574859/)"<br/>
[V Seshadri] "[RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization](https://dl.acm.org/doi/abs/10.1145/2540708.2540725)"<br/>
[P Taveras ] "[SCADA live forensics: real time data acquisition process to detect, prevent or evaluate critical situations](http://www.academia.edu/download/33901904/1457-4460-1-PB.pdf)"<br/>
[S Ambrogio] "[Spike-timing dependent plasticity in a transistor-selected resistive switching memory](https://iopscience.iop.org/article/10.1088/0957-4484/24/38/384012/meta)"<br/>
[W Zhao] "[Synchronous non-volatile logic gate design based on resistive switching memories](https://ieeexplore.ieee.org/abstract/document/6585773/)"<br/>
[SP Adhikari] "[Three fingerprints of memristor](https://ieeexplore.ieee.org/abstract/document/6549211/)"<br/>
[M Sharad] "[Ultra low power associative computing with spin neurons and resistive crossbar memory](https://dl.acm.org/doi/abs/10.1145/2463209.2488866)"<br/>
[BY Cho] "[Xsd: Accelerating mapreduce by harnessing the gpu inside an ssd](https://www.cs.utah.edu/wondp/XSD_final.pdf)"<br/>
# [Year - 2014](#2014)
[A Gundu] "[A case for near data security](http://www.cs.utah.edu/~rajeev/pubs/wondp14.pdf)"<br/>
[E Azarkhish] "[A logic-base interconnect for supporting near memory computation in the hybrid memory cube](https://www.cs.utah.edu/wondp/erfan.pdf)"<br/>
[M Kang] "[An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM](https://ieeexplore.ieee.org/abstract/document/6855225/)"<br/>
[SK Duan] "[Analog memristive memory with applications in audio signal processing](https://link.springer.com/content/pdf/10.1007/s11432-013-4864-z.pdf)"<br/>
[B Falsafi] "[Big Data](https://www.computer.org/csdl/mags/mi/2014/04/mmi2014040004.pdf)"<br/>
[ER Altman ] "[Big Data and democratization](https://www.researchgate.net/profile/Erik_Altman/publication/264561735_Big_Data_and_Democratization_Editorial/links/55acd12d08aea9946727c63a/Big-Data-and-Democratization-Editorial.pdf)"<br/>
[SH Pugsley] "[Comparing implementations of near-data computing with in-memory mapreduce workloads](https://ieeexplore.ieee.org/abstract/document/6824681/)"<br/>
[S Paul] "[Computing with Memory for Energy-Efficient Robust Systems](https://link.springer.com/content/pdf/10.1007/978-1-4614-7798-3.pdf)"<br/>
[A Farmahini] "[DRAMA: An architecture for accelerated processing near memory](https://ieeexplore.ieee.org/abstract/document/6846276/)"<br/>
[E Doller] "[DataCenter 2020: Near-memory acceleration for data-oriented applications](https://ieeexplore.ieee.org/abstract/document/6858357/)"<br/>
[B Li] "[ICE: inline calibration for memristor crossbar-based computing engine](https://ieeexplore.ieee.org/abstract/document/6800398/)"<br/>
[L Chua ] "[If it's pinched it'sa memristor](https://iopscience.iop.org/article/10.1088/0268-1242/29/10/104001/meta)"<br/>
[S Paul] "[Key features of memory-based computing](https://link.springer.com/chapter/10.1007/978-1-4614-7798-3_4)"<br/>
[S Kvatinsky] "[MAGIC—Memristor-aided logic](https://ieeexplore.ieee.org/abstract/document/6895258/)"<br/>
[F Corradi] "[Mapping arbitrary mathematical functions and dynamical systems to neuromorphic VLSI circuits for spike-based neural computation](https://ieeexplore.ieee.org/abstract/document/6865117/)"<br/>
[G Kim] "[Memory Network: Enabling Technology for Scalable Near-Data Computing](https://www.cs.utah.edu/wondp/kim.pdf)"<br/>
[JA Starzyk ] "[Memristor crossbar architecture for synchronous neural networks](https://ieeexplore.ieee.org/abstract/document/6779676/)"<br/>
[TM Taha] "[Memristor crossbar based multicore neuromorphic processors](https://ieeexplore.ieee.org/abstract/document/6948959/)"<br/>
[R Balasubramonian] "[Near-data processing: Insights from a MICRO-46 workshop](https://ieeexplore.ieee.org/abstract/document/6871738/)"<br/>
[BV Benjamin] "[Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations](https://ieeexplore.ieee.org/abstract/document/6805187/)"<br/>
[SN Truong] "[Neuromorphic crossbar circuit with nanoscale filamentary-switching binary memristors for speech recognition](https://link.springer.com/article/10.1186/1556-276X-9-629)"<br/>
[SN Mirebrahimi] "[Programmable discrete-time type I and type II FIR filter design on the memristor crossbar structure](https://link.springer.com/article/10.1007/s10470-014-0275-3)"<br/>
[TH Huang] "[Resistive Memory for Harsh Electronics: Immunity to Surface Effect and High Corrosion Resistance via Surface Modification](https://www.nature.com/articles/srep04402)"<br/>
[L Yavits] "[Resistive associative processor](https://ieeexplore.ieee.org/abstract/document/6966736/)"<br/>
[F Clermidy] "[Resistive memories: Which applications?](https://ieeexplore.ieee.org/abstract/document/6800483/)"<br/>
[S Mondal] "[Resistive switching behavior in Lu2O3 thin film for advanced flexible memory applications](https://link.springer.com/article/10.1186/1556-276X-9-3)"<br/>
[ON Gorshkov] "[Resistive switching in metal-insulator-metal structures based on germanium oxide and stabilized zirconia](https://link.springer.com/article/10.1134/S1063785014020084)"<br/>
[DHK Hoe] "[Towards secure analog designs: A secure sense amplifier using memristors](https://ieeexplore.ieee.org/abstract/document/6903416/)"<br/>
[V Nandakumar ] "[Transparent in-memory cache for Hadoop-MapReduce](https://tspace.library.utoronto.ca/handle/1807/68071)"<br/>
[MH ur Rehman] "[UniMiner: Towards a unified framework for data mining](https://ieeexplore.ieee.org/abstract/document/7077317/)"<br/>
# [Year - 2015](#2015)
[R Berdan] "[A  -Controller-Based System for Interfacing Selectorless RRAM Crossbar Arrays](https://ieeexplore.ieee.org/abstract/document/7113814/)"<br/>
[K Vimal] "[A memory management scheme for enhancing performance of applications on Android](https://ieeexplore.ieee.org/abstract/document/7488407/)"<br/>
[AK Koliopoulos] "[A parallel distributed weka framework for big data mining using spark](https://ieeexplore.ieee.org/abstract/document/7207196/)"<br/>
[G Liu] "[A reconfigurable analog substrate for highly efficient maximum flow computation](https://dl.acm.org/doi/abs/10.1145/2744769.2744781)"<br/>
[Y Kim] "[A reconfigurable digital neuromorphic processor with memristive synaptic crossbar for cognitive computing](https://dl.acm.org/doi/abs/10.1145/2700234)"<br/>
[C Liu] "[A spiking neuromorphic design with resistive crossbar](https://ieeexplore.ieee.org/abstract/document/7167197/)"<br/>
[M Kang] "[An energy-efficient memory-based high-throughput VLSI architecture for convolutional networks](https://ieeexplore.ieee.org/abstract/document/7178127/)"<br/>
[L Xu] "[Analog memristor based neuromorphic crossbar circuit for image recognition](https://ieeexplore.ieee.org/abstract/document/7388161/)"<br/>
[JH Lee] "[BSSync: Processing near memory for machine learning workloads with bounded staleness consistency models](https://ieeexplore.ieee.org/abstract/document/7429309/)"<br/>
[SL Xi] "[Beyond the wall: Near-data processing for databases](https://dl.acm.org/doi/abs/10.1145/2771937.2771945)"<br/>
[YF Wang] "[Characterization and Modeling of Nonfilamentary Ta/TaOx/TiO2/Ti Analog Synaptic Device](https://www.nature.com/articles/srep10150)"<br/>
[J Zhang] "[CoDEN: A Hardware/Software CoDesign Emulation Platform for SSD-Accelerated Near Data Processing](http://acs.ict.ac.cn/asbd2015/papers/ASBD_2015_submission_6.pdf)"<br/>
[R Saini] "[Data Duplication and Near Data Duplication Methods: A Review](http://search.proquest.com/openview/d6452615950e81d11334e6eea7f6fcfc/1?pq-origsite=gscholar&cbl=1606379)"<br/>
[KS Hickmann] "[Data assimilation in the ADAPT photospheric flux transport model](https://link.springer.com/article/10.1007/s11207-015-0666-3)"<br/>
[B Akin] "[Data reorganization in memory using 3D-stacked DRAM](https://dl.acm.org/doi/abs/10.1145/2872887.2750397)"<br/>
[C Shelor] "[Dataflow based Near Data Processing using Coarse Grain Reconfigurable Logic](http://www.cs.utah.edu/~rajeev/shelor15.pdf)"<br/>
[SB Eryilmaz] "[Device and system level design considerations for analog-non-volatile-memory based neuromorphic architectures](https://ieeexplore.ieee.org/abstract/document/7409622/)"<br/>
[S Distefano] "[Device-centric sensing: an alternative to data-centric approaches](https://ieeexplore.ieee.org/abstract/document/7270260/)"<br/>
[B Chen] "[Efficient in-memory computing architecture based on crossbar arrays](https://ieeexplore.ieee.org/abstract/document/7409720/)"<br/>
[IS Choi] "[Energy efficient scale-in clusters with in-storage processing for big-data analytics](https://dl.acm.org/doi/abs/10.1145/2818950.2818983)"<br/>
[M Kang] "[Energy-efficient and high throughput sparse distributed memory architecture](https://ieeexplore.ieee.org/abstract/document/7169194/)"<br/>
[HJ Tsai] "[Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI](https://ieeexplore.ieee.org/abstract/document/7167284/)"<br/>
[R Nair ] "[Evolution of memory architecture](https://ieeexplore.ieee.org/abstract/document/7151782/)"<br/>
[B Li] "[Exploring the precision limitation for RRAM-based analog approximate computing](https://ieeexplore.ieee.org/abstract/document/7289394/)"<br/>
[SH Pugsley] "[Fixed-function hardware sorting accelerators for near data mapreduce execution](https://ieeexplore.ieee.org/abstract/document/7357143/)"<br/>
[B Akin] "[Hamlet architecture for parallel data reorganization in memory](https://ieeexplore.ieee.org/abstract/document/7325181/)"<br/>
[D Fan] "[Hierarchical temporal memory based on spin-neurons and resistive memory for energy-efficient brain-inspired computing](https://ieeexplore.ieee.org/abstract/document/7202858/)"<br/>
[E Azarkhish] "[High performance AXI-4.0 based interconnect for extensible smart memory cubes](https://ieeexplore.ieee.org/abstract/document/7092596/)"<br/>
[S Gao] "[Implementation of complete Boolean logic functions in single complementary resistive switch](https://www.nature.com/articles/srep15467)"<br/>
[A Siemon] "[In-memory adder functionality in 1S1R arrays](https://ieeexplore.ieee.org/abstract/document/7168889/)"<br/>
[S Lloyd] "[In-memory data rearrangement for irregular, data-intensive computing](https://ieeexplore.ieee.org/abstract/document/7185306/)"<br/>
[Y Cassuto] "[In-memory hamming similarity computation in resistive arrays](https://ieeexplore.ieee.org/abstract/document/7282569/)"<br/>
[OO Babarinsa] "[JAFAR: Near-data processing for databases](https://dl.acm.org/doi/abs/10.1145/2723372.2764942)"<br/>
[S Hamdioui] "[Memristor based computation-in-memory architecture for data-intensive applications](https://ieeexplore.ieee.org/abstract/document/7092668/)"<br/>
[B Li] "[Merging the interface: Power, area and accuracy co-optimization for rram crossbar-based mixed-signal computing system](https://dl.acm.org/doi/abs/10.1145/2744769.2744870)"<br/>
[A Farmahini] "[NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules](https://ieeexplore.ieee.org/abstract/document/7056040/)"<br/>
[CC Del Mundo] "[Ncam: Near-data processing for nearest neighbor search](https://dl.acm.org/doi/abs/10.1145/2818950.2818984)"<br/>
[SM Hassan] "[Near data processing: Impact and optimization of 3D memory system architecture on the uncore](https://dl.acm.org/doi/abs/10.1145/2818950.2818952)"<br/>
[M Gokhale] "[Near memory data structure rearrangement](https://dl.acm.org/doi/abs/10.1145/2818950.2818986)"<br/>
[H Li] "[Nonvolatile Logic and In Situ Data Transfer Demonstrated in Crossbar Resistive RAM Array](https://ieeexplore.ieee.org/abstract/document/7274656/)"<br/>
[S Balatti] "[Normally-off logic based on resistive switches—Part I: Logic gates](https://ieeexplore.ieee.org/abstract/document/7102724/)"<br/>
[SH Pugsley ] "[Opportunities for near data computing in MapReduce workloads](https://www.cs.utah.edu/~rajeev/pubs/seth-thesis.pdf)"<br/>
[M Gao] "[Practical near-data processing for in-memory analytics frameworks](https://ieeexplore.ieee.org/abstract/document/7429299/)"<br/>
[Q Xie] "[Priority algorithm for near-data scheduling: Throughput and heavy-traffic optimality](https://ieeexplore.ieee.org/abstract/document/7218468/)"<br/>
[Y Wang] "[ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing](https://dl.acm.org/doi/abs/10.1145/2744769.2744896)"<br/>
[P Chi] "[Processing-in-memory in ReRAM-based main memory](https://seal.ece.ucsb.edu/sites/default/files/publications/prime_tr_main_2.pdf)"<br/>
[B Li] "[RRAM-based analog approximate computing](https://ieeexplore.ieee.org/abstract/document/7123597/)"<br/>
[V Karakostas] "[Redundant memory mappings for fast access to large memories](https://dl.acm.org/doi/abs/10.1145/2872887.2749471)"<br/>
[Q Guo] "[Resistive ternary content addressable memory systems for data-intensive computing](https://ieeexplore.ieee.org/abstract/document/7274248/)"<br/>
[N Mirzadeh] "[Sort vs. hash join revisited for near-memory execution](https://infoscience.epfl.ch/record/209111)"<br/>
[MH ur Rehman] "[The concept of pattern based data sharing in big data environments](https://www.researchgate.net/profile/Muhammad_Habib_Ur_Rehman/publication/281441988_The_Concept_of_Pattern_based_Data_Sharing_in_Big_Data_Environments/links/55e72afd08ae3e1218420578.pdf)"<br/>
[H Kim] "[Understanding energy aspects of processing-near-memory for HPC workloads](https://dl.acm.org/doi/abs/10.1145/2818950.2818985)"<br/>
[MA Bender] "[k-Means Clustering on Two-Level Memory Systems](https://dl.acm.org/doi/abs/10.1145/2818950.2818977)"<br/>
[A Barresi] "[{CAIN}: Silently Breaking {ASLR} in the Cloud](https://www.usenix.org/conference/woot15/workshop-program/presentation/barresi)"<br/>
# [Year - 2016](#2016)
[GC Adam] "[3-D memristor crossbars for analog and neuromorphic computing applications](https://ieeexplore.ieee.org/abstract/document/7763751/)"<br/>
[S Jeloka] "[A 28 nm configurable memory (TCAM/BCAM/SRAM) using push-rule 6T bit cell enabling logic-in-memory](https://ieeexplore.ieee.org/abstract/document/7400984/)"<br/>
[M Kang] "[A 481pJ/decision 3.4 M decision/s multifunctional deep in-memory inference processor using standard 6T SRAM array](https://arxiv.org/abs/1610.07501)"<br/>
[E Azarkhish] "[A case for near memory computation inside the smart memory cube](https://kluedo.ub.uni-kl.de/frontdoor/index/index/docId/4324)"<br/>
[J Zhang] "[A machine-learning classifier implemented in a standard 6T SRAM array](https://ieeexplore.ieee.org/abstract/document/7573556/)"<br/>
[C Liu] "[A memristor crossbar based computing engine optimized for high speed and accuracy](https://ieeexplore.ieee.org/abstract/document/7560182/)"<br/>
[SY Lin] "[A reconfigurable near-data systolic array accelerator for the three-dimensional DRAM systems](https://ieeexplore.ieee.org/abstract/document/7800353/)"<br/>
[B Hong] "[Accelerating linked-list traversal through near-data processing](https://dl.acm.org/doi/abs/10.1145/2967938.2967958)"<br/>
[FM Bayat] "[Advancing memristive analog neuromorphic networks: increasing complexity, and coping with imperfect hardware components](https://arxiv.org/abs/1611.04465)"<br/>
[M Soeken] "[An MIG-based compiler for programmable logic-in-memory architectures](https://ieeexplore.ieee.org/abstract/document/7544359/)"<br/>
[E Vermij] "[An architecture for near-data processing systems](https://dl.acm.org/doi/abs/10.1145/2903150.2903478)"<br/>
[L Ni] "[An energy-efficient matrix multiplication accelerator by distributed in-memory computing on binary RRAM crossbar](https://ieeexplore.ieee.org/abstract/document/7428024/)"<br/>
[G Yahalom] "[Analog-digital partitioning and coupling in 3D-IC for RF applications](https://ieeexplore.ieee.org/abstract/document/7970011/)"<br/>
[G Voskuilen] "[Analyzing allocation behavior for multi-level memory](https://dl.acm.org/doi/abs/10.1145/2989081.2989116)"<br/>
[VT Lee] "[Application-driven near-data processing for similarity search](https://arxiv.org/abs/1606.03742)"<br/>
[B Gu] "[Biscuit: A framework for near-data processing of big data workloads](https://dl.acm.org/doi/abs/10.1145/3007787.3001154)"<br/>
[S Hamdioui] "[CIM100x: Computation in-memory architecture based on resistive devices](https://ieeexplore.ieee.org/abstract/document/7827975/)"<br/>
[H Asghari] "[Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems](https://ieeexplore.ieee.org/abstract/document/7783753/)"<br/>
[P Siegl] "[Data-centric computing frontiers: A survey on processing-in-memory](https://dl.acm.org/doi/abs/10.1145/2989081.2989087)"<br/>
[D Bhattacharjee… ] "[Delay-optimal technology mapping for in-memory computing using ReRAM devices](https://ieeexplore.ieee.org/abstract/document/7827696/)"<br/>
[E Azarkhish] "[Design and evaluation of a processing-in-memory architecture for the smart memory cube](https://link.springer.com/chapter/10.1007/978-3-319-30695-7_2)"<br/>
[L Cheng] "[Efficient data redistribution to speedup big data analytics in large systems](https://ieeexplore.ieee.org/abstract/document/7839673/)"<br/>
[VA Lapshinsky ] "[Emerging architectures for processor-in-memory chips: taxonomy and implementation](https://cyberleninka.ru/article/n/16987771)"<br/>
[N Guo] "[Energy-efficient hybrid analog/digital approximate computation in continuous time](https://ieeexplore.ieee.org/abstract/document/7463004/)"<br/>
[Y Huang] "[Evaluation of an analog accelerator for linear algebra](https://dl.acm.org/doi/abs/10.1145/3007787.3001197)"<br/>
[M Prezioso ] "[Experimental analog implementation of Neural Networks on integrated metal-oxide memristive crossbar arrays](https://ieeexplore.ieee.org/abstract/document/7751402/)"<br/>
[SF Yitbarek] "[Exploring specialized near-memory processing for data intensive operations](https://ieeexplore.ieee.org/abstract/document/7459537/)"<br/>
[JD Leidel] "[Exploring tag-bit memory operations in hybrid memory cubes](https://dl.acm.org/doi/abs/10.1145/2989081.2989105)"<br/>
[S Shirinzadeh] "[Fast logic synthesis for RRAM-based in-memory computing using majority-inverter graphs](https://ieeexplore.ieee.org/abstract/document/7459444/)"<br/>
[ZR Wang] "[Functionally complete Boolean logic in 1T1R resistive random access memory](https://ieeexplore.ieee.org/abstract/document/7801115/)"<br/>
[Z Yu] "[HPDBF: A forensics method for hidden process based on memory analysis](https://ieeexplore.ieee.org/abstract/document/8070249/)"<br/>
[M Gao] "[HRL: Efficient and flexible reconfigurable logic for near-data processing](https://ieeexplore.ieee.org/abstract/document/7446059/)"<br/>
[T Dysart] "[Highly scalable near memory processing with migrating threads on the Emu system architecture](https://ieeexplore.ieee.org/abstract/document/7833297/)"<br/>
[H Nili] "[Highly-Secure Physically Unclonable Cryptographic Primitives Using Nonlinear Conductance and Analog State Tuning in Memristive Crossbar Arrays](https://arxiv.org/abs/1611.07946)"<br/>
[A Shafiee] "[ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars](https://dl.acm.org/doi/abs/10.1145/3007787.3001139)"<br/>
[W Choi] "[Improved perturbation vector generation method for accurate sram yield estimation](https://ieeexplore.ieee.org/abstract/document/7745960/)"<br/>
[A Boroumand] "[LazyPIM: An efficient cache coherence mechanism for processing-in-memory](https://ieeexplore.ieee.org/abstract/document/7485993/)"<br/>
[E Azarkhish] "[Logic-base interconnect design for near memory computing in the smart memory cube](https://ieeexplore.ieee.org/abstract/document/7487049/)"<br/>
[HH Li] "[Looking ahead for resistive memory technology: A broad perspective on reram technology for future storage and computing](https://ieeexplore.ieee.org/abstract/document/7790937/)"<br/>
[M Ceccarello] "[Mapreduce and streaming algorithms for diversity maximization in metric spaces of bounded doubling dimension](https://arxiv.org/abs/1605.05590)"<br/>
[RB Hur] "[Memory processing unit for in-memory processing](https://ieeexplore.ieee.org/abstract/document/7568648/)"<br/>
[RB Hur] "[Memristive memory processing unit (MPU) controller for in-memory processing](https://ieeexplore.ieee.org/abstract/document/7806045/)"<br/>
[C Yakopcic] "[Memristor crossbar deep network implementation based on a convolutional neural network](https://ieeexplore.ieee.org/abstract/document/7727302/)"<br/>
[VT Lee] "[NCAM: near-data processing for nearest neighbor search](https://www.researchgate.net/profile/Mark_Oskin/publication/304135124_NCAM_Near-Data_Processing_for_Nearest_Neighbor_Search/links/57679c0a08ae1658e2f725cf/NCAM-Near-Data-Processing-for-Nearest-Neighbor-Search.pdf)"<br/>
[A Yazdanbakhsh] "[Nax: Near-data approximate computing](https://pdfs.semanticscholar.org/493c/be400d695b6bfc2b6bdefc715956e6bb2d1b.pdf)"<br/>
[Y Li] "[Near Data Computation for Message-Passing Chip-Multiprocessors](https://ieeexplore.ieee.org/abstract/document/7828444/)"<br/>
[T Vinçon] "[Near data processing within column-oriented dbmss for high performance analysis](https://dl.gi.de/bitstream/handle/20.500.12116/958/235.pdf?sequence=1)"<br/>
[H Asghari] "[Near-DRAM acceleration with single-ISA heterogeneous processing in standard memory modules](https://ieeexplore.ieee.org/abstract/document/7419158/)"<br/>
[R Balasubramonian] "[Near-data processing](https://www.computer.org/csdl/mags/mi/2016/01/mmi2016010004.pdf)"<br/>
[H Choe] "[Near-data processing for differentiable machine learning models](https://arxiv.org/abs/1610.02273)"<br/>
[H Choe] "[Near-data processing for machine learning](https://openreview.net/forum?id=H1_EDpogx)"<br/>
[B Falsafi] "[Near-memory data services](https://ieeexplore.ieee.org/abstract/document/7419157/)"<br/>
[J Hasler ] "[Opportunities in physical computing driven by analog realization](https://ieeexplore.ieee.org/abstract/document/7738680/)"<br/>
[A Haron] "[Parallel matrix multiplication on memristor-based computation-in-memory architecture](https://ieeexplore.ieee.org/abstract/document/7568411/)"<br/>
[PY Chen] "[Partition SRAM and RRAM based synaptic arrays for neuro-inspired computing](https://ieeexplore.ieee.org/abstract/document/7539046/)"<br/>
[S Li] "[Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories](https://dl.acm.org/doi/abs/10.1145/2897937.2898064)"<br/>
[R Panda] "[Prefetching techniques for near-memory throughput processors](https://dl.acm.org/doi/abs/10.1145/2925426.2926282)"<br/>
[P Chi] "[Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory](https://dl.acm.org/doi/abs/10.1145/3007787.3001140)"<br/>
[M Imani] "[Processing acceleration with resistive memory-based computation](https://dl.acm.org/doi/abs/10.1145/2989081.2989086)"<br/>
[J Gandhi] "[Range translations for fast virtual memory](https://ieeexplore.ieee.org/abstract/document/7436661/)"<br/>
[Y Zha] "[Reconfigurable in-memory computing with resistive memory crossbar](https://dl.acm.org/doi/abs/10.1145/2966986.2967069)"<br/>
[R LiKamWa] "[RedEye: analog ConvNet image sensor architecture for continuous mobile vision](https://dl.acm.org/doi/abs/10.1145/3007787.3001164)"<br/>
[M Imani] "[Remam: low energy resistive multi-stage associative memory for energy efficient computing](https://ieeexplore.ieee.org/abstract/document/7479183/)"<br/>
[EJ Merced] "[Repeatable, accurate, and high speed multi-level programming of memristor 1T1R arrays for power efficient analog computing applications](https://iopscience.iop.org/article/10.1088/0957-4484/27/36/365202/meta)"<br/>
[A Morad] "[Resistive GP-SIMD processing-in-memory](https://dl.acm.org/doi/abs/10.1145/2845084)"<br/>
[M Imani] "[Resistive cam acceleration for tunable approximate computing](https://ieeexplore.ieee.org/abstract/document/7792225/)"<br/>
[M Imani] "[Resistive configurable associative memory for approximate computing](https://ieeexplore.ieee.org/abstract/document/7459515/)"<br/>
[II Kurkina] "[Resistive switching effect and traps in partially fluorinated graphene films](https://iopscience.iop.org/article/10.1088/0022-3727/49/9/095303/meta)"<br/>
[JPB Silva] "[Resistive switching in ferroelectric lead-free 0.5 Ba (Zr0. 2Ti0. 8) O3–0.5 (Ba0. 7Ca0. 3) TiO3 thin films](https://iopscience.iop.org/article/10.1088/0022-3727/49/33/335301/meta)"<br/>
[D Ielmini ] "[Resistive switching memories based on metal oxides: mechanisms, reliability and scaling](https://iopscience.iop.org/article/10.1088/0268-1242/31/6/063002/meta)"<br/>
[A Pattnaik] "[Scheduling techniques for GPU architectures with processing-in-memory capabilities](https://dl.acm.org/doi/abs/10.1145/2967938.2967940)"<br/>
[JB Lee ] "[Semiconductor Memory Road Map: Advances in Semiconductor Memory](https://ieeexplore.ieee.org/abstract/document/7495050/)"<br/>
[G Srinivasan] "[Significance driven hybrid 8T-6T SRAM for energy-efficient synaptic storage in artificial neural networks](https://ieeexplore.ieee.org/abstract/document/7459296/)"<br/>
[PE Gaillardon] "[The programmable logic-in-memory (PLiM) computer](https://ieeexplore.ieee.org/abstract/document/7459349/)"<br/>
[K Hsieh] "[Transparent offloading and mapping (TOM) enabling programmer-transparent near-data processing in GPU systems](https://dl.acm.org/doi/abs/10.1145/3007787.3001159)"<br/>
[CA Reiss ] "[Understanding memory configurations for in-memory analytics](https://escholarship.org/uc/item/2b1922sg)"<br/>
[KH Yang] "[eTag: Tag-comparison in memory to achieve direct data access based on eDRAM to improve energy efficiency of DRAM cache](https://ieeexplore.ieee.org/abstract/document/7744462/)"<br/>
# [Year - 2017](#2017)
[WH Chen] "[A 16Mb dual-mode ReRAM macro with sub-14ns computing-in-memory and memory functions enabled by self-write termination scheme](https://ieeexplore.ieee.org/abstract/document/8268468/)"<br/>
[M Kang] "[A 19.4 nJ/decision 364K decisions/s in-memory random forest classifier in 6T SRAM array](https://ieeexplore.ieee.org/abstract/document/8094576/)"<br/>
[Q Dong] "[A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V ](https://ieeexplore.ieee.org/abstract/document/8172037/)"<br/>
[RW Pazzi] "[A clustered trail-based data dissemination protocol for improving the lifetime of duty cycle enabled wireless sensor networks](https://link.springer.com/article/10.1007/s11276-015-1089-7)"<br/>
[Z Chen] "[A coding scheme for reliable in-memory Hamming distance computation](https://ieeexplore.ieee.org/abstract/document/8335653/)"<br/>
[R Hasan] "[A fast training method for memristor crossbar based multi-layer neural networks](https://link.springer.com/article/10.1007/s10470-017-1051-y)"<br/>
[SK Khatamifard] "[A non-volatile near-memory read mapping accelerator](https://arxiv.org/abs/1709.02381)"<br/>
[R Kaplan] "[A resistive cam processing-in-storage architecture for dna sequence alignment](https://ieeexplore.ieee.org/abstract/document/8013498/)"<br/>
[R Gharpinde] "[A scalable in-memory logic synthesis approach using memristor crossbar](https://ieeexplore.ieee.org/abstract/document/8091016/)"<br/>
[RY Chang] "[A study of silicon etch process in memory process](https://ieeexplore.ieee.org/abstract/document/7919779/)"<br/>
[S Tang] "[AEPE: An area and power efficient RRAM crossbar-based accelerator for deep CNNs](https://ieeexplore.ieee.org/abstract/document/8064475/)"<br/>
[J Cong] "[AIM: accelerating computational genomics through scalable and noninvasive accelerator-interposed memory](https://dl.acm.org/doi/abs/10.1145/3132402.3132406)"<br/>
[S Junsangsri] "[AOI-based data-centric circuits for near-memory processing](https://ieeexplore.ieee.org/abstract/document/8053735/)"<br/>
[S Agarwal] "[Achieving ideal accuracies in analog neuromorphic computing using periodic carry](https://ieeexplore.ieee.org/abstract/document/7998164/)"<br/>
[M Kavousi ] "[Affinity scheduling and the applications on data center scheduling with data locality](https://arxiv.org/abs/1705.03125)"<br/>
[E Vermij] "[An architecture for integrated near-data processors](https://dl.acm.org/doi/abs/10.1145/3127069)"<br/>
[N Ge] "[An efficient analog Hamming distance comparator realized with a unipolar memristor array: a showcase of physical computing](https://www.nature.com/articles/srep40135)"<br/>
[B Liu] "[An efficient racetrack memory-based Processing-in-memory architecture for convolutional neural networks](https://ieeexplore.ieee.org/abstract/document/8367291/)"<br/>
[L Ni] "[An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar](https://ieeexplore.ieee.org/abstract/document/8009177/)"<br/>
[L Ni] "[An energy-efficient digital ReRAM-crossbar-based CNN with bitwise parallelism](https://ieeexplore.ieee.org/abstract/document/7911265/)"<br/>
[S Kim] "[Analog CMOS-based resistive processing unit for deep neural network training](https://ieeexplore.ieee.org/abstract/document/8052950/)"<br/>
[Y Huang] "[Analog computing in a modern context: A linear algebra accelerator case study](https://ieeexplore.ieee.org/abstract/document/7948662/)"<br/>
[C Zhao] "[Analog spike-timing-dependent resistive crossbar design for brain inspired computing](https://ieeexplore.ieee.org/abstract/document/8080213/)"<br/>
[R Das ] "[Blurring the lines between memory and computation](https://ieeexplore.ieee.org/abstract/document/8119716/)"<br/>
[E Vermij] "[Boosting the efficiency of HPCG and Graph500 with near-data processing](https://ieeexplore.ieee.org/abstract/document/8025277/)"<br/>
[M Imani] "[CAP: Configurable resistive associative processor for near-data computing](https://ieeexplore.ieee.org/abstract/document/7918340/)"<br/>
[H Kim] "[CODA: Enabling Co-location of Computation and Data for Near-Data Processing](https://arxiv.org/abs/1710.09517)"<br/>
[Z István] "[Caribou: Intelligent distributed storage](https://dl.acm.org/doi/abs/10.14778/3137628.3137632)"<br/>
[S Khoram] "[Challenges and opportunities: From near-memory computing to in-memory computing](https://dl.acm.org/doi/abs/10.1145/3036669.3038242)"<br/>
[PK Mungai] "[Chunking mechanisms for a self improving associative memory model](https://ieeexplore.ieee.org/abstract/document/8285215/)"<br/>
[J Landgraf] "[Combining emulation and simulation to evaluate a near memory key/value lookup accelerator](https://www.researchgate.net/profile/Maya_Gokhale/publication/330369517_Combining_Emulation_and_Simulation_to_Evaluate_a_Near_Memory_KeyValue_Lookup_Accelerator/links/5c3cd4a8299bf12be3c786f5/Combining-Emulation-and-Simulation-to-Evaluate-a-Near-Memory-Key-Value-Lookup-Accelerator.pdf)"<br/>
[S Aga] "[Compute caches](https://ieeexplore.ieee.org/abstract/document/7920849/)"<br/>
[R Karam] "[Compute-in-Memory Architecture for Data-Intensive Kernels](https://link.springer.com/chapter/10.1007/978-3-319-54840-1_4)"<br/>
[S Jain] "[Computing in memory with spin-transfer torque magnetic RAM](https://ieeexplore.ieee.org/abstract/document/8241447/)"<br/>
[Z Liu] "[Concurrent data structures for near-memory computing](https://dl.acm.org/doi/abs/10.1145/3087556.3087582)"<br/>
[G Papandroulidakis] "[Crossbar-based memristive logic-in-memory architecture](https://ieeexplore.ieee.org/abstract/document/7893787/)"<br/>
[X Tang] "[Data movement aware computation partitioning](https://dl.acm.org/doi/abs/10.1145/3123939.3123954)"<br/>
[C Shelor] "[Dataflow based near data computing achieves excellent energy efficiency](https://dl.acm.org/doi/abs/10.1145/3120895.3120900)"<br/>
[S Agarwal] "[Designing an analog crossbar based neuromorphic accelerator](https://ieeexplore.ieee.org/abstract/document/8246155/)"<br/>
[H Li] "[Device-architecture co-design for hyperdimensional computing with 3D vertical resistive switching random access memory (3D VRRAM)](https://ieeexplore.ieee.org/abstract/document/7942490/)"<br/>
[L Ni] "[Distributed in-memory computing on binary RRAM crossbar](https://dl.acm.org/doi/abs/10.1145/2996192)"<br/>
[H Yu] "[Distributed in-memory computing on binary memristor-crossbar for machine learning](https://link.springer.com/chapter/10.1007/978-3-319-51724-7_12)"<br/>
[R Hoque] "[Dynamic task discovery in parsec: A data-flow task-based runtime](https://dl.acm.org/doi/abs/10.1145/3148226.3148233)"<br/>
[Z Chowdhury] "[Efficient in-memory processing using spintronics](https://ieeexplore.ieee.org/abstract/document/8031326/)"<br/>
[L Nai ] "[Enabling efficient graph computing with near-data processing techniques](https://smartech.gatech.edu/handle/1853/59789)"<br/>
[S Shirinzadeh] "[Endurance management for resistive logic-in-memory computing architectures](https://ieeexplore.ieee.org/abstract/document/7927152/)"<br/>
[Y Sun] "[Energy-efficient SQL query exploiting RRAM-based process-in-memory structure](https://ieeexplore.ieee.org/abstract/document/8064463/)"<br/>
[HJ Tsai] "[Energy-efficient TCAM search engine design using priority-decision in memory technology](https://ieeexplore.ieee.org/abstract/document/7811304/)"<br/>
[J Lee] "[Extrav: boosting graph processing near storage with a coherent accelerator](https://dl.acm.org/doi/abs/10.14778/3137765.3137776)"<br/>
[C Yakopcic] "[Extremely parallel memristor crossbar architecture for convolutional neural network implementation](https://ieeexplore.ieee.org/abstract/document/7966055/)"<br/>
[M Jerry] "[Ferroelectric FET analog synapse for acceleration of deep neural network training](https://ieeexplore.ieee.org/abstract/document/8268338/)"<br/>
[MA Zidan] "[Field-programmable crossbar array (FPCA) for reconfigurable computing](https://ieeexplore.ieee.org/abstract/document/7961178/)"<br/>
[NS Kim] "[Heterogeneous computing meets near-memory acceleration and high-level synthesis in the post-moore era](https://ieeexplore.ieee.org/abstract/document/8013455/)"<br/>
[Y Zha] "[IMEC: A fully morphable in-memory computing fabric enabled by resistive crossbar](https://ieeexplore.ieee.org/abstract/document/7862129/)"<br/>
[AJ Awan] "[Identifying the potential of Near Data Computing for Apache Spark](https://arxiv.org/abs/1707.09323)"<br/>
[AJ Awan] "[Identifying the potential of near data processing for apache spark](https://dl.acm.org/doi/abs/10.1145/3132402.3132427)"<br/>
[RB Jacobs] "[Impact of linearity and write noise of analog resistive memory devices in a neural algorithm accelerator](https://ieeexplore.ieee.org/abstract/document/8123657/)"<br/>
[J Zhang] "[In-memory computation of a machine-learning classifier in a standard 6T SRAM array](https://ieeexplore.ieee.org/abstract/document/7875410/)"<br/>
[T Finkbeiner] "[In-memory intelligence](https://ieeexplore.ieee.org/abstract/document/8013497/)"<br/>
[W Kang] "[In-memory processing paradigm for bitwise logic operations in STT–MRAM](https://ieeexplore.ieee.org/abstract/document/7927489/)"<br/>
[A Sapio] "[In-network computation is a dumb idea whose time has come](https://dl.acm.org/doi/abs/10.1145/3152434.3152461)"<br/>
[K Yang] "[Interleaved logic-in-memory architecture for energy-efficient fine-grained data processing](https://ieeexplore.ieee.org/abstract/document/8052947/)"<br/>
[S Aga] "[Invisimem: Smart memory defenses for memory bus side channel](https://dl.acm.org/doi/abs/10.1145/3140659.3080232)"<br/>
[A Barbalace] "[It's time to think about an operating system for near data processing architectures](https://dl.acm.org/doi/abs/10.1145/3102980.3102990)"<br/>
[K Mizoguchi] "[Lateral charge migration suppression of 3D-NAND flash by vth nearing for near data computing](https://ieeexplore.ieee.org/abstract/document/8268420/)"<br/>
[A Agrawal] "[Leveraging near data processing for high-performance checkpoint/restart](https://dl.acm.org/doi/abs/10.1145/3126908.3126918)"<br/>
[S Shirinzadeh] "[Logic synthesis for RRAM-based in-memory computing](https://ieeexplore.ieee.org/abstract/document/8027132/)"<br/>
[CC Chang] "[Mitigating asymmetric nonlinear weight update effects in hardware neural network based on analog resistive synapse](https://ieeexplore.ieee.org/abstract/document/8101463/)"<br/>
[M Imani] "[Mpim: Multi-purpose in-memory processing using configurable resistive memory](https://ieeexplore.ieee.org/abstract/document/7858415/)"<br/>
[E Arima ] "[Near Memory Processing on Hybrid Memories (Non-Refereed Workshop Manuscript)](https://ipsj.ixsq.nii.ac.jp/ej/?action=pages_view_main&active_action=repository_action_common_download&item_id=177043&item_no=1&attribute_id=1&file_no=1&block_id=8&page_id=13)"<br/>
[S Lloyd] "[Near memory key/value lookup acceleration](https://dl.acm.org/doi/abs/10.1145/3132402.3132434)"<br/>
[H Choe] "[Near-Data Processing for Differentiable Machine Learning Models](http://storageconference.us/2017/Presentations/DifferentiableMachineLearningModels-slides.pdf)"<br/>
[A Yekkehkhany ] "[Near-Data scheduling for data centers with multiple levels of data locality](https://arxiv.org/abs/1702.07802)"<br/>
[L Fiorin] "[Near-Memory Acceleration for Radio Astronomy](https://ieeexplore.ieee.org/abstract/document/8027117/)"<br/>
[J Picorel] "[Near-Memory Address Translation](https://ieeexplore.ieee.org/abstract/document/8091253/)"<br/>
[K Garg ] "[Near-memory primitive support and infratructure for sparse algorithm](https://smartech.gatech.edu/handle/1853/58343)"<br/>
[S Yu ] "[Neuro-inspired computing using resistive synaptic devices](https://link.springer.com/content/pdf/10.1007/978-3-319-54313-0.pdf)"<br/>
[E Azarkhish] "[Neurostream: Scalable and energy efficient deep learning with smart memory cubes](https://ieeexplore.ieee.org/abstract/document/8038819/)"<br/>
[S Fujita] "[Novel memory hierarchy with e-STT-MRAM for near-future applications](https://ieeexplore.ieee.org/abstract/document/7942444/)"<br/>
[L McCormick] "[OPTIMIZING LIQUID STATE MACHINES ON ANALOG RESISTIVE CROSSBAR ACCELERATORS.](https://www.osti.gov/servlets/purl/1481468)"<br/>
[HA Du Nguyen] "[On the implementation of computation-in-memory parallel adder](https://ieeexplore.ieee.org/abstract/document/7918601/)"<br/>
[Z Huang] "[On-demand processing for remote sensing big data analysis](https://ieeexplore.ieee.org/abstract/document/8367417/)"<br/>
[PC Santos] "[Operand size reconfiguration for big data processing in memory](https://ieeexplore.ieee.org/abstract/document/7927081/)"<br/>
[Y Kim] "[Orchard: Visual object recognition accelerator based on approximate in-memory processing](https://ieeexplore.ieee.org/abstract/document/8203756/)"<br/>
[VT Lee] "[POSTER: Application-Driven Near-Data Processing for Similarity Search](https://ieeexplore.ieee.org/abstract/document/8091226/)"<br/>
[D Skarlatos] "[Pageforge: a near-memory content-aware page-merging architecture](https://dl.acm.org/doi/abs/10.1145/3123939.3124540)"<br/>
[AJ Awan ] "[Performance characterization and optimization of in-memory data analytics on a scale-up server](https://www.diva-portal.org/smash/record.jsf?pid=diva2:1158303)"<br/>
[A Golander] "[Persistent memory over fabric (PMoF)](https://dl.acm.org/doi/abs/10.1145/3078468.3078493)"<br/>
[D Ielmini] "[Physics-based modeling approaches of resistive switching devices for memory and in-memory computing applications](https://link.springer.com/content/pdf/10.1007/s10825-017-1101-9.pdf)"<br/>
[A Bhattacharjee ] "[Preserving virtual memory by mitigating the address translation wall](https://ieeexplore.ieee.org/abstract/document/8065012/)"<br/>
[IA Young] "[Principles and trends in quantum nano-electronics and nano-magnetics for beyond-CMOS computing](https://ieeexplore.ieee.org/abstract/document/8066577/)"<br/>
[Y Gong] "[Processing LSTM in memory using hybrid network expansion model](https://ieeexplore.ieee.org/abstract/document/8110011/)"<br/>
[W Kang] "[Programmable stateful in-memory computing paradigm via a single resistive device](https://ieeexplore.ieee.org/abstract/document/8119281/)"<br/>
[AJ Awan ] "[Project Night-King: Improving the performance of big data analytics using Near Data Computing Architectures](https://www.diva-portal.org/smash/record.jsf?pid=diva2:1152657)"<br/>
[JB Kotra] "[Quantifying the potential benefits of on-chip near-data computing in manycore processors](https://ieeexplore.ieee.org/abstract/document/8107446/)"<br/>
[S Paul] "[RECEPTORS INVOLVED IN LEARNING AND MEMORY PROCESS: AN OVERVIEW](http://www.academia.edu/download/57739208/PhOL_2017_3_N002_Sangeeta_7_13.pdf)"<br/>
[D Bhattacharjee] "[ReVAMP: ReRAM based VLIW architecture for in-memory computing](https://ieeexplore.ieee.org/abstract/document/7927095/)"<br/>
[WH Wen] "[Rebooting the data access hierarchy of computing systems](https://ieeexplore.ieee.org/abstract/document/8123667/)"<br/>
[Y Zhang] "[Recryptor: A reconfigurable in-memory cryptographic Cortex-M0 processor for IoT](https://ieeexplore.ieee.org/abstract/document/8008501/)"<br/>
[AR Agrawal ] "[Reducing Checkpoint/Restart Overhead using Near Data Processing for Exascale System.](https://repository.lib.ncsu.edu/bitstream/handle/1840.20/34784/etd.pdf?sequence=1)"<br/>
[H Li] "[Resistive RAM-centric computing: Design and modeling methodology](https://ieeexplore.ieee.org/abstract/document/7950949/)"<br/>
[D Zhu] "[Resistive random access memory and its applications in storage and nonvolatile logic](https://iopscience.iop.org/article/10.1088/1674-4926/38/7/071002/meta)"<br/>
[H Wu] "[Resistive random access memory for future information processing system](https://ieeexplore.ieee.org/abstract/document/7917240/)"<br/>
[A Daghighi] "[Scheduling for data centers with multi-level data locality](https://ieeexplore.ieee.org/abstract/document/7985172/)"<br/>
[M Alayan] "[Self-rectifying behavior and analog switching under identical pulses using Tri-layer RRAM crossbar array for neuromorphic systems](https://ieeexplore.ieee.org/abstract/document/7939102/)"<br/>
[M Dong] "[Soft updates made simple and fast on non-volatile memory](https://www.usenix.org/conference/atc17/technical-sessions/presentation/dong)"<br/>
[E Vermij] "[Sorting big data on heterogeneous near-data processing systems](https://dl.acm.org/doi/abs/10.1145/3075564.3078885)"<br/>
[F Baig] "[Sparkgis: Resource aware efficient in-memory spatial query processing](https://dl.acm.org/doi/abs/10.1145/3139958.3140019)"<br/>
[PM Sheridan] "[Sparse coding with memristor networks](https://www.nature.com/articles/nnano.2017.83.pdf?origin=ppub)"<br/>
[CH Bennett] "[Spatio-temporal learning with arrays of analog nanosynapses](https://ieeexplore.ieee.org/abstract/document/8053708/)"<br/>
[W Wen] "[Speeding up crossbar resistive memory by exploiting in-memory data patterns](https://ieeexplore.ieee.org/abstract/document/8203787/)"<br/>
[H Zhang] "[Stateful reconfigurable logic via a single-voltage-gated spin Hall-effect driven magnetic tunnel junction in a spintronic memory](https://ieeexplore.ieee.org/abstract/document/7993081/)"<br/>
[G Pedretti] "[Stochastic learning in neuromorphic hardware via spike timing dependent plasticity with RRAM synapses](https://ieeexplore.ieee.org/abstract/document/8106770/)"<br/>
[G Koo] "[Summarizer: trading communication with computing near storage](https://ieeexplore.ieee.org/abstract/document/8686581/)"<br/>
[A Stolińska] "[Testing cognitive loads in solving algorithmic tasks](https://ieeexplore.ieee.org/abstract/document/8102530/)"<br/>
[M Drumond] "[The mondrian data engine](https://dl.acm.org/doi/abs/10.1145/3140659.3080233)"<br/>
[JC Beard ] "[The sparse data reduction engine: chopping sparse data one byte at a time](https://dl.acm.org/doi/abs/10.1145/3132402.3132431)"<br/>
[M Cheng] "[Time: A training-in-memory architecture for memristor-based deep neural networks](https://ieeexplore.ieee.org/abstract/document/8060399/)"<br/>
[JD Leidel] "[Toward a memory-centric, stacked architecture for extreme-scale, data-intensive computing](https://pdfs.semanticscholar.org/2d44/b251f693ceb07af72d3a829f8b5eb0a3036e.pdf)"<br/>
[G Kim] "[Toward standardized near-data processing with unrestricted data placement for GPUs](https://dl.acm.org/doi/abs/10.1145/3126908.3126965)"<br/>
[H Lim] "[Triple Engine Processor (TEP) A Heterogeneous Near-Memory Processor for Diverse Kernel Operations](https://dl.acm.org/doi/abs/10.1145/3155920)"<br/>
[M Imani] "[Ultra-efficient processing in-memory for data intensive applications](https://ieeexplore.ieee.org/abstract/document/8060379/)"<br/>
[P Bonnet ] "[What's up with the storage hierarchy?](http://cidrdb.org/cidr2017/gongshow/abstracts/cidr2017_80.pdf)"<br/>
[YH Lin] "[Wide-I/O 3D-staked DRAM controller for near-data processing system](https://ieeexplore.ieee.org/abstract/document/7939687/)"<br/>
[L Jiang] "[XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-IO2 DRAMs](https://ieeexplore.ieee.org/abstract/document/8009163/)"<br/>
[BC Jang] "[Zero-static-power nonvolatile logic-in-memory circuits for flexible electronics](https://link.springer.com/article/10.1007/s12274-017-1449-y)"<br/>
# [Year - 2018](#2018)
[Q Lou] "[3dict: a reliable and qos capable mobile process-in-memory architecture for lookup-based cnns in 3d xpoint rerams](https://dl.acm.org/doi/abs/10.1145/3240765.3240767)"<br/>
[JY Wu] "[A 40nm low-power logic compatible phase change memory technology](https://ieeexplore.ieee.org/abstract/document/8614513/)"<br/>
[K Tsurumi] "[A 6.8 TOPS/W Energy Efficiency, 1.5 µW Power Consumption, Pulse Width Modulation Neuromorphic Circuits for Near-Data Computing with SSD](https://ieeexplore.ieee.org/abstract/document/8579333/)"<br/>
[WH Chen] "[A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors](https://ieeexplore.ieee.org/abstract/document/8310400/)"<br/>
[WS Khwa] "[A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS/W fully parallel product-sum operation for binary DNN edge …](https://ieeexplore.ieee.org/abstract/document/8310401/)"<br/>
[M Kim] "[A 68 parallel row access neuromorphic core with 22K multi-level synapses based on logic-compatible embedded flash memory technology](https://ieeexplore.ieee.org/abstract/document/8614599/)"<br/>
[S Srinivasa] "[A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory Computation Support](https://dl.acm.org/doi/abs/10.1145/3218603.3218645)"<br/>
[Y Sun] "[A Ti/AlOx/TaOx/Pt Analog Synapse for Memristive Neural Network](https://ieeexplore.ieee.org/abstract/document/8421222/)"<br/>
[K Sanni] "[A charge-based architecture for energy-efficient vector-vector multiplication in 65nm cmos](https://ieeexplore.ieee.org/abstract/document/8351274/)"<br/>
[S Duchêne] "[A dual process in memory: how to make an evaluation from complex and complete information?—An experimental study](https://hal.archives-ouvertes.fr/hal-01954930/)"<br/>
[H Jia] "[A microprocessor implemented in 65nm CMOS with configurable and bit-scalable accelerator for programmable in-memory computing](https://arxiv.org/abs/1811.04047)"<br/>
[M Kang] "[A multi-functional in-memory inference processor using a standard 6T SRAM array](https://ieeexplore.ieee.org/abstract/document/8246704/)"<br/>
[Y Pan] "[A multilevel cell STT-MRAM-based computing in-memory accelerator for binary convolutional neural network](https://ieeexplore.ieee.org/abstract/document/8403888/)"<br/>
[L Han] "[A novel ReRAM-based processing-in-memory architecture for graph traversal](https://dl.acm.org/doi/abs/10.1145/3177916)"<br/>
[G Singh] "[A review of near-memory computing architectures: Opportunities and challenges](https://ieeexplore.ieee.org/abstract/document/8491877/)"<br/>
[F Schuiki] "[A scalable near-memory architecture for training deep neural networks on large in-memory datasets](https://ieeexplore.ieee.org/abstract/document/8502059/)"<br/>
[T Jeong] "[A study of data layout in multi-channel processing-in-memory architecture](https://dl.acm.org/doi/abs/10.1145/3185089.3185136)"<br/>
[A Golander] "[Accelerating unmodified databases using persistent memory and flash storage tiers](https://dl.acm.org/doi/abs/10.1145/3211890.3211902)"<br/>
[RR Puli ] "[Active Routing: Compute on the Way for Near-Data Processing](https://oaktrust.library.tamu.edu/handle/1969.1/173535)"<br/>
[M Drumond] "[Algorithm/architecture co-design for near-memory processing](https://dl.acm.org/doi/abs/10.1145/3273982.3273992)"<br/>
[F Zokaee] "[Aligner: A process-in-memory architecture for short read alignment in rerams](https://ieeexplore.ieee.org/abstract/document/8409259/)"<br/>
[O Krestinskaya] "[Analog backpropagation learning circuits for memristive crossbar neural networks](https://ieeexplore.ieee.org/abstract/document/8351344/)"<br/>
[C Li] "[Analogue signal and image processing with large memristor crossbars](https://www.nature.com/articles/s41928-017-0002-z/)"<br/>
[VT Lee] "[Application codesign of near-data processing for similarity search](https://ieeexplore.ieee.org/abstract/document/8425243/)"<br/>
[M Alian] "[Application-transparent near-memory processing architecture with memory channel network](https://ieeexplore.ieee.org/abstract/document/8574587/)"<br/>
[D Bhattacharjee ] "[Architectures and automation for beyond-CMOS technologies](https://dr.ntu.edu.sg/handle/10220/47437)"<br/>
[Q Lou] "[BRAWL: A Spintronics-Based Portable Basecalling-in-Memory Architecture for Nanopore Genome Sequencing](https://ieeexplore.ieee.org/abstract/document/8540899/)"<br/>
[R Zhu] "[Back-Propagation Neural Network based on Analog Memristive Synapse](https://ieeexplore.ieee.org/abstract/document/8487059/)"<br/>
[Y Sun] "[Bidirectional database storage and SQL query exploiting RRAM-based process-in-memory structure](https://dl.acm.org/doi/abs/10.1145/3177917)"<br/>
[O Krestinskaya] "[Binary weighted memristive analog deep neural network for near-sensor edge processing](https://ieeexplore.ieee.org/abstract/document/8626224/)"<br/>
[TF Wu] "[Brain-inspired computing exploiting carbon nanotube FETs and resistive RAM: Hyperdimensional computing case study](https://ieeexplore.ieee.org/abstract/document/8310399/)"<br/>
[H Zhu] "[CMOS image sensor data-readout method for convolutional operations with processing near sensor architecture](https://ieeexplore.ieee.org/abstract/document/8605660/)"<br/>
[A Biswas] "[CONV-SRAM: An energy-efficient SRAM with in-memory dot-product computation for low-power convolutional neural networks](https://ieeexplore.ieee.org/abstract/document/8579538/)"<br/>
[H Sun] "[Co-kv: A collaborative key-value store using near-data processing to improve compaction for the lsm-tree](https://arxiv.org/abs/1807.04151)"<br/>
[Y Abbas] "[Compliance-free, digital SET and analog RESET synaptic characteristics of sub-tantalum oxide based neuromorphic device](https://www.nature.com/articles/s41598-018-19575-9.pdf?origin=ppub)"<br/>
[M Le Gallo] "[Compressed sensing with approximate message passing using in-memory computing](https://ieeexplore.ieee.org/abstract/document/8450603/)"<br/>
[D Azougagh] "[Computational Memory Architecture Supporting in Bit-Line Processing](https://www.researchgate.net/profile/Driss_Azougagh/publication/327581950_Computational_Memory_Architecture_Supporting_in_Bit-Line_Processing/links/5b981114a6fdcc59bf85e1da/Computational-Memory-Architecture-Supporting-in-Bit-Line-Processing.pdf)"<br/>
[D Reis] "[Computing in memory with FeFETs](https://dl.acm.org/doi/abs/10.1145/3218603.3218640)"<br/>
[X Tang] "[Computing with Near Data](https://dl.acm.org/doi/abs/10.1145/3287321)"<br/>
[S Jain] "[Computing-in-memory with spintronics](https://ieeexplore.ieee.org/abstract/document/8342277/)"<br/>
[X Sun] "[Computing-in-memory with sram and rram for binary neural networks](https://ieeexplore.ieee.org/abstract/document/8565811/)"<br/>
[A Biswas] "[Conv-RAM: An energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications](https://ieeexplore.ieee.org/abstract/document/8310397/)"<br/>
[SY Lin] "[Cycle-accelerated simulation for three-dimensional near-data processing system with power, temperature, and latency analysis](https://ieeexplore.ieee.org/abstract/document/8394513/)"<br/>
[D Carmean] "[DNA data storage and hybrid molecular–electronic computing](https://ieeexplore.ieee.org/abstract/document/8556046/)"<br/>
[H Sun] "[DStore: A Holistic Key-Value Store Exploring Near-Data Processing and On-Demand Scheduling for Compaction Optimization](https://ieeexplore.ieee.org/abstract/document/8481427/)"<br/>
[S Lloyd] "[Design space exploration of near memory accelerators](https://dl.acm.org/doi/abs/10.1145/3240302.3240428)"<br/>
[S Motaman] "[Dynamic Computing in Memory (DCIM) in Resistive Crossbar Arrays](https://ieeexplore.ieee.org/abstract/document/8615686/)"<br/>
[A Haj] "[Efficient algorithms for in-memory fixed point multiplication using magic](https://ieeexplore.ieee.org/abstract/document/8351561/)"<br/>
[S Ghose] "[Enabling the adoption of processing-in-memory: Challenges, mechanisms, future research directions](https://arxiv.org/abs/1802.00320)"<br/>
[M Marinella] "[Energy Efficient Neural Algorithm Training and Execution with Analog Crossbar Accelerators.](https://www.osti.gov/servlets/purl/1500185)"<br/>
[S Gupta] "[Felix: Fast and energy-efficient logic in memory](https://ieeexplore.ieee.org/abstract/document/8587724/)"<br/>
[X Yin] "[Ferroelectric fets-based nonvolatile logic-in-memory circuits](https://ieeexplore.ieee.org/abstract/document/8481585/)"<br/>
[A Boroumand] "[Google workloads for consumer devices: Mitigating data movement bottlenecks](https://dl.acm.org/doi/abs/10.1145/3173162.3173177)"<br/>
[Z Chen] "[Hamming distance computation in unreliable resistive memory](https://ieeexplore.ieee.org/abstract/document/8365762/)"<br/>
[J Ambrosi] "[Hardware-Software Co-Design for an Analog-Digital Accelerator for Machine Learning](https://ieeexplore.ieee.org/abstract/document/8638612/)"<br/>
[N Jao] "[Harnessing emerging technology for compute-in-memory support](https://ieeexplore.ieee.org/abstract/document/8429408/)"<br/>
[TF Wu] "[Hyperdimensional computing exploiting carbon nanotube FETs, resistive RAM, and their monolithic 3D integration](https://ieeexplore.ieee.org/abstract/document/8480107/)"<br/>
[FM Bayat] "[Implementation of multilayer perceptron network with highly uniform passive memristive crossbar circuits](https://www.nature.com/articles/s41467-018-04482-4)"<br/>
[A Yazdanbakhsh] "[In-DRAM near-data approximate acceleration for GPUs](https://dl.acm.org/doi/abs/10.1145/3243176.3243188)"<br/>
[D Ielmini] "[In-memory computing with resistive switching devices](https://www.nature.com/articles/s41928-018-0092-2)"<br/>
[D Fujiki] "[In-memory data parallel processor](https://dl.acm.org/doi/abs/10.1145/3296957.3173171)"<br/>
[M Zabihi] "[In-memory processing on the spintronic CRAM: From hardware design to application mapping](https://ieeexplore.ieee.org/abstract/document/8416761/)"<br/>
[Y Kim] "[Input-splitting of large neural networks for power-efficient accelerator with resistive crossbar memory array](https://dl.acm.org/doi/abs/10.1145/3218603.3218605)"<br/>
[D Bhattacharjee] "[Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays](https://dl.acm.org/doi/abs/10.1145/3183352)"<br/>
[L Bao] "[LAS: Logical-Block Affinity Scheduling in Big Data Analytics Systems](https://ieeexplore.ieee.org/abstract/document/8486297/)"<br/>
[C Li] "[Large memristor crossbars for analog computing](https://ieeexplore.ieee.org/abstract/document/8351877/)"<br/>
[O Krestinskaya] "[Learning in memristive neural network architectures using analog backpropagation circuits](https://ieeexplore.ieee.org/abstract/document/8468181/)"<br/>
[S Shirinzadeh] "[Logic synthesis for in-memory computing using resistive memories](https://ieeexplore.ieee.org/abstract/document/8429396/)"<br/>
[N Athreyas] "[Memristor-CMOS analog coprocessor for acceleration of high-performance computing applications](https://dl.acm.org/doi/abs/10.1145/3269985)"<br/>
[E Vianello] "[Metal oxide resistive memory (OxRAM) and phase change memory (PCM) as artificial synapses in spiking neural networks](https://ieeexplore.ieee.org/abstract/document/8617869/)"<br/>
[AK Jain] "[Microscope on memory: MPSoC-enabled computer memory system assessments](https://ieeexplore.ieee.org/abstract/document/8457650/)"<br/>
[M Le Gallo] "[Mixed-precision in-memory computing](https://www.nature.com/articles/s41928-018-0054-8)"<br/>
[HW Tseng] "[Morpheus: Exploring the potential of near-data processing for creating application objects in heterogeneous computing](https://dl.acm.org/doi/abs/10.1145/3273982.3273989)"<br/>
[MJ Marinella] "[Multiscale co-design analysis of energy, latency, area, and accuracy of a ReRAM analog neural training accelerator](https://ieeexplore.ieee.org/abstract/document/8267068/)"<br/>
[M Imani] "[NVQuery: Efficient Query Processing in Nonvolatile Memory](https://ieeexplore.ieee.org/abstract/document/8323230/)"<br/>
[Z Zhou] "[Near Data Filtering for Distributed Database Systems](https://ieeexplore.ieee.org/abstract/document/8752112/)"<br/>
[DG Tomé] "[Near-Data Filters: Taking Another Brick from the Memory Wall.](http://web.inf.ufpr.br/mazalves/wp-content/uploads/sites/13/2019/10/adms2018.pdf)"<br/>
[ER Hein ] "[Near-data processing for dynamic graph analytics](https://smartech.gatech.edu/handle/1853/60228)"<br/>
[M Gokhale] "[Near-memory data reorganization engine](https://www.osti.gov/biblio/1440026)"<br/>
[C Eckert] "[Neural cache: Bit-serial in-cache acceleration of deep neural networks](https://ieeexplore.ieee.org/abstract/document/8416842/)"<br/>
[A Nag] "[Newton: Gravitating towards the physical limits of crossbar acceleration](https://ieeexplore.ieee.org/abstract/document/8474954/)"<br/>
[A Haj] "[Not in name alone: A memristive memory processing unit for real in-memory processing](https://ieeexplore.ieee.org/abstract/document/8474943/)"<br/>
[Y Liao] "[Novel in-memory matrix-matrix multiplication with resistive cross-point arrays](https://ieeexplore.ieee.org/abstract/document/8510634/)"<br/>
[R Degraeve] "[Opportunities and challenges of Resistive RAM for neuromorphic applications](https://ieeexplore.ieee.org/abstract/document/8452548/)"<br/>
[S Xu] "[PIMCH: cooperative memory prefetching in processing-in-memory architecture](https://ieeexplore.ieee.org/abstract/document/8297307/)"<br/>
[S Xu] "[PIMSim: A flexible and detailed processing-in-memory simulator](https://ieeexplore.ieee.org/abstract/document/8567968/)"<br/>
[R Liu] "[Parallelizing SRAM arrays with customized bit-cell for binary neural networks](https://ieeexplore.ieee.org/abstract/document/8465935/)"<br/>
[DG Anil] "[Performance evaluation of ternary computation in SRAM design using graphene nanoribbon field effect transistors](https://ieeexplore.ieee.org/abstract/document/8301723/)"<br/>
[N Katzburg] "[Persistent memory based and feature rich file system design](https://ieeexplore.ieee.org/abstract/document/8646066/)"<br/>
[W Wang] "[Physics-based modeling of volatile resistive switching memory (RRAM) for crosspoint selector and neuromorphic computing](https://ieeexplore.ieee.org/abstract/document/8614556/)"<br/>
[R Kaplan] "[Prins: Processing-in-storage acceleration of machine learning](https://ieeexplore.ieee.org/abstract/document/8275038/)"<br/>
[S Gupta ] "[Processing in memory using emerging memory technologies](https://escholarship.org/uc/item/95z3z84c)"<br/>
[T Marukame] "[Proposal, analysis and demonstration of analog/digital-mixed neural networks based on memristive device arrays](https://ieeexplore.ieee.org/abstract/document/8351298/)"<br/>
[K Ueyoshi] "[QUEST: A 7.49 TOPS multi-purpose log-quantized DNN inference engine stacked on 96MB 3D SRAM using inductive-coupling technology in 40nm CMOS](https://ieeexplore.ieee.org/abstract/document/8310261/)"<br/>
[K Ueyoshi] "[QUEST: Multi-purpose log-quantized DNN inference engine stacked on 96-MB 3-D SRAM using inductive coupling technology in 40-nm CMOS](https://ieeexplore.ieee.org/abstract/document/8492341/)"<br/>
[R Kaplan] "[RASSA: Resistive Prealignment Accelerator for Approximate DNA Long Read Mapping](https://ieeexplore.ieee.org/abstract/document/8594624/)"<br/>
[MA Zidan] "[RRAM fabric for neuromorphic and reconfigurable compute-in-memory systems](https://ieeexplore.ieee.org/abstract/document/8357066/)"<br/>
[MR Mahmoodi] "[RX-PUF: Low power, dense, reliable, and resilient physically unclonable functions based on analog passive RRAM crossbar arrays](https://ieeexplore.ieee.org/abstract/document/8510624/)"<br/>
[M Imani] "[Rapidnn: In-memory deep neural network acceleration framework](https://arxiv.org/abs/1806.05794)"<br/>
[K Roy] "[Re-Engineering Computing For Next Generation Autonomous Intelligent Systems: Devices, Circuits, and Algorithms](https://nanohub.org/resources/28922/watch?resid=28923)"<br/>
[H Ji] "[ReCom: An efficient resistive accelerator for compressed deep neural networks](https://ieeexplore.ieee.org/abstract/document/8342009/)"<br/>
[Y Long] "[ReRAM-based processing-in-memory architecture for recurrent neural network acceleration](https://ieeexplore.ieee.org/abstract/document/8402126/)"<br/>
[H Tsai] "[Recent progress in analog memory-based accelerators for deep learning](https://iopscience.iop.org/article/10.1088/1361-6463/aac8a5/meta)"<br/>
[Y Zhang] "[Recryptor: A reconfigurable cryptographic cortex-M0 processor with in-memory and near-memory computing for IoT security](https://ieeexplore.ieee.org/abstract/document/8281497/)"<br/>
[F Chen] "[Regan: A pipelined reram-based accelerator for generative adversarial networks](https://ieeexplore.ieee.org/abstract/document/8297302/)"<br/>
[J Woo] "[Resistive memory-based analog synapse: The pursuit for linear and symmetric weight update](https://ieeexplore.ieee.org/abstract/document/8411333/)"<br/>
[DRB Ly] "[Role of synaptic variability in resistive memory-based spiking neural networks with unsupervised learning](https://iopscience.iop.org/article/10.1088/1361-6463/aad954/meta)"<br/>
[P Wang] "[SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory](https://ieeexplore.ieee.org/abstract/document/8465793/)"<br/>
[M Gao ] "[Scalable Near-Data Processing Systems for Data-Intensive Applications](http://search.proquest.com/openview/2d0a3daed15b6205443ed81961883183/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[A Ansari] "[Selective data transfer from DRAMS for CNNs](https://ieeexplore.ieee.org/abstract/document/8598348/)"<br/>
[N Gong] "[Signal and noise extraction from analog memory elements for neuromorphic computing](https://www.nature.com/articles/s41467-018-04485-1)"<br/>
[M Kooli] "[Smart instruction codes for in-memory computing architectures compatible with standard sram interfaces](https://ieeexplore.ieee.org/abstract/document/8342276/)"<br/>
[D Bhattacharjee… ] "[Synthesis, Technology Mapping and Optimization for Emerging Technologies](https://ieeexplore.ieee.org/abstract/document/8429395/)"<br/>
[PY Chen] "[Technological Benchmark of Analog Synaptic Devices for Neuroinspired Architectures](https://ieeexplore.ieee.org/abstract/document/8594608/)"<br/>
[DC Daly] "[Through the looking glass-the 2018 edition: trends in solid-state circuits from the 65th ISSCC](https://ieeexplore.ieee.org/abstract/document/8275549/)"<br/>
[P Das] "[Towards Near-Data Processing of Compare Operations in 3D-Stacked Memory](https://dl.acm.org/doi/abs/10.1145/3194554.3194578)"<br/>
[P Das] "[Towards near data processing of convolutional neural networks](https://ieeexplore.ieee.org/abstract/document/8326957/)"<br/>
[RB Jacobs] "[Training a Neural Network on Analog TaOx ReRAM Devices Irradiated With Heavy Ions: Effects on Classification Accuracy Demonstrated With CrossSim](https://ieeexplore.ieee.org/abstract/document/8577027/)"<br/>
[FK Hsueh] "[Ultra-Low Power 3D NC-FinFET-based Monolithic 3D+ -IC with Computing-in-Memory for Intelligent IoT Devices](https://ieeexplore.ieee.org/abstract/document/8614697/)"<br/>
[C Brydges] "[Updating misinformation in memory after correction: An event-related potentials (ERP) study](https://psyarxiv.com/bcuk5/)"<br/>
[H Assaf] "[Vector Matrix Multiplication Using Crossbar Arrays: A Comparative Analysis](https://ieeexplore.ieee.org/abstract/document/8617942/)"<br/>
[W Zhang] "[Versionized process based on non-volatile random-access memory for fine-grained fault tolerance](https://link.springer.com/article/10.1631/FITEE.1601477)"<br/>
[L Wang] "[Voltage-controlled magnetic tunnel junctions for processing-in-memory implementation](https://ieeexplore.ieee.org/abstract/document/8252758/)"<br/>
[P Zuo] "[Write-optimized and high-performance hashing index scheme for persistent memory](https://www.usenix.org/conference/osdi18/presentation/zuo)"<br/>
[A Agrawal] "[X-sram: Enabling in-memory boolean computations in cmos static random access memories](https://ieeexplore.ieee.org/abstract/document/8401845/)"<br/>
# [Year - 2019](#2019)
[J Wang] "[14.2 a compute SRAM with bit-serial integer/floating-point operations for programmable in-memory vector acceleration](https://ieeexplore.ieee.org/abstract/document/8662419/)"<br/>
[CX Xue] "[24.1 A 1Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors](https://ieeexplore.ieee.org/abstract/document/8662395/)"<br/>
[X Si] "[24.5 A twin-8T SRAM computation-in-memory macro for multiple-bit CNN-based machine learning](https://ieeexplore.ieee.org/abstract/document/8662392/)"<br/>
[H Kim] "[4K-memristor analog-grade passive crossbar circuit](https://arxiv.org/abs/1906.12045)"<br/>
[A Jaiswal] "[8T SRAM cell as a multibit dot-product engine for beyond von Neumann computing](https://ieeexplore.ieee.org/abstract/document/8802267/)"<br/>
[J Wang] "[A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing](https://ieeexplore.ieee.org/abstract/document/8846572/)"<br/>
[S Slesazeck] "[A 2TnC ferroelectric memory gain cell suitable for compute-in-memory and neuromorphic application](https://ieeexplore.ieee.org/abstract/document/8993663/)"<br/>
[M Kim] "[A 3D NAND Flash Ready 8-Bit Convolutional Neural Network Core Demonstrated in a Standard Logic Process](https://ieeexplore.ieee.org/abstract/document/8993574/)"<br/>
[R Guo] "[A 5.1 pJ/neuron 127.3 us/inference RNN-based speech recognition processor using 16 computing-in-memory SRAM macros in 65nm CMOS](https://ieeexplore.ieee.org/abstract/document/8778028/)"<br/>
[Z Zhang] "[A 55nm 1-to-8 bit Configurable 6T SRAM based Computing-in-Memory Unit-Macro for CNN-based AI Edge Processors](https://ieeexplore.ieee.org/abstract/document/9056933/)"<br/>
[Q Wang] "[A Highly Parallelized PIM-Based Accelerator for Transaction-Based Blockchain in IoT Environment](https://ieeexplore.ieee.org/abstract/document/8946646/)"<br/>
[KA Sanni] "[A Historical Perspective on Hardware AI Inference, Charge-Based Computational Circuits and an 8 bit Charge-Based Multiply-Add Core in 16 nm FinFET CMOS](https://ieeexplore.ieee.org/abstract/document/8790819/)"<br/>
[X Song] "[A Near-Data Processing Server Architecture and Its Impact on Data Center Applications](https://link.springer.com/chapter/10.1007/978-3-030-20656-7_5)"<br/>
[AR Bear ] "[A Novel Processing-In-Memory Architecture for Dense and Sparse Matrix Multiplications](https://scholarworks.rit.edu/theses/10005/)"<br/>
[T Li] "[A Novel Resistive Memory-based Process-in-memory Architecture for Efficient Logic and Add Operations](https://dl.acm.org/doi/abs/10.1145/3306495)"<br/>
[H Jia] "[A Programmable Embedded Microprocessor for Bit-scalable In-memory Computing.](https://www.hotchips.org/hc31/HC31_1.5_Princeton.HongyangJia.v09.NS.pdf)"<br/>
[HAD Nguyen] "[A computation-in-memory accelerator based on resistive devices](https://dl.acm.org/doi/abs/10.1145/3357526.3357554)"<br/>
[X Si] "[A dual-split 6T SRAM-based computing-in-memory unit-macro with fully parallel product-sum operation for binarized DNN edge processors](https://ieeexplore.ieee.org/abstract/document/8787897/)"<br/>
[S Mittal ] "[A survey of ReRAM-based architectures for processing-in-memory and neural networks](https://www.mdpi.com/2504-4990/1/1/5)"<br/>
[X Si] "[A twin-8T SRAM computation-in-memory unit-macro for multibit CNN-based AI edge processors](https://ieeexplore.ieee.org/abstract/document/8915834/)"<br/>
[D Talia ] "[A view of programming scalable data analysis: from clouds to exascale](https://link.springer.com/article/10.1186/s13677-019-0127-x)"<br/>
[HY Chang] "[AI hardware acceleration with analog memory: Microarchitectures for low energy at high speed](https://ieeexplore.ieee.org/abstract/document/8792205/)"<br/>
[X Song ] "[Accelerating Data Center Applications through Energy-Efficient Reconfigurable Computing: From Near-Data Processing to Data-Access Reduction](http://search.proquest.com/openview/8832b8e532096fa88f3d8b42b7c35f69/1?pq-origsite=gscholar&cbl=18750&diss=y)"<br/>
[J Huang] "[Active-routing: Compute on the way for near-data processing](https://ieeexplore.ieee.org/abstract/document/8675217/)"<br/>
[V Yu ] "[Adapting an Eye Tracking Algorithm for a Compute-In-Memory Unit](http://dataspace.princeton.edu/jspui/handle/88435/dsp0176537420b)"<br/>
[T Ravsher] "[Adoption of 2T2C ferroelectric memory cells for logic operation](https://ieeexplore.ieee.org/abstract/document/8965155/)"<br/>
[S Lu] "[Agile Query Processing in Statistical Databases: A Process-In-Memory Approach](https://link.springer.com/chapter/10.1007/978-3-030-29551-6_64)"<br/>
[S Angizi] "[AlignS: A processing-in-memory accelerator for DNA short read alignment leveraging SOT-MRAM](https://ieeexplore.ieee.org/abstract/document/8806965/)"<br/>
[O Krestinskaya] "[Amsnet: analog memristive system architecture for mean-pooling with dropout convolutional neural network](https://ieeexplore.ieee.org/abstract/document/8771611/)"<br/>
[X Zhou] "[An 8-bit RRAM based Multiplier for Hybrid Memory Computing](https://ieeexplore.ieee.org/abstract/document/9078444/)"<br/>
[T Chen] "[An Sram-Based Accelerator for Solving Partial Differential Equations](https://ieeexplore.ieee.org/abstract/document/8780234/)"<br/>
[MR Mahmoodi] "[An analog neuro-optimizer with adaptable annealing based on 64× 64 0T1R crossbar circuit](https://ieeexplore.ieee.org/abstract/document/8993442/)"<br/>
[X Song] "[An ultra-low power 3-terminal memory device with write capability in the off-state](https://ieeexplore.ieee.org/abstract/document/8731277/)"<br/>
[HA Yildiz] "[Analog Neural Network based on Memristor Crossbar Arrays](https://ieeexplore.ieee.org/abstract/document/8990597/)"<br/>
[JK Eshraghian] "[Analog weights in ReRAM DNN accelerators](https://ieeexplore.ieee.org/abstract/document/8771550/)"<br/>
[AS Rekhi] "[Analog/mixed-signal hardware error modeling for deep learning inference](https://dl.acm.org/doi/abs/10.1145/3316781.3317770)"<br/>
[J Choe] "[Attacking memory-hard scrypt with near-data-processing](https://dl.acm.org/doi/abs/10.1145/3357526.3357570)"<br/>
[Y Luo] "[Benchmark of Ferroelectric Transistor-Based Hybrid Precision Synapse for Neural Network Accelerator](https://ieeexplore.ieee.org/abstract/document/8746639/)"<br/>
[RO Topaloglu] "[Beyond-cmos technologies for next generation computer design](https://link.springer.com/content/pdf/10.1007/978-3-319-90385-9.pdf)"<br/>
[Z Jiang] "[C3SRAM: In-Memory-Computing SRAM Macro Based on Capacitive-Coupling Computing](https://ieeexplore.ieee.org/abstract/document/8877969/)"<br/>
[BY Cho] "[CHoNDA: Near data acceleration with concurrent host access](https://arxiv.org/abs/1908.06362)"<br/>
[A BanaGozar] "[CIM-SIM: Computation in memory SIMuIator](https://dl.acm.org/doi/abs/10.1145/3323439.3323989)"<br/>
[H Jiang] "[CIMAT: a transpose SRAM-based compute-in-memory architecture for deep neural network on-chip training](https://dl.acm.org/doi/abs/10.1145/3357526.3357552)"<br/>
[JJ Woo] "[CMOS-Compatible Learning Device for Neuromorphic Synapse Application using Adjustable Hot Carrier Injections](https://ieeexplore.ieee.org/abstract/document/8885281/)"<br/>
[WH Chen] "[CMOS-integrated memristive non-volatile computing-in-memory for AI edge processors](https://www.nature.com/articles/s41928-019-0288-0)"<br/>
[T Chou] "[Cascade: Connecting rrams to extend analog dataflow in an end-to-end in-memory processing paradigm](https://dl.acm.org/doi/abs/10.1145/3352460.3358328)"<br/>
[M Torabzadehkashi] "[Catalina: In-storage processing acceleration for scalable big data analytics](https://ieeexplore.ieee.org/abstract/document/8671589/)"<br/>
[G Tognetti] "[Characterization of a pseudo-DRAM Crossbar Computational Memory Array in 55nm CMOS](https://ieeexplore.ieee.org/abstract/document/8692863/)"<br/>
[J Jang] "[Charon: Specialized near-memory processing architecture for clearing dead objects in memory](https://dl.acm.org/doi/abs/10.1145/3352460.3358297)"<br/>
[S Aga] "[Co-ML: a case for Co llaborative ML acceleration using near-data processing](https://dl.acm.org/doi/abs/10.1145/3357526.3357532)"<br/>
[Y Ma] "[CoDRAM: A Novel Near Memory Computing Framework with Computational DRAM](https://ieeexplore.ieee.org/abstract/document/8983464/)"<br/>
[A Boroumand] "[CoNDA: Efficient cache coherence support for near-data accelerators](https://dl.acm.org/doi/abs/10.1145/3307650.3322266)"<br/>
[Z Li] "[Coexistence of Digital and Analog Resistive Switching With Low Operation Voltage in Oxygen-Gradient HfOx Memristors](https://ieeexplore.ieee.org/abstract/document/8720199/)"<br/>
[S Liang] "[Cognitive {SSD}: A Deep Learning Engine for In-Storage Data Retrieval](https://www.usenix.org/conference/atc19/presentation/liang)"<br/>
[J van Lunteren] "[Coherently attached programmable near-memory acceleration platform and its application to stencil processing](https://ieeexplore.ieee.org/abstract/document/8715088/)"<br/>
[S Bhat] "[Compute Cache Architecture for the Acceleration of Mission-Critical Data Analytics](https://www.bnl.gov/modsim2019/files/talks/HermanLam.pdf)"<br/>
[D Azougagh] "[Compute-Line based Computational Memory Architecture supporting Binary Logic with two Coloring States](https://www.researchgate.net/profile/Driss_Azougagh/publication/334045880_Compute-Line_based_Computational_Memory_Architecture_supporting_Binary_Logic_with_two_Coloring_States/links/5d2dd2c5458515c11c362e72/Compute-Line-based-Computational-Memory-Architecture-supporting-Binary-Logic-with-two-Coloring-States.pdf)"<br/>
[X Tang] "[Computing with near data](https://dl.acm.org/doi/abs/10.1145/3376930.3376948)"<br/>
[J Choe] "[Concurrent data structures with near-data-processing: an architecture-aware implementation](https://dl.acm.org/doi/abs/10.1145/3323165.3323191)"<br/>
[김재은 ] "[Cooperative I/O with Near Data Processing](http://repository.hanyang.ac.kr/handle/20.500.11754/99777)"<br/>
[M Paradies ] "[CryoDrill: Near-Data Processing in Deep and Cold Storage Hierarchies.](http://cidrdb.org/cidr2019/gongshow/abstracts/cidr2019_48.pdf)"<br/>
[X Peng] "[DNN+ NeuroSim: An end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies](https://ieeexplore.ieee.org/abstract/document/8993491/)"<br/>
[MK Aguilera] "[Designing far memory data structures: Think outside the box](https://dl.acm.org/doi/abs/10.1145/3317550.3321433)"<br/>
[M Imani] "[Digitalpim: Digital-based processing in-memory for big data acceleration](https://dl.acm.org/doi/abs/10.1145/3299874.3319483)"<br/>
[F Chen] "[Efficient process-in-memory architecture design for unsupervised gan-based deep learning using reram](https://dl.acm.org/doi/abs/10.1145/3299874.3319482)"<br/>
[O Mutlu] "[Enabling practical processing in and near memory for data-intensive computing](https://dl.acm.org/doi/abs/10.1145/3316781.3323476)"<br/>
[최정민， 안수홍， 김선웅， 김형수， 고병일… ] "[Evaluation of Near Data Processing System for Gen-Z connected Storage Class Memory](http://www.dbpia.co.kr/Journal/articleDetail?nodeId=NODE09282155)"<br/>
[Z Ye] "[Evaluation of Single Event Effects in SRAM and RRAM Based Neuromorphic Computing System for Inference](https://ieeexplore.ieee.org/abstract/document/8720490/)"<br/>
[Y Zhao] "[Exploiting Near-Memory Processing Architectures for Bayesian Neural Networks Acceleration](https://ieeexplore.ieee.org/abstract/document/8839573/)"<br/>
[W Wen] "[Exploiting in-memory data patterns for performance improvement on crossbar resistive memory](https://ieeexplore.ieee.org/abstract/document/8832251/)"<br/>
[AF Laguna] "[Ferroelectric fet based in-memory computing for few-shot learning](https://dl.acm.org/doi/abs/10.1145/3299874.3319450)"<br/>
[V Dubeyko ] "[File System in Data-Centric Computing](https://arxiv.org/abs/1901.01340)"<br/>
[F Zokaee] "[Finder: Accelerating fm-index-based exact pattern matching in genomic sequences through reram technology](https://ieeexplore.ieee.org/abstract/document/8891663/)"<br/>
[M Imani] "[Floatpim: In-memory acceleration of deep neural network training with high precision](https://ieeexplore.ieee.org/abstract/document/8980299/)"<br/>
[V Narayanan ] "[Going Vertical: The Future of Electronics](https://info.computer.org/csdl/magazine/mi/2019/06/08894187/1eLvTHeOtKU)"<br/>
[F Cai] "[Harnessing intrinsic noise in memristor Hopfield neural networks for combinatorial optimization](https://arxiv.org/abs/1903.11194)"<br/>
[S Jain ] "[IN-MEMORY COMPUTING WITH CMOS AND EMERGING MEMORY TECHNOLOGIES](https://hammer.figshare.com/articles/IN-MEMORY_COMPUTING_WITH_CMOS_AND_EMERGING_MEMORY_TECHNOLOGIES/9939302/1)"<br/>
[J Woo] "[Impact of Selector Devices in Analog RRAM-Based Crossbar Arrays for Inference and Training of Neuromorphic System](https://ieeexplore.ieee.org/abstract/document/8734798/)"<br/>
[X Sun] "[Impact of non-ideal characteristics of resistive synaptic devices on implementing convolutional neural networks](https://ieeexplore.ieee.org/abstract/document/8787884/)"<br/>
[MF Ali] "[In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology](https://ieeexplore.ieee.org/abstract/document/8870210/)"<br/>
[MNO Sadiku] "[In-Memory computing](https://www.ijerat.com/index.php/ijerat/article/view/55)"<br/>
[H Kim] "[In-memory batch-normalization for resistive memory based binary neural network hardware](https://dl.acm.org/doi/abs/10.1145/3287624.3287718)"<br/>
[N Verma] "[In-memory computing: Advances and prospects](https://ieeexplore.ieee.org/abstract/document/8811809/)"<br/>
[S Liang] "[InS-DLA: An In-SSD Deep Learning Accelerator for Near-Data Processing](https://ieeexplore.ieee.org/abstract/document/8892166/)"<br/>
[L Fick] "[Introduction to Compute-in-Memory](https://ieeexplore.ieee.org/abstract/document/8780261/)"<br/>
[P Wang] "[Investigating Dynamic Minor Loop of Ferroelectric Capacitor](https://ieeexplore.ieee.org/abstract/document/8986179/)"<br/>
[J Saikia] "[K-nearest neighbor hardware accelerator using in-memory computing SRAM](https://ieeexplore.ieee.org/abstract/document/8824822/)"<br/>
[E Vasilakis] "[LLC-guided data migration in hybrid memory systems](https://ieeexplore.ieee.org/abstract/document/8820989/)"<br/>
[M Rao] "[Learning with Resistive Switching Neural Networks](https://ieeexplore.ieee.org/abstract/document/8993465/)"<br/>
[Z Yang ] "[Leveraging RRAM to Design Efficient Digital Circuits and Systems for Beyond Von Neumann in-Memory Computing](https://uwspace.uwaterloo.ca/handle/10012/14915)"<br/>
[B Crafton] "[Local Learning in RRAM Neural Networks with Sparse Direct Feedback Alignment](https://ieeexplore.ieee.org/abstract/document/8824820/)"<br/>
[Z Yang] "[Logic circuit and memory design for in-memory computing applications using bipolar RRAMs](https://ieeexplore.ieee.org/abstract/document/8702555/)"<br/>
[Z Zhao] "[Long short-term memory network design for analog computing](https://dl.acm.org/doi/abs/10.1145/3289393)"<br/>
[X Ding] "[Low-Power Resistive Switching Characteristic in HfO2/TiOx Bi-Layer Resistive Random-Access Memory](https://link.springer.com/content/pdf/10.1186/s11671-019-2956-4.pdf)"<br/>
[T Lindemann] "[MAGPIE: a scalable data storage system for efficient high volume data queries](https://dl.gi.de/handle/20.500.12116/21728)"<br/>
[Y Luo] "[MLP+ NeuroSimV3. 0: Improving On-chip Learning Performance with Device to Algorithm Optimizations](https://dl.acm.org/doi/abs/10.1145/3354265.3354266)"<br/>
[JV D'silva] "[Making an RDBMS data scientist friendly: advanced in-database interactive analytics with visualization support](https://dl.acm.org/doi/abs/10.14778/3352063.3352102)"<br/>
[YK Lee] "[Matrix Mapping on Crossbar Memory Arrays with Resistive Interconnects and Its Use in In-Memory Compression of Biosignals](https://www.mdpi.com/2072-666X/10/5/306)"<br/>
[A Willis] "[Measuring Compute-Reuse Opportunities for Video Processing Acceleration](https://ieeexplore.ieee.org/abstract/document/9020648/)"<br/>
[W Huangfu] "[Medal: Scalable dimm based near data processing accelerator for dna seeding algorithm](https://dl.acm.org/doi/abs/10.1145/3352460.3358329)"<br/>
[R Gauchi] "[Memory Sizing of a Scalable SRAM In-Memory Computing Tile Based Architecture](https://ieeexplore.ieee.org/abstract/document/8920373/)"<br/>
[Q Luo] "[Memory Switching and Threshold Switching in a 3D Nanoscaled NbOX System](https://ieeexplore.ieee.org/abstract/document/8693576/)"<br/>
[RB Brightwell ] "[Memory Technology Impacts on Current Near-Term and Future Systems.](https://www.osti.gov/servlets/purl/1641049)"<br/>
[S Corda] "[Memory and parallelism analysis using a platform-independent approach](https://dl.acm.org/doi/abs/10.1145/3323439.3323988)"<br/>
[M Itoh] "[Memristor cellular automata and memristor discrete-time cellular neural networks](https://link.springer.com/chapter/10.1007/978-3-319-76375-0_47)"<br/>
[S Srikanth] "[Metastrider: Architectures for scalable memory-centric reduction of sparse data streams](https://dl.acm.org/doi/abs/10.1145/3355396)"<br/>
[S Srinivasa] "[Monolithic 3D+ -IC based Reconfigurable Compute-in-Memory SRAM Macro](https://ieeexplore.ieee.org/abstract/document/8776506/)"<br/>
[T Vinçon] "[Moving processing to data: On the influence of processing in memory on data management](https://arxiv.org/abs/1905.04767)"<br/>
[J Sengupta] "[Multilevel Storage Cell Characterization and Behavior Modeling of a Crossbar Computational Array in ESF3 Flash Technology](https://ieeexplore.ieee.org/abstract/document/8693054/)"<br/>
[G Singh] "[NAPEL: Near-memory computing application performance prediction via ensemble learning](https://ieeexplore.ieee.org/abstract/document/8806888/)"<br/>
[G Singh] "[NARMADA: Near-memory horizontal diffusion accelerator for scalable stencil computations](https://ieeexplore.ieee.org/abstract/document/8892056/)"<br/>
[S Rheindt] "[NEMESYS: near-memory graph copy enhanced system-software](https://dl.acm.org/doi/abs/10.1145/3357526.3357545)"<br/>
[A Krause] "[NeMeSys-A Showcase of Data Oriented Near Memory Graph Processing](https://dl.acm.org/doi/abs/10.1145/3299869.3320226)"<br/>
[M Sun] "[Near-Data Prediction Based Speculative Optimization in a Distribution Environment](https://link.springer.com/chapter/10.1007/978-3-030-48513-9_9)"<br/>
[H Sun] "[Near-Data Processing-Enabled and Time-Aware Compaction Optimization for LSM-tree-based Key-Value Stores](https://dl.acm.org/doi/abs/10.1145/3337821.3337855)"<br/>
[AO Glova] "[Near-data acceleration of privacy-preserving biomarker search with 3D-stacked memory](https://ieeexplore.ieee.org/abstract/document/8715108/)"<br/>
[D Fujiki] "[Near-memory data transformation for efficient sparse matrix multi-vector multiplication](https://dl.acm.org/doi/abs/10.1145/3295500.3356154)"<br/>
[M Alian] "[Netdimm: Low-latency near-memory network interface architecture](https://dl.acm.org/doi/abs/10.1145/3352460.3358278)"<br/>
[W Cao] "[NeuADC: Neural network-inspired RRAM-based synthesizable analog-to-digital conversion with reconfigurable quantization support](https://ieeexplore.ieee.org/abstract/document/8714933/)"<br/>
[W Cao] "[NeuADC: Neural network-inspired synthesizable analog-to-digital conversion](https://ieeexplore.ieee.org/abstract/document/8747407/)"<br/>
[S Jain] "[Neural network accelerator design with resistive crossbars: Opportunities and challenges](https://ieeexplore.ieee.org/abstract/document/8865106/)"<br/>
[S Gupta] "[Nnpim: A processing in-memory architecture for neural network acceleration](https://ieeexplore.ieee.org/abstract/document/8658117/)"<br/>
[SK Thirumala] "[Non-Volatile Memory utilizing Reconfigurable Ferroelectric Transistors to enable Differential Read and Energy-Efficient In-Memory Computation](https://ieeexplore.ieee.org/abstract/document/8824948/)"<br/>
[A Amirany] "[Nonvolatile, spin-based, and low-power inexact full adder circuits for computing-in-memory image processing](https://www.worldscientific.com/doi/abs/10.1142/S2010324719500139)"<br/>
[X Song] "[Off-state operation of a three terminal ionic FET for logic-in-memory](https://ieeexplore.ieee.org/abstract/document/8834821/)"<br/>
[N Dey] "[On-chip learning in a conventional silicon MOSFET based Analog Hardware Neural Network](https://ieeexplore.ieee.org/abstract/document/8919088/)"<br/>
[X Peng] "[Optimizing weight mapping and data flow for convolutional neural networks on RRAM based processing-in-memory architecture](https://ieeexplore.ieee.org/abstract/document/8702715/)"<br/>
[T Hirtzlin] "[Outstanding bit error tolerance of resistive ram-based binarized neural networks](https://ieeexplore.ieee.org/abstract/document/8771544/)"<br/>
[I Yoon ] "[POST-CMOS MEMORY TECHNOLOGIES AND THEIR APPLICATIONS IN EMERGING COMPUTING MODELS](https://smartech.gatech.edu/handle/1853/61768)"<br/>
[J Choi] "[POSTER: GPU based near data processing for image processing with pattern aware data allocation and prefetching](https://ieeexplore.ieee.org/abstract/document/8891644/)"<br/>
[M Gries] "[Performance Evaluation and Feasibility Study of Near-data Processing on DRAM Modules (DIMM-NDP) for Scientific Applications](https://hal.archives-ouvertes.fr/hal-02100477/)"<br/>
[C Varnava ] "[Photonic devices compute in memory](https://www.nature.com/articles/s41928-019-0226-1)"<br/>
[J Anderson] "[Photonic processor for fully discretized neural networks](https://ieeexplore.ieee.org/abstract/document/8825106/)"<br/>
[YC Lo] "[Physically Tightly Coupled, Logically Loosely Coupled, Near-Memory BNN Accelerator (PTLL-BNN)](https://ieeexplore.ieee.org/abstract/document/8902909/)"<br/>
[J Sun] "[Physically Transient Resistive Switching Memory With Material Implication Operation](https://ieeexplore.ieee.org/abstract/document/8809718/)"<br/>
[H Cai] "[Pj-AxMTJ: Process-in-memory with Joint Magnetization Switching for Approximate Computing in Magnetic Tunnel Junction](https://ieeexplore.ieee.org/abstract/document/8839314/)"<br/>
[S Corda] "[Platform independent software analysis for near memory computing](https://ieeexplore.ieee.org/abstract/document/8875040/)"<br/>
[A Barredo] "[Poster: Spidre: Accelerating sparse memory access patterns](https://ieeexplore.ieee.org/abstract/document/8891062/)"<br/>
[NS Kim] "[Practical Near-Data Processing to Evolve Memory and Storage Devices into Mainstream Heterogeneous Computing Systems](https://ieeexplore.ieee.org/abstract/document/8807070/)"<br/>
[N Jao] "[Programmable non-volatile memory design featuring reconfigurable in-memory operations](https://ieeexplore.ieee.org/abstract/document/8702534/)"<br/>
[J Lister ] "[Project Report: Leveraging Near Memory Processing for Cuckoo Cycles](https://cs.brown.edu/research/pubs/theses/masters/2019/lister.jonathan.pdf)"<br/>
[S Gupta] "[RAPID: A ReRAM Processing in-Memory Architecture for DNA Sequence Alignment](https://ieeexplore.ieee.org/abstract/document/8824830/)"<br/>
[Y Gong] "[RNA: Reconfigurable LSTM Accelerator with Near Data Approximate Processing](https://ieeexplore.ieee.org/abstract/document/8977923/)"<br/>
[S Srinivasa] "[ROBIN: Monolithic-3D SRAM for enhanced robustness with in-memory computation support](https://ieeexplore.ieee.org/abstract/document/8648391/)"<br/>
[Q Wang] "[Re-tangle: A reram-based processing-in-memory architecture for transaction-based blockchain](https://ieeexplore.ieee.org/abstract/document/8942056/)"<br/>
[A Becher] "[ReProVide: Towards Utilizing Heterogeneous Partially Reconfigurable Architectures for Near-Memory Data Processing](https://dl.gi.de/handle/20.500.12116/21825)"<br/>
[B Wu] "[ReRAM crossbar-based analog computing architecture for naive Bayesian engine](https://ieeexplore.ieee.org/abstract/document/8988629/)"<br/>
[Z Zhang] "[Recent Advances in Compute-in-Memory Support for SRAM Using Monolithic 3-D Integration](https://ieeexplore.ieee.org/abstract/document/8894208/)"<br/>
[WJ Gallagher] "[Recent progress and next directions for embedded MRAM technology](https://ieeexplore.ieee.org/abstract/document/8777932/)"<br/>
[Z Lv] "[Safety monitoring of power industrial control terminals based on data cleaning](https://dl.acm.org/doi/abs/10.1145/3357777.3357781)"<br/>
[S Kareer] "[Single ended computational SRAM bit-cell](https://ieeexplore.ieee.org/abstract/document/8801735/)"<br/>
[M Torabzadehkashi ] "[SoC-Based In-Storage Processing: Bringing Flexibility and Efficiency to Near-Data Processing](https://escholarship.org/uc/item/40m4t7gp)"<br/>
[A Amirany] "[Spin-based fully nonvolatile full-adder circuit for computing in memory](https://www.worldscientific.com/doi/abs/10.1142/S2010324719500073)"<br/>
[ZI Chowdhury] "[Spintronic In-Memory Pattern Matching](https://ieeexplore.ieee.org/abstract/document/8890687/)"<br/>
[H Zhang] "[Spintronic processing unit in spin transfer torque magnetic random access memory](https://ieeexplore.ieee.org/abstract/document/8653474/)"<br/>
[W Shen] "[Stateful logic operations in one-transistor-one-resistor resistive random access memory array](https://ieeexplore.ieee.org/abstract/document/8781821/)"<br/>
[D Chen] "[Statistical caching for near memory management](https://dl.acm.org/doi/abs/10.1145/3357526.3357557)"<br/>
[M Alayan] "[Switching event detection and self-termination programming circuit for energy efficient reram memory arrays](https://ieeexplore.ieee.org/abstract/document/8680706/)"<br/>
[A Neelakantan] "[System-level MODSIM of CiM Architectures for Memory-Intensive Applications](https://par.nsf.gov/biblio/10185614)"<br/>
[N Jao] "[Technology-Assisted Computing-In-Memory Design for Matrix Multiplication Workloads](https://ieeexplore.ieee.org/abstract/document/9073662/)"<br/>
[Y Kwon] "[Tensordimm: A practical near-memory processing architecture for embeddings and tensor operations in deep learning](https://dl.acm.org/doi/abs/10.1145/3352460.3358284)"<br/>
[T Gokmen] "[The marriage of training and inference for scaled deep learning analog hardware](https://ieeexplore.ieee.org/abstract/document/8993573/)"<br/>
[M Marinella] "[Toward an Analog Neural Accelerator with 10 fJ per Operation using Resistive Synaptic Devices.](https://www.osti.gov/servlets/purl/1641231)"<br/>
[I Kataeva] "[Towards the development of analog neuromorphic chip prototype with 2.4 M integrated memristors](https://ieeexplore.ieee.org/abstract/document/8702125/)"<br/>
[MJ Rasch] "[Training Large-scale Artificial Neural Networks on Simulated Resistive Crossbar Arrays](https://ieeexplore.ieee.org/abstract/document/8894491/)"<br/>
[MJ Rasch] "[Training large-scale ANNs on simulated resistive crossbar arrays](https://arxiv.org/abs/1906.02698)"<br/>
[M Zabihi] "[True in-memory computing with the CRAM: From technology to applications](https://dl.acm.org/doi/pdf/10.1145/3299874.3319451)"<br/>
[TKT Hyoung ] "[Tutorial 1A: Design of ultra-low power SRAM for IoT, security and computation-in-memory](https://ieeexplore.ieee.org/abstract/document/9087943/)"<br/>
[M Zabihi] "[Using spin-Hall MTJs to build an energy-efficient in-memory computation platform](https://ieeexplore.ieee.org/abstract/document/8697377/)"<br/>
[A Agrawal] "[Xcel-RAM: Accelerating binary neural networks in high-throughput SRAM compute arrays](https://ieeexplore.ieee.org/abstract/document/8698312/)"<br/>
[F Chen] "[Zara: A novel zero-free dataflow accelerator for generative adversarial networks in 3d reram](https://dl.acm.org/doi/abs/10.1145/3316781.3317936)"<br/>
[T Vinçon] "[nativeNDP: processing big data analytics on native storage nodes](https://link.springer.com/chapter/10.1007/978-3-030-28730-6_9)"<br/>
[G Khurana] "[non-polar and complementary Resistive Switching characteristics in Graphene oxide devices with Gold nanoparticles: Diverse Approach for Device …](https://www.nature.com/articles/s41598-019-51538-6)"<br/>
# [Year - 2020](#2020)
[TC Chang] "[13.4 A 22nm 1Mb 1024b-Read and Near-Memory-Computing Dual-Mode STT-MRAM Macro with 42.6 GB/s Read Bandwidth for Security-Aware Mobile Devices](https://ieeexplore.ieee.org/abstract/document/9063072/)"<br/>
[JW Su] "[15.2 A 28nm 64Kb Inference-Training Two-Way Transpose Multibit 6T SRAM Compute-in-Memory Macro for AI Edge Chips](https://ieeexplore.ieee.org/abstract/document/9062949/)"<br/>
[Q Dong] "[15.3 A 351TOPS/W and 372.4 GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine-Learning Applications](https://ieeexplore.ieee.org/abstract/document/9062985/)"<br/>
[CX Xue] "[15.4 A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS/W for Multibit MAC Computing for Tiny AI Edge Devices](https://ieeexplore.ieee.org/abstract/document/9063078/)"<br/>
[X Si] "[15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips](https://ieeexplore.ieee.org/abstract/document/9062995/)"<br/>
[Y Su] "[31.2 CIM-Spin: A 0.5-to-1.2 V Scalable Annealing Processor Using Digital Compute-In-Memory Spin Operators and Register-Based Spins for Combinatorial …](https://ieeexplore.ieee.org/abstract/document/9062938/)"<br/>
[W Wan] "[33.1 A 74 TMACS/W CMOS-RRAM Neurosynaptic Core with Dynamically Reconfigurable Dataflow and In-situ Transposable Weights for Probabilistic Graphical …](https://ieeexplore.ieee.org/abstract/document/9062979/)"<br/>
[Q Liu] "[33.2 A Fully Integrated Analog ReRAM Based 78.4 TOPS/W Compute-In-Memory Chip with Fully Parallel MAC Computing](https://ieeexplore.ieee.org/abstract/document/9062953/)"<br/>
[K Yamamoto] "[7.3 STATICA: A 512-Spin 0.25 M-Weight Full-Digital Annealing Processor with a Near-Memory All-Spin-Updates-at-Once Architecture for Combinatorial Optimization …](https://ieeexplore.ieee.org/abstract/document/9062965/)"<br/>
[P Shukla] "[: Markov Chain Monte Carlo Sampling in SRAM for Fast Bayesian Inference](https://arxiv.org/abs/2003.02629)"<br/>
[C Yu] "[A 16K Current-Based 8T SRAM Compute-In-Memory Macro with Decoupled Read/Write and 1-5bit Column ADC](https://ieeexplore.ieee.org/abstract/document/9075883/)"<br/>
[HE Sumbul] "[A 2.9–33.0 TOPS/W Reconfigurable 1-D/2-D Compute-Near-Memory Inference Accelerator in 10-nm FinFET CMOS](https://ieeexplore.ieee.org/abstract/document/9134388/)"<br/>
[YC Chiu] "[A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors](https://ieeexplore.ieee.org/abstract/document/9140004/)"<br/>
[N Cao] "[A 65nm Image Processing SoC Supporting Multiple DNN Models and Real-Time Computation-Communication Trade-Off Via Actor-Critical Neuro-Controller](https://ieeexplore.ieee.org/abstract/document/9162878/)"<br/>
[JK Eshraghian] "[A Behavioral Model of Digital Resistive Switching for Systems Level DNN Acceleration](https://ieeexplore.ieee.org/abstract/document/9031725/)"<br/>
[ZI Chowdhury] "[A DNA Read Alignment Accelerator Based on Computational RAM](https://ieeexplore.ieee.org/abstract/document/9064820/)"<br/>
[JM Correll] "[A Fully Integrated Reprogrammable CMOS-RRAM Compute-in-Memory Coprocessor for Neuromorphic Applications](https://www.computer.org/csdl/journal/dc/2020/01/09085353/1kerv9PfCr6)"<br/>
[ET Upchurch ] "[A Migratory Near Memory Processing Architecture Applied to Big Data Problems](https://arxiv.org/abs/2003.09074)"<br/>
[J Reuben] "[A Parallel-friendly Majority Gate to Accelerate In-memory Computation](https://ieeexplore.ieee.org/abstract/document/9153277/)"<br/>
[H Jia] "[A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing](https://ieeexplore.ieee.org/abstract/document/9082159/)"<br/>
[WC Wei] "[A Relaxed Quantization Training Method for Hardware Limitations of Resistive Random Access Memory (ReRAM)-Based Computing-in-Memory](https://ieeexplore.ieee.org/abstract/document/9085999/)"<br/>
[LR Everson] "[A Shortest Path Finding Time-based Accelerator Core with Built-in Gravity Control and Buffer Zone for Smooth 3D Navigation](https://ieeexplore.ieee.org/abstract/document/9097891/)"<br/>
[T Zanotti] "[A Smart Logic-in-Memory Architecture for Low-Power non-von Neumann Computing](https://ieeexplore.ieee.org/abstract/document/9066953/)"<br/>
[H Wang] "[A new MRAM-based process in-memory accelerator for efficient neural network training with floating point precision](https://arxiv.org/abs/2003.01551)"<br/>
[O Krestinskaya] "[AM-DCGAN: Analog Memristive Hardware Accelerator for Deep Convolutional Generative Adversarial Networks](https://arxiv.org/abs/2007.12063)"<br/>
[Y Luo] "[Accelerating Deep Neural Network In-Situ Training With Non-Volatile and Volatile Memory Based Hybrid Precision Synapses](https://ieeexplore.ieee.org/abstract/document/9109723/)"<br/>
[Z Wan] "[Accuracy and Resiliency of Analog Compute-in-Memory Inference Engines](https://arxiv.org/abs/2008.02400)"<br/>
[Y Zhang] "[An 8-bit In Resistive Memory Computing Core with Regulated Passive Neuron and Bit Line Weight Mapping](https://arxiv.org/abs/2008.11669)"<br/>
[G Saha] "[An Energy-Efficient and High Throughput in-Memory Computing Bit-Cell With Excellent Robustness Under Process Variations for Binary Neural Network](https://ieeexplore.ieee.org/abstract/document/9091590/)"<br/>
[M Zabihi] "[Analyzing the Effects of Interconnect Parasitics in the STT CRAM In-memory Computational Platform](https://ieeexplore.ieee.org/abstract/document/9056847/)"<br/>
[MMA Taha] "[Approximate memristive in-memory Hamming distance circuit](https://dl.acm.org/doi/abs/10.1145/3371391)"<br/>
[Y Luo] "[Benchmark Non-volatile and Volatile Memory Based Hybrid Precision Synapses for In-situ Deep Neural Network Training](https://ieeexplore.ieee.org/abstract/document/9045288/)"<br/>
[A Lu] "[Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint](https://ieeexplore.ieee.org/abstract/document/9121769/)"<br/>
[J Reuben ] "[Binary Addition in Resistance Switching Memory Array by Sensing Majority](https://www.mdpi.com/2072-666X/11/5/496)"<br/>
[K Lee] "[Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision](https://arxiv.org/abs/2008.03378)"<br/>
[B Crafton] "[Breaking Barriers: Maximizing Array Utilization for Compute In-Memory Fabrics](https://arxiv.org/abs/2008.06741)"<br/>
[S JAIN] "[Broad-Purpose In-Memory Computing for Signal Monitoring and Machine Learning Workloads Based on Commercial Bitcell](https://scholarbank.nus.edu.sg/handle/10635/172973)"<br/>
[Z Jiang] "[C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism](https://ieeexplore.ieee.org/abstract/document/9094713/)"<br/>
[A Agrawal] "[CASH-RAM: Enabling In-Memory Computations for Edge Inference using Charge Accumulation and Sharing in Standard 8T-SRAM Arrays](https://ieeexplore.ieee.org/abstract/document/9158004/)"<br/>
[H Jiang] "[CIMAT: A Compute-In-Memory Architecture for On-chip Training Based on Transpose SRAM Arrays](https://ieeexplore.ieee.org/abstract/document/9035482/)"<br/>
[JM Hung] "[Challenges and Trends inDeveloping Nonvolatile Memory-Enabled Computing Chips for Intelligent Edge Devices](https://ieeexplore.ieee.org/abstract/document/9031750/)"<br/>
[K Bu] "[CiMC: A Computing-in-Memory Controller for Memristive Crossbar Array](https://iopscience.iop.org/article/10.1088/1757-899X/768/5/052044/meta)"<br/>
[Y GUAN] "[Co-Design of Binary Processing in Memory ReRAM Array and DNN Model Optimization Algorithm](https://www.jstage.jst.go.jp/article/transele/advpub/0/advpub_2019ECP5046/_article/-char/ja/)"<br/>
[JP Noel] "[Computational SRAM design automation using pushed-rule bitcells for energy-efficient vector processing](https://ieeexplore.ieee.org/abstract/document/9116506/)"<br/>
[S Yu] "[Compute-in-Memory with Emerging Nonvolatile-Memories: Challenges and Prospects](https://ieeexplore.ieee.org/abstract/document/9075887/)"<br/>
[B Crafton] "[Counting Cards: Exploiting Weight and Variance Distributions for Robust Compute In-Memory](https://arxiv.org/abs/2006.03117)"<br/>
[SK Gonugondla ] "[Cross-layer methods for energy-efficient inference using in-memory architectures](https://www.ideals.illinois.edu/handle/2142/107929)"<br/>
[X Peng] "[DNN+ NeuroSim V2. 0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-chip Training](https://arxiv.org/abs/2003.06471)"<br/>
[N Lazarev] "[Dagger: Towards Efficient RPCs in Cloud Microservices with Near-Memory Reconfigurable NICs](https://arxiv.org/abs/2007.08622)"<br/>
[SM Nair] "[Defect Characterization and Test Generation for Spintronic-based Compute-In-Memory](https://ieeexplore.ieee.org/abstract/document/9131582/)"<br/>
[Q Huo] "[Demonstration of 3D Convolution Kernel Function Based on 8-Layer 3D Vertical Resistive Random Access Memory](https://ieeexplore.ieee.org/abstract/document/8976129/)"<br/>
[M Rakka] "[Design Exploration of Sensing Techniques in 2T-2R Resistive Ternary CAMs](https://ieeexplore.ieee.org/abstract/document/9170631/)"<br/>
[W Jiang] "[Device-circuit-architecture co-exploration for computing-in-memory neural accelerators](https://ieeexplore.ieee.org/abstract/document/9082822/)"<br/>
[P Wang] "[Drain–erase scheme in ferroelectric field-effect transistor—Part I: Device characterization](https://ieeexplore.ieee.org/abstract/document/8998166/)"<br/>
[HE Yantır] "[Efficient Acceleration of Stencil Applications through In-Memory Computing](https://www.mdpi.com/2072-666X/11/6/622)"<br/>
[T Soliman] "[Efficient FeFET Crossbar Accelerator for Binary Neural Networks](https://ieeexplore.ieee.org/abstract/document/9153222/)"<br/>
[D Brooks] "[Emerging neural workloads and their impact on hardware](https://ieeexplore.ieee.org/abstract/document/9116435/)"<br/>
[N Challapalle] "[FARM: A Flexible Accelerator for Recurrent and Memory Augmented Neural Networks](https://link.springer.com/article/10.1007/s11265-020-01555-w)"<br/>
[L Shang] "[Fast Linear Programming Optimization Using Crossbar-Based Analog Accelerator](https://ieeexplore.ieee.org/abstract/document/9154984/)"<br/>
[M Lee] "[FeFET-based low-power bitwise logic-in-memory with direct write-back and data-adaptive dynamic sensing interface](https://dl.acm.org/doi/abs/10.1145/3370748.3406572)"<br/>
[J Hur] "[Ferroelectric Tunnel Junction Optimization by Plasma-Enhanced Atomic Layer Deposition](https://ieeexplore.ieee.org/abstract/document/9131649/)"<br/>
[H Williams] "[Forget Failure: Exploiting SRAM Data Remanence for Low-overhead Intermittent Computation](https://dl.acm.org/doi/abs/10.1145/3373376.3378478)"<br/>
[X Qian] "[Guest Editors' Introduction to the Special Issue on Machine Learning Architectures and Accelerators](https://store.computer.org/csdl/journal/tc/2020/07/09112813/1kwiDWHp32g)"<br/>
[E Vasilakis] "[Hybrid2: Combining Caching and Migration in Hybrid Memory Systems](https://ieeexplore.ieee.org/abstract/document/9065506/)"<br/>
[M Ali] "[IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array](https://ieeexplore.ieee.org/abstract/document/9050543/)"<br/>
[AK Rajput] "[Implementation of Boolean and Arithmetic Functions with 8T SRAM Cell for In-Memory Computation](https://ieeexplore.ieee.org/abstract/document/9154137/)"<br/>
[Y Xi] "[In-Memory Learning With Analog Resistive Switching Memory: A Review and Perspective](https://ieeexplore.ieee.org/abstract/document/9138706/)"<br/>
[Z Sun] "[In-Memory PageRank Accelerator With a Cross-Point Array of Resistive Memories](https://ieeexplore.ieee.org/abstract/document/8982173/)"<br/>
[A Kumar] "[In-memory Implementation of On-chip Trainable and Scalable ANN for AI/ML Applications](https://arxiv.org/abs/2005.09526)"<br/>
[Z Sun] "[In-memory PageRank using a Crosspoint Array of Resistive Switching Memory (RRAM) devices](https://ieeexplore.ieee.org/abstract/document/9073964/)"<br/>
[G Karunaratne] "[In-memory hyperdimensional computing](https://www.nature.com/articles/s41928-020-0410-3)"<br/>
[B Penkovsky] "[In-memory resistive ram implementation of binarized neural networks for medical applications](https://ieeexplore.ieee.org/abstract/document/9116439/)"<br/>
[T Dalgaty] "[In-situ learning harnessing intrinsic resistive memory variability through Markov Chain Monte Carlo Sampling](https://arxiv.org/abs/2001.11426)"<br/>
[H Cai] "[Interplay Bitwise Operation in Emerging MRAM for Efficient In-memory Computing](https://link.springer.com/article/10.1007/s42514-020-00045-6)"<br/>
[P Wang] "[Investigating Ferroelectric Minor Loop Dynamics and History Effect--Part II: Physical Modeling and Impact on Neural Network Training](https://ieeexplore.ieee.org/abstract/document/9154560/)"<br/>
[E Lockerman] "[Livia: Data-Centric Computing Throughout the Memory Hierarchy](https://dl.acm.org/doi/abs/10.1145/3373376.3378497)"<br/>
[A Laborieux] "[Low Power In-Memory Implementation of Ternary Neural Networks with Resistive RAM-Based Synapse](https://ieeexplore.ieee.org/abstract/document/9073877/)"<br/>
[KA Ali] "[Memristive Computational Memory Using Memristor Overwrite Logic (MOL)](https://ieeexplore.ieee.org/abstract/document/9160878/)"<br/>
[L Shang] "[Memristor-Based Analog Recursive Computation Circuit for Linear Programming Optimization](https://ieeexplore.ieee.org/abstract/document/9094179/)"<br/>
[F Zhang] "[Mitigate Parasitic Resistance in Resistive Crossbar-based Convolutional Neural Networks](https://dl.acm.org/doi/abs/10.1145/3371277)"<br/>
[N Farahpour ] "[Modeling and Optimization of Accelerator-Rich Architectures for Near Data Processing](https://escholarship.org/uc/item/27n5j5d0)"<br/>
[CC Wang] "[Multifunctional In-Memory Computation Architecture Using Single-Ended Disturb-Free 6T SRAM](https://link.springer.com/chapter/10.1007/978-981-15-1289-6_5)"<br/>
[DK Lee] "[Multilevel Switching Characteristics of Si3N4-Based Nano-Wedge Resistive Switching Memory and Array Simulation for In-Memory Computing Application](https://www.mdpi.com/2079-9292/9/8/1228)"<br/>
[S Lashkare] "[Nanoscale Side-Contact Enabled Three Terminal Pr0. 7Ca0. 3MnO3 Resistive Random Access Memory for In-Memory Computing](https://ieeexplore.ieee.org/abstract/document/9145738/)"<br/>
[SH Lee] "[Nanoscale resistive switching devices for memory and computing applications](https://link.springer.com/article/10.1007/s12274-020-2616-0)"<br/>
[BY Cho] "[Near Data Acceleration with Concurrent Host Access](https://ieeexplore.ieee.org/abstract/document/9138972/)"<br/>
[S Corda] "[Near Memory Acceleration on High Resolution Radio Astronomy Imaging](https://arxiv.org/abs/2005.04098)"<br/>
[N Alachiotis] "[Near-memory Acceleration for Scalable Phylogenetic Inference](https://dl.acm.org/doi/abs/10.1145/3373087.3375364)"<br/>
[H Abunahla] "[NeuroMem: Analog Graphene-Based Resistive Memory for Artificial Neural Networks](https://www.nature.com/articles/s41598-020-66413-y)"<br/>
[S Huang] "[New Security Challenges on Machine Learning Inference Engine: Chip Cloning and Model Reverse Engineering](https://arxiv.org/abs/2003.09739)"<br/>
[SH Seo] "[New results from RENO using 1500 days of data](https://iopscience.iop.org/article/10.1088/1742-6596/1342/1/012045/meta)"<br/>
[T Vinçon] "[On the Necessity of Explicit Cross-Layer Data Formats in Near-Data Processing Systems](https://ieeexplore.ieee.org/abstract/document/9094112/)"<br/>
[D Lee] "[Optimizing Data Movement with Near-Memory Acceleration of In-memory DBMS.](https://www.researchgate.net/profile/Donghun_Lee11/publication/340472621_Optimizing_Data_Movement_with_Near-Memory_Acceleration_of_In-memory_DBMS/links/5e8be614299bf1307983e0fb/Optimizing-Data-Movement-with-Near-Memory-Acceleration-of-In-memory-DBMS.pdf)"<br/>
[S Angizi] "[PIM-Aligner: a processing-in-MRAM platform for biological sequence alignment](https://ieeexplore.ieee.org/abstract/document/9116303/)"<br/>
[F Chen] "[Parc: A processing-in-cam architecture for genomic long read pairwise alignment using reram](https://ieeexplore.ieee.org/abstract/document/9045555/)"<br/>
[T Cao] "[Performance Analysis of Convolutional Neural Network Using Multi-level Memristor Crossbar for Edge Computing](https://ieeexplore.ieee.org/abstract/document/9081857/)"<br/>
[S Jain] "[Processor Energy-Performance Range Extension Beyond Voltage Scaling via Drop-In Methodologies](https://ieeexplore.ieee.org/abstract/document/9138436/)"<br/>
[M Ali] "[RAMANN: in-SRAM differentiable memory computations for memory-augmented neural networks](https://dl.acm.org/doi/abs/10.1145/3370748.3406574)"<br/>
[F Zayer] "[RRAM Crossbar-Based In-Memory Computation of Anisotropic Filters for Image Preprocessingloa](https://ieeexplore.ieee.org/abstract/document/9122505/)"<br/>
[L Ke] "[Recnmp: Accelerating personalized recommendation with near-memory processing](https://ieeexplore.ieee.org/abstract/document/9138955/)"<br/>
[S Lyu ] "[Reconfigurable digital compute-in-memory circuit designs for solving combinatorial optimization problems](https://dr.ntu.edu.sg/handle/10356/140694)"<br/>
[R Gauchi] "[Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorization](https://dl.acm.org/doi/abs/10.1145/3370748.3406550)"<br/>
[Z Wang] "[Resistive switching materials for information processing](https://www.nature.com/articles/s41578-019-0159-3)"<br/>
[N Surana] "[Robust and high-performance 12-T interlocked SRAM for in-memory computing](https://ieeexplore.ieee.org/abstract/document/9116361/)"<br/>
[D Roy] "[Robustness Hidden in Plain Sight: Can Analog Computing Defend Against Adversarial Attacks?](https://arxiv.org/abs/2008.12016)"<br/>
[S Gupta] "[Scrimp: A general stochastic computing architecture using reram in-memory processing](https://ieeexplore.ieee.org/abstract/document/9116338/)"<br/>
[M Zou] "[Security enhancement for RRAM computing system through obfuscating crossbar row connections](https://ieeexplore.ieee.org/abstract/document/9116549/)"<br/>
[S Sheikhfaal] "[Short-Term Long-Term Compute-in-Memory Architecture: A Hybrid Spin/CMOS Approach Supporting Intrinsic Consolidation](https://ieeexplore.ieee.org/abstract/document/9047968/)"<br/>
[Z He] "[Sparse BD-Net: a multiplication-less DNN with sparse binarized depth-wise separable convolution](https://dl.acm.org/doi/abs/10.1145/3369391)"<br/>
[S Yu ] "[Special Topic on Exploratory Devices and Circuits for Compute-in-Memory](https://ieeexplore.ieee.org/abstract/document/9133210/)"<br/>
[S Gao] "[Superior Data Retention of Programmable Linear RAM (PLRAM) for Compute-in-Memory Application](https://ieeexplore.ieee.org/abstract/document/9129572/)"<br/>
[K Vadivel] "[TDO-CIM: transparent detection and offloading for computation in-memory](https://ieeexplore.ieee.org/abstract/document/9116464/)"<br/>
[S Jain] "[TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks](https://ieeexplore.ieee.org/abstract/document/9097464/)"<br/>
[C Münch] "[Tolerating Retention Failures in Neuromorphic Fabric based on Emerging Resistive Memories](https://ieeexplore.ieee.org/abstract/document/9045339/)"<br/>
[C Liu] "[Two-dimensional materials for next-generation computing technologies](https://www.nature.com/articles/s41565-020-0724-3)"<br/>
[HH Le] "[Ultralow Power Neuromorphic Accelerator for Deep Learning Using Ni/HfO2/TiN Resistive Random Access Memory](https://ieeexplore.ieee.org/abstract/document/9117915/)"<br/>
[SK Thirumala] "[Valley-Coupled-Spintronic Non-Volatile Memories with Compute-In-Memory Support](https://ieeexplore.ieee.org/abstract/document/9151383/)"<br/>
[S Rheindt] "[X-CEL: A Method to Estimate Near-Memory Acceleration Potential in Tile-Based MPSoCs](https://link.springer.com/chapter/10.1007/978-3-030-52794-5_9)"<br/>
[S Yin] "[XNOR-SRAM: In-memory computing SRAM macro for binary/ternary deep neural networks](https://ieeexplore.ieee.org/abstract/document/8959407/)"<br/>
[P Gu] "[iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank Architecture](https://ieeexplore.ieee.org/abstract/document/9138985/)"<br/>
[T Vinçon] "[nKV: near-data processing with KV-stores on native computational storage](https://dl.acm.org/doi/abs/10.1145/3399666.3399934)"<br/>
