strict digraph "" {
	node [label="\N"];
	"1316:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38ecf890>",
		fillcolor=springgreen,
		label="1316:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1317:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0a38eba090>",
		fillcolor=turquoise,
		label="1317:BL
csr0 <= 13'h0;
csr1 <= 13'h0;
ots_stop <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38eba0d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0a38eba210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38eba350>]",
		style=filled,
		typ=Block];
	"1316:IF" -> "1317:BL"	 [cond="['rst']",
		label="(!rst)",
		lineno=1316];
	"1323:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38ecf550>",
		fillcolor=springgreen,
		label="1323:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1316:IF" -> "1323:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1316];
	"1324:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0a38ecf9d0>",
		fillcolor=turquoise,
		label="1324:BL
csr0 <= din[12:0];
ots_stop <= din[13];
csr1 <= din[27:15];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ecfb50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0a38ecfc90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ecfa50>]",
		style=filled,
		typ=Block];
	"Leaf_1314:AL"	 [def_var="['csr0', 'csr1', 'ots_stop']",
		label="Leaf_1314:AL"];
	"1324:BL" -> "Leaf_1314:AL"	 [cond="[]",
		lineno=None];
	"1317:BL" -> "Leaf_1314:AL"	 [cond="[]",
		lineno=None];
	"1331:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ecf4d0>",
		fillcolor=firebrick,
		label="1331:NS
csr1[8:7] <= 2'b01;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ecf4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1331:NS" -> "Leaf_1314:AL"	 [cond="[]",
		lineno=None];
	"1314:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38eba550>",
		clk_sens=True,
		fillcolor=gold,
		label="1314:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['out_to_small', 'rst', 'din', 'we0', 'ots_stop']"];
	"1314:AL" -> "1316:IF"	 [cond="[]",
		lineno=None];
	"1323:IF" -> "1324:BL"	 [cond="['we0']",
		label=we0,
		lineno=1323];
	"1330:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38ecf8d0>",
		fillcolor=springgreen,
		label="1330:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1323:IF" -> "1330:IF"	 [cond="['we0']",
		label="!(we0)",
		lineno=1323];
	"1330:IF" -> "1331:NS"	 [cond="['ots_stop', 'out_to_small']",
		label="(ots_stop && out_to_small)",
		lineno=1330];
}
