
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.246210                       # Number of seconds simulated
sim_ticks                                246210076500                       # Number of ticks simulated
final_tick                               246210076500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 241862                       # Simulator instruction rate (inst/s)
host_op_rate                                   261102                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              177701470                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671136                       # Number of bytes of host memory used
host_seconds                                  1385.53                       # Real time elapsed on the host
sim_insts                                   335106669                       # Number of instructions simulated
sim_ops                                     361763017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           10624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22400                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 556                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              90979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              43150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         10398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                144527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         90979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            90979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             90979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             43150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        10398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               144527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         557                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  35648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   35648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  246210067500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   557                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.259259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.635230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.972448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           39     36.11%     36.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           21     19.44%     55.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     17.59%     73.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      4.63%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      6.48%     84.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.85%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      3.70%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.93%     90.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      9.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          108                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10504000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                20947750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2785000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18858.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37608.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      438                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  442028846.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   499800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2334780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4404960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               282720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        12277800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5766240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      59078962080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            59109688380                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.078266                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         246199546250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       559000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2092000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 246157739000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     15015500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7731000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     26940000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   349860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   166980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1635060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3131580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               275520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         8698770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3216960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      59082561540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            59103109470                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.051545                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         246202492000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       600500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 246175039000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      8378000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5678000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     19075000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               121756964                       # Number of BP lookups
system.cpu.branchPred.condPredicted          94581527                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           6222794                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            106425931                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                81398944                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.484127                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                15330952                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             107                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              106                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      2459300                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu.branchPred.allExpertsSame         33924863                       # Number of times all experts voted in the same direction.
system.cpu.branchPred.lowWeightExpertsWon            0                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        492420154                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6231146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      750701318                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   121756964                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           96729897                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     479931853                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                12446818                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          433                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 238694550                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   198                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          492386869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.614244                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.265615                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                135049870     27.43%     27.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                120804553     24.53%     51.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 35569271      7.22%     59.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                200963175     40.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            492386869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.247262                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.524514                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 54760659                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             222007340                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 158196691                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              51198945                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                6223234                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             57769834                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   176                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              571823728                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              22901755                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                6223234                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 95743944                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                44813321                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles      127583499                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 165079062                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              52943809                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              529189462                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               6450854                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              26666129                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3333163                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1259                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                5                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           571049942                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             821400670                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        649416482                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups              119                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             391845773                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                179204169                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            6752666                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        6752641                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 105861511                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            138504424                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            62427994                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          37775321                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3333327                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  514959115                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             5182058                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 475157776                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           9938824                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       158378155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     99965663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         739494                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     492386869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.965009                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.949474                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           197517349     40.11%     40.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           145150865     29.48%     69.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           121921542     24.76%     94.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25024625      5.08%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2772488      0.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       492386869                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                22046047     11.12%     11.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv               116663448     58.87%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               43037821     21.72%     91.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              16429998      8.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             249268510     52.46%     52.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             14442538      3.04%     55.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              15554927      3.27%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   13      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  10      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            138503518     29.15%     87.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            57388233     12.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              475157776                       # Type of FU issued
system.cpu.iq.rate                           0.964944                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   198177318                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.417077                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1650818361                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         678519829                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    459672070                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              673334980                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         57775159                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     50742081                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          603                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     19477616                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            53                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                6223234                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                14813236                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    37                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           520141185                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             138504424                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             62427994                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            5182057                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    37                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            603                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        6222403                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          239                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              6222642                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             463006100                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             135169720                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          12151676                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            12                       # number of nop insts executed
system.cpu.iew.exec_refs                    192557271                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 66648533                       # Number of branches executed
system.cpu.iew.exec_stores                   57387551                       # Number of stores executed
system.cpu.iew.exec_rate                     0.940266                       # Inst execution rate
system.cpu.iew.wb_sent                      459672280                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     459672151                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 314645088                       # num instructions producing a value
system.cpu.iew.wb_consumers                 468012565                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.933496                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.672301                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       148593962                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         4442564                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6222619                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    471350399                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.767503                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.398661                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    273909753     58.11%     58.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    127438583     27.04%     85.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     35682995      7.57%     92.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     16662168      3.53%     96.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4347106      0.92%     97.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3607673      0.77%     97.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           48      0.00%     97.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        71720      0.02%     97.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      9630353      2.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    471350399                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            335106670                       # Number of instructions committed
system.cpu.commit.committedOps              361763018                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      130712721                       # Number of memory references committed
system.cpu.commit.loads                      87762343                       # Number of loads committed
system.cpu.commit.membars                     4442552                       # Number of memory barriers committed
system.cpu.commit.branches                   55613014                       # Number of branches committed
system.cpu.commit.vec_insts                        80                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 326141906                       # Number of committed integer instructions.
system.cpu.commit.function_calls              6663899                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        204386441     56.50%     56.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        14442537      3.99%     60.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         12221269      3.38%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              13      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             10      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        87762343     24.26%     88.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       42950378     11.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         361763018                       # Class of committed instruction
system.cpu.commit.bw_lim_events               9630353                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    972076883                       # The number of ROB reads
system.cpu.rob.rob_writes                  1041750430                       # The number of ROB writes
system.cpu.timesIdled                             280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           33285                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   335106669                       # Number of Instructions Simulated
system.cpu.committedOps                     361763017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.469443                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.469443                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.680530                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.680530                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                553287341                       # number of integer regfile reads
system.cpu.int_regfile_writes               352664889                       # number of integer regfile writes
system.cpu.vec_regfile_reads                      108                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      53                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 141979716                       # number of cc regfile reads
system.cpu.cc_regfile_writes                135315999                       # number of cc regfile writes
system.cpu.misc_regfile_reads               462278970                       # number of misc regfile reads
system.cpu.misc_regfile_writes                8885103                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse           183.993851                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           120344268                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               200                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          601721.340000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   183.993851                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.179681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.179681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.194336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         240690000                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        240690000                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     72212386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        72212386                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     38507350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38507350                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      5181981                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      5181981                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data      4442551                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      4442551                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     110719736                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110719736                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    110719736                       # number of overall hits
system.cpu.dcache.overall_hits::total       110719736                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           153                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            630                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          630                       # number of overall misses
system.cpu.dcache.overall_misses::total           630                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     11658000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11658000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     21284968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21284968                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       166000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       166000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     32942968                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32942968                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     32942968                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32942968                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     72212539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     72212539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     38507827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     38507827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data      5181983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      5181983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data      4442551                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      4442551                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    110720366                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110720366                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    110720366                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110720366                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76196.078431                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76196.078431                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44622.574423                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44622.574423                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        83000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        83000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52290.425397                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52290.425397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52290.425397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52290.425397                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1855                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.815789                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          378                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          431                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          431                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           99                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          199                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          199                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6242968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6242968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     14704968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14704968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     14704968                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14704968                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        84620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        84620                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63060.282828                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63060.282828                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        91000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        91000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73894.311558                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73894.311558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73894.311558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73894.311558                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                59                       # number of replacements
system.cpu.icache.tags.tagsinuse           264.989694                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           238694114                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          672377.785915                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   264.989694                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.517558                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.517558                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         477389455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        477389455                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    238694114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       238694114                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     238694114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        238694114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    238694114                       # number of overall hits
system.cpu.icache.overall_hits::total       238694114                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          436                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           436                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          436                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            436                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          436                       # number of overall misses
system.cpu.icache.overall_misses::total           436                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     33562491                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33562491                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     33562491                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33562491                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     33562491                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33562491                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    238694550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    238694550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    238694550                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    238694550                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    238694550                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    238694550                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76978.190367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76978.190367                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 76978.190367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76978.190367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 76978.190367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76978.190367                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        10510                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                99                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   106.161616                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           59                       # number of writebacks
system.cpu.icache.writebacks::total                59                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           80                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           80                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     28013491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28013491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     28013491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28013491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     28013491                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28013491                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78689.581461                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78689.581461                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78689.581461                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78689.581461                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78689.581461                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78689.581461                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              226                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 244                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    28                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    29.452246                       # Cycle average of tags in use
system.l2.tags.total_refs                           2                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        60                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.033333                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       22.452264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     6.999982                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000899                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000214                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001617                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5010                       # Number of tag accesses
system.l2.tags.data_accesses                     5010                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           58                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               58                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     5                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    29                       # number of demand (read+write) hits
system.l2.demand_hits::total                       34                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    5                       # number of overall hits
system.l2.overall_hits::cpu.data                   29                       # number of overall hits
system.l2.overall_hits::total                      34                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               75                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  75                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              351                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              96                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 171                       # number of demand (read+write) misses
system.l2.demand_misses::total                    522                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                351                       # number of overall misses
system.l2.overall_misses::cpu.data                171                       # number of overall misses
system.l2.overall_misses::total                   522                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      5983000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5983000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     27619000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27619000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      8296500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8296500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      27619000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      14279500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         41898500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     27619000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     14279500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        41898500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           58                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           58                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               200                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  556                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              200                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 556                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.985955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985955                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.960000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.960000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.985955                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.855000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.938849                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.985955                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.855000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.938849                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79773.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79773.333333                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78686.609687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78686.609687                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86421.875000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86421.875000                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78686.609687                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83505.847953                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80265.325670                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78686.609687                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83505.847953                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80265.325670                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           61                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             61                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           74                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             74                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           92                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               517                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              578                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2849345                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2849345                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      5523500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5523500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     25519000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25519000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     25519000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     13011500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38530500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     25519000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     13011500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2849345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     41379845                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.740000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.740000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.985955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.920000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.985955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.830000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.929856                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.985955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.830000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.039568                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 46710.573770                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 46710.573770                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74641.891892                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74641.891892                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72703.703704                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72703.703704                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81391.304348                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81391.304348                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72703.703704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78382.530120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74527.079304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72703.703704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78382.530120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 46710.573770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71591.427336                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           557                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                482                       # Transaction distribution
system.membus.trans_dist::ReadExReq                74                       # Transaction distribution
system.membus.trans_dist::ReadExResp               74                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           483                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        35584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               557                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     557    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 557                       # Request fanout histogram
system.membus.reqLayer0.occupancy              686367                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2948250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          616                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           73                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 246210076500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           60                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             100                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        12864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  39360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              79                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              635                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056693                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.231437                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    599     94.33%     94.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      5.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                635                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             368000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            300499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
