[2025-09-17 00:30:15] START suite=qualcomm_srv trace=srv670_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv670_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2653406 heartbeat IPC: 3.769 cumulative IPC: 3.769 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5088861 heartbeat IPC: 4.106 cumulative IPC: 3.93 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5088861 cumulative IPC: 3.93 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5088861 cumulative IPC: 3.93 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13615405 heartbeat IPC: 1.173 cumulative IPC: 1.173 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22224135 heartbeat IPC: 1.162 cumulative IPC: 1.167 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30760456 heartbeat IPC: 1.171 cumulative IPC: 1.169 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 39197015 heartbeat IPC: 1.185 cumulative IPC: 1.173 (Simulation time: 00 hr 05 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv670_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000007 cycles: 47761828 heartbeat IPC: 1.168 cumulative IPC: 1.172 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 56554962 heartbeat IPC: 1.137 cumulative IPC: 1.166 (Simulation time: 00 hr 08 min 06 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 65057605 heartbeat IPC: 1.176 cumulative IPC: 1.167 (Simulation time: 00 hr 09 min 11 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 73589760 heartbeat IPC: 1.172 cumulative IPC: 1.168 (Simulation time: 00 hr 10 min 12 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 82253239 heartbeat IPC: 1.154 cumulative IPC: 1.166 (Simulation time: 00 hr 11 min 17 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 85647607 cumulative IPC: 1.168 (Simulation time: 00 hr 12 min 24 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 85647607 cumulative IPC: 1.168 (Simulation time: 00 hr 12 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv670_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.168 instructions: 100000003 cycles: 85647607
CPU 0 Branch Prediction Accuracy: 91.58% MPKI: 14.86 Average ROB Occupancy at Mispredict: 27.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2862
BRANCH_INDIRECT: 0.4158
BRANCH_CONDITIONAL: 12.47
BRANCH_DIRECT_CALL: 0.7207
BRANCH_INDIRECT_CALL: 0.5077
BRANCH_RETURN: 0.4618


====Backend Stall Breakdown====
ROB_STALL: 210883
LQ_STALL: 0
SQ_STALL: 762025


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 120.22819
REPLAY_LOAD: 72.6117
NON_REPLAY_LOAD: 17.748985

== Total ==
ADDR_TRANS: 17914
REPLAY_LOAD: 13651
NON_REPLAY_LOAD: 179318

== Counts ==
ADDR_TRANS: 149
REPLAY_LOAD: 188
NON_REPLAY_LOAD: 10103

cpu0->cpu0_STLB TOTAL        ACCESS:    1753983 HIT:    1747304 MISS:       6679 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1753983 HIT:    1747304 MISS:       6679 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 169.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7711868 HIT:    6657778 MISS:    1054090 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6226790 HIT:    5357924 MISS:     868866 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     549917 HIT:     390126 MISS:     159791 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     923065 HIT:     907827 MISS:      15238 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      12096 HIT:       1901 MISS:      10195 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.87 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14398953 HIT:    8065124 MISS:    6333829 MSHR_MERGE:    1526757
cpu0->cpu0_L1I LOAD         ACCESS:   14398953 HIT:    8065124 MISS:    6333829 MSHR_MERGE:    1526757
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29887787 HIT:   26524252 MISS:    3363535 MSHR_MERGE:    1381761
cpu0->cpu0_L1D LOAD         ACCESS:   16896212 HIT:   15133050 MISS:    1763162 MSHR_MERGE:     343407
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12977690 HIT:   11389431 MISS:    1588259 MSHR_MERGE:    1038336
cpu0->cpu0_L1D TRANSLATION  ACCESS:      13885 HIT:       1771 MISS:      12114 MSHR_MERGE:         18
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 24.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12042826 HIT:   10327448 MISS:    1715378 MSHR_MERGE:     865066
cpu0->cpu0_ITLB LOAD         ACCESS:   12042826 HIT:   10327448 MISS:    1715378 MSHR_MERGE:     865066
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.155 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28267799 HIT:   27060789 MISS:    1207010 MSHR_MERGE:     303340
cpu0->cpu0_DTLB LOAD         ACCESS:   28267799 HIT:   27060789 MISS:    1207010 MSHR_MERGE:     303340
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.117 cycles
cpu0->LLC TOTAL        ACCESS:    1277544 HIT:    1192512 MISS:      85032 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     868866 HIT:     839288 MISS:      29578 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     159791 HIT:     109550 MISS:      50241 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     238692 HIT:     238312 MISS:        380 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10195 HIT:       5362 MISS:       4833 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 142.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4945
  ROW_BUFFER_MISS:      79692
  AVG DBUS CONGESTED CYCLE: 3.652
Channel 0 WQ ROW_BUFFER_HIT:       2772
  ROW_BUFFER_MISS:      44352
  FULL:          0
Channel 0 REFRESHES ISSUED:       7137

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       530156       402743        80297         5536
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          200          704          246
  STLB miss resolved @ L2C                0          245          539          676          207
  STLB miss resolved @ LLC                0          451          681         2850         1089
  STLB miss resolved @ MEM                0            6          230         2071         2507

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155203        49913      1118357       133265          746
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          211          295           51
  STLB miss resolved @ L2C                0          234          366          228            8
  STLB miss resolved @ LLC                0           83          329          812           83
  STLB miss resolved @ MEM                0            3           81          467          182
[2025-09-17 00:42:39] END   suite=qualcomm_srv trace=srv670_ap (rc=0)
