{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671557155924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671557155932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 19:25:54 2022 " "Processing started: Tue Dec 20 19:25:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671557155932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557155932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FM -c FM " "Command: quartus_sta FM -c FM" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557155932 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1671557156160 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT 19 " "Ignored 19 assignments for entity \"FFT\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557159940 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT_FFT_Comp 33 " "Ignored 33 assignments for entity \"FFT_FFT_Comp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557159940 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST 19 " "Ignored 19 assignments for entity \"NCO_TEST\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557159940 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NCO_TEST_nco_iq 32 " "Ignored 32 assignments for entity \"NCO_TEST_nco_iq\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557159940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557160181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557160181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557160230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557160231 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_n7u1 " "Entity dcfifo_n7u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671557163727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671557163727 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671557163727 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o7u1 " "Entity dcfifo_o7u1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671557163727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671557163727 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671557163727 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671557163727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671557163727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671557163727 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671557163727 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557163727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_jd9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557163964 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557163964 ""}  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557163964 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_id9:dffpipe10\|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557163967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557163967 ""}  } { { "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557163967 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_4/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation_4/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557163968 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc " "Reading SDC File: 'fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_4_fifo_decimation_4.sdc 49 inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* keeper " "Ignored filter at fifo_decimation_4_fifo_decimation_4.sdc(49): inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_4_fifo_decimation_4.sdc 50 inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_4_fifo_decimation_4.sdc(50): inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_4_fifo_decimation_4.sdc 30 Argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_4_fifo_decimation_4.sdc(30): Argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164092 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_4_fifo_decimation_4.sdc 30 Argument -to with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_4_fifo_decimation_4.sdc(30): Argument -to with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_4_fifo_decimation_4.sdc 32 argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_4_fifo_decimation_4.sdc(32): argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164092 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_4_fifo_decimation_4.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_4_fifo_decimation_4.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164093 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_4_fifo_decimation_4.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_4_fifo_decimation_4.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_4_fifo_decimation_4.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_4_fifo_decimation_4.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164093 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_4_fifo_decimation_4.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_4_fifo_decimation_4.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_4_fifo_decimation_4.sdc 42 argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_4_fifo_decimation_4.sdc(42): argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164094 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_4_fifo_decimation_4.sdc 62 inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* keeper " "Ignored filter at fifo_decimation_4_fifo_decimation_4.sdc(62): inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_4_fifo_decimation_4.sdc 63 inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_4_fifo_decimation_4.sdc(63): inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_4_fifo_decimation_4.sdc 30 Argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_4_fifo_decimation_4.sdc(30): Argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164095 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_4_fifo_decimation_4.sdc 30 Argument -to with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_4_fifo_decimation_4.sdc(30): Argument -to with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_4_fifo_decimation_4.sdc 32 argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_4_fifo_decimation_4.sdc(32): argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164095 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_4_fifo_decimation_4.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_4_fifo_decimation_4.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164095 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_4_fifo_decimation_4.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_4_fifo_decimation_4.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_4_fifo_decimation_4.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_4_fifo_decimation_4.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164096 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_4_fifo_decimation_4.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_4_fifo_decimation_4.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_4_fifo_decimation_4.sdc 42 argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_4_fifo_decimation_4.sdc(42): argument -from with value \[get_keepers \{inst43\|fifo_decimation_4\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164096 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164096 ""}
{ "Info" "ISTA_SDC_FOUND" "FM_FFT/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'FM_FFT/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164099 ""}
{ "Info" "ISTA_SDC_FOUND" "FFT/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'FFT/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164104 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_3/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation_3/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164109 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc " "Reading SDC File: 'fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_3_fifo_decimation_3.sdc 49 inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* keeper " "Ignored filter at fifo_decimation_3_fifo_decimation_3.sdc(49): inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_3_fifo_decimation_3.sdc 50 inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_3_fifo_decimation_3.sdc(50): inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_3_fifo_decimation_3.sdc 30 Argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_3_fifo_decimation_3.sdc(30): Argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164186 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_3_fifo_decimation_3.sdc 30 Argument -to with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_3_fifo_decimation_3.sdc(30): Argument -to with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_3_fifo_decimation_3.sdc 32 argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_3_fifo_decimation_3.sdc(32): argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|*rdptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164186 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_3_fifo_decimation_3.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_3_fifo_decimation_3.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164187 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_3_fifo_decimation_3.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_3_fifo_decimation_3.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_3_fifo_decimation_3.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_3_fifo_decimation_3.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164188 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_3_fifo_decimation_3.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_3_fifo_decimation_3.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_3_fifo_decimation_3.sdc 42 argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_3_fifo_decimation_3.sdc(42): argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|ws_dgrp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164188 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164188 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_3_fifo_decimation_3.sdc 62 inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* keeper " "Ignored filter at fifo_decimation_3_fifo_decimation_3.sdc(62): inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fifo_decimation_3_fifo_decimation_3.sdc 63 inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* keeper " "Ignored filter at fifo_decimation_3_fifo_decimation_3.sdc(63): inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe* could not be matched with a keeper" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_3_fifo_decimation_3.sdc 30 Argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_3_fifo_decimation_3.sdc(30): Argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 " "set_max_skew -from \$from_node_list -to \$to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164190 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew fifo_decimation_3_fifo_decimation_3.sdc 30 Argument -to with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_max_skew at fifo_decimation_3_fifo_decimation_3.sdc(30): Argument -to with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_3_fifo_decimation_3.sdc 32 argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_3_fifo_decimation_3.sdc(32): argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|delayed_wrptr_g*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164191 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_3_fifo_decimation_3.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at fifo_decimation_3_fifo_decimation_3.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$from_node_list -to \$to_node_list 100 " "set_max_delay -from \$from_node_list -to \$to_node_list 100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164191 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164191 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay fifo_decimation_3_fifo_decimation_3.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at fifo_decimation_3_fifo_decimation_3.sdc(34): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_3_fifo_decimation_3.sdc 35 Argument <from> is an empty collection " "Ignored set_min_delay at fifo_decimation_3_fifo_decimation_3.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \$from_node_list -to \$to_node_list -100 " "set_min_delay -from \$from_node_list -to \$to_node_list -100" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164192 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay fifo_decimation_3_fifo_decimation_3.sdc 35 Argument <to> is an empty collection " "Ignored set_min_delay at fifo_decimation_3_fifo_decimation_3.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay fifo_decimation_3_fifo_decimation_3.sdc 42 argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements " "Ignored set_net_delay at fifo_decimation_3_fifo_decimation_3.sdc(42): argument -from with value \[get_keepers \{inst23\|fifo_decimation_3\|the_dcfifo_with_controls\|the_dcfifo\|dual_clock_fifo\|auto_generated\|rs_dgwp\|dffpipe*\|dffe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \$from_node_list -to \$to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671557164193 ""}  } { { "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" "" { Text "C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164193 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_TEST/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_TEST/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164197 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_150/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_150/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164205 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation_2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164212 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc " "Reading SDC File: 'fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164217 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fifo_decimation/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164290 ""}
{ "Info" "ISTA_SDC_FOUND" "fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc " "Reading SDC File: 'fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164296 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_IQ/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_IQ/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164379 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_Data/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_Data/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164386 ""}
{ "Info" "ISTA_SDC_FOUND" "NCO_FM/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NCO_FM/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164394 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~porta_address_reg6 clk " "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~porta_address_reg6 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557164615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164615 "|BDF_V2|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:inst14\|tmp " "Node: Clock_Divider:inst14\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~portb_address_reg4 Clock_Divider:inst14\|tmp " "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by Clock_Divider:inst14\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557164615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164615 "|BDF_V2|Clock_Divider:inst14|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557164616 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164616 "|BDF_V2|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557164718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557165552 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671557165628 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557165628 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1671557165631 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1671557165670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.584 " "Worst-case setup slack is 10.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.584               0.000 altera_reserved_tck  " "   10.584               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557165732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.510 " "Worst-case hold slack is 0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 altera_reserved_tck  " "    0.510               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557165746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.199 " "Worst-case recovery slack is 29.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.199               0.000 altera_reserved_tck  " "   29.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557165755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.993 " "Worst-case removal slack is 0.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.993               0.000 altera_reserved_tck  " "    0.993               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557165765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.195 " "Worst-case minimum pulse width slack is 15.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.195               0.000 altera_reserved_tck  " "   15.195               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557165768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557165768 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1671557165964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557166060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557179369 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~porta_address_reg6 clk " "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~porta_address_reg6 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557180747 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557180747 "|BDF_V2|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:inst14\|tmp " "Node: Clock_Divider:inst14\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~portb_address_reg4 Clock_Divider:inst14\|tmp " "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by Clock_Divider:inst14\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557180747 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557180747 "|BDF_V2|Clock_Divider:inst14|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557180747 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557180747 "|BDF_V2|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557181487 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671557181536 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557181536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.731 " "Worst-case setup slack is 10.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.731               0.000 altera_reserved_tck  " "   10.731               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557181569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.527 " "Worst-case hold slack is 0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 altera_reserved_tck  " "    0.527               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557181580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.373 " "Worst-case recovery slack is 29.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.373               0.000 altera_reserved_tck  " "   29.373               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557181588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.921 " "Worst-case removal slack is 0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 altera_reserved_tck  " "    0.921               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557181595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.232 " "Worst-case minimum pulse width slack is 15.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.232               0.000 altera_reserved_tck  " "   15.232               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557181599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557181599 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1671557181743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557182217 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557195567 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~porta_address_reg6 clk " "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~porta_address_reg6 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557196725 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557196725 "|BDF_V2|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:inst14\|tmp " "Node: Clock_Divider:inst14\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~portb_address_reg4 Clock_Divider:inst14\|tmp " "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by Clock_Divider:inst14\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557196725 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557196725 "|BDF_V2|Clock_Divider:inst14|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557196726 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557196726 "|BDF_V2|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557197430 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671557197477 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557197477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.572 " "Worst-case setup slack is 13.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.572               0.000 altera_reserved_tck  " "   13.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557197491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 altera_reserved_tck  " "    0.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557197502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.791 " "Worst-case recovery slack is 30.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.791               0.000 altera_reserved_tck  " "   30.791               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557197510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.394 " "Worst-case removal slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 altera_reserved_tck  " "    0.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557197518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.072 " "Worst-case minimum pulse width slack is 15.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.072               0.000 altera_reserved_tck  " "   15.072               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557197522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557197522 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1671557197673 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~porta_address_reg6 clk " "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~porta_address_reg6 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557198669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557198669 "|BDF_V2|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:inst14\|tmp " "Node: Clock_Divider:inst14\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~portb_address_reg4 Clock_Divider:inst14\|tmp " "Register fifo_decimation_2:inst20\|fifo_decimation_2_fifo_decimation_2:fifo_decimation_2\|fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls:the_dcfifo_with_controls\|fifo_decimation_2_fifo_decimation_2_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_n7u1:auto_generated\|altsyncram_s5d1:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by Clock_Divider:inst14\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557198669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557198669 "|BDF_V2|Clock_Divider:inst14|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider_10:inst10\|tmp " "Node: Clock_Divider_10:inst10\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] Clock_Divider_10:inst10\|tmp " "Register NCO_150:inst1\|NCO_150_NCO_150:nco_150\|asj_nco_mob_rw:ux122\|data_out\[9\] is being clocked by Clock_Divider_10:inst10\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671557198669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557198669 "|BDF_V2|Clock_Divider_10:inst10|tmp"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557199383 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1671557199432 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557199432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.928 " "Worst-case setup slack is 13.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.928               0.000 altera_reserved_tck  " "   13.928               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557199445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557199456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.062 " "Worst-case recovery slack is 31.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.062               0.000 altera_reserved_tck  " "   31.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557199464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.323 " "Worst-case removal slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557199471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.111 " "Worst-case minimum pulse width slack is 15.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.111               0.000 altera_reserved_tck  " "   15.111               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671557199475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557199475 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557201134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557201154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 69 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5579 " "Peak virtual memory: 5579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671557201462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 19:26:41 2022 " "Processing ended: Tue Dec 20 19:26:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671557201462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671557201462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671557201462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1671557201462 ""}
