|Arena_ALU
Arena_IN_A[0] => Arena_ALU_OUT.IN0
Arena_IN_A[0] => Arena_ALU_OUT.IN0
Arena_IN_A[0] => LessThan0.IN32
Arena_IN_A[0] => Mux68.IN7
Arena_IN_A[1] => Arena_ALU_OUT.IN0
Arena_IN_A[1] => Arena_ALU_OUT.IN0
Arena_IN_A[1] => LessThan0.IN31
Arena_IN_A[1] => Mux69.IN7
Arena_IN_A[2] => Arena_ALU_OUT.IN0
Arena_IN_A[2] => Arena_ALU_OUT.IN0
Arena_IN_A[2] => LessThan0.IN30
Arena_IN_A[2] => Mux70.IN7
Arena_IN_A[3] => Arena_ALU_OUT.IN0
Arena_IN_A[3] => Arena_ALU_OUT.IN0
Arena_IN_A[3] => LessThan0.IN29
Arena_IN_A[3] => Mux71.IN7
Arena_IN_A[4] => Arena_ALU_OUT.IN0
Arena_IN_A[4] => Arena_ALU_OUT.IN0
Arena_IN_A[4] => LessThan0.IN28
Arena_IN_A[4] => Mux72.IN7
Arena_IN_A[5] => Arena_ALU_OUT.IN0
Arena_IN_A[5] => Arena_ALU_OUT.IN0
Arena_IN_A[5] => LessThan0.IN27
Arena_IN_A[5] => Mux73.IN7
Arena_IN_A[6] => Arena_ALU_OUT.IN0
Arena_IN_A[6] => Arena_ALU_OUT.IN0
Arena_IN_A[6] => LessThan0.IN26
Arena_IN_A[6] => Mux74.IN7
Arena_IN_A[7] => Arena_ALU_OUT.IN0
Arena_IN_A[7] => Arena_ALU_OUT.IN0
Arena_IN_A[7] => LessThan0.IN25
Arena_IN_A[7] => Mux75.IN7
Arena_IN_A[8] => Arena_ALU_OUT.IN0
Arena_IN_A[8] => Arena_ALU_OUT.IN0
Arena_IN_A[8] => LessThan0.IN24
Arena_IN_A[8] => Mux76.IN7
Arena_IN_A[9] => Arena_ALU_OUT.IN0
Arena_IN_A[9] => Arena_ALU_OUT.IN0
Arena_IN_A[9] => LessThan0.IN23
Arena_IN_A[9] => Mux77.IN7
Arena_IN_A[10] => Arena_ALU_OUT.IN0
Arena_IN_A[10] => Arena_ALU_OUT.IN0
Arena_IN_A[10] => LessThan0.IN22
Arena_IN_A[10] => Mux78.IN7
Arena_IN_A[11] => Arena_ALU_OUT.IN0
Arena_IN_A[11] => Arena_ALU_OUT.IN0
Arena_IN_A[11] => LessThan0.IN21
Arena_IN_A[11] => Mux79.IN7
Arena_IN_A[12] => Arena_ALU_OUT.IN0
Arena_IN_A[12] => Arena_ALU_OUT.IN0
Arena_IN_A[12] => LessThan0.IN20
Arena_IN_A[12] => Mux80.IN7
Arena_IN_A[13] => Arena_ALU_OUT.IN0
Arena_IN_A[13] => Arena_ALU_OUT.IN0
Arena_IN_A[13] => LessThan0.IN19
Arena_IN_A[13] => Mux81.IN7
Arena_IN_A[14] => Arena_ALU_OUT.IN0
Arena_IN_A[14] => Arena_ALU_OUT.IN0
Arena_IN_A[14] => LessThan0.IN18
Arena_IN_A[14] => Mux82.IN7
Arena_IN_A[15] => Arena_ALU_OUT.IN0
Arena_IN_A[15] => Arena_ALU_OUT.IN0
Arena_IN_A[15] => LessThan0.IN17
Arena_IN_A[15] => Mux83.IN7
Arena_IN_A[16] => Arena_ALU_OUT.IN0
Arena_IN_A[16] => Arena_ALU_OUT.IN0
Arena_IN_A[16] => LessThan0.IN16
Arena_IN_A[16] => Mux84.IN7
Arena_IN_A[17] => Arena_ALU_OUT.IN0
Arena_IN_A[17] => Arena_ALU_OUT.IN0
Arena_IN_A[17] => LessThan0.IN15
Arena_IN_A[17] => Mux85.IN7
Arena_IN_A[18] => Arena_ALU_OUT.IN0
Arena_IN_A[18] => Arena_ALU_OUT.IN0
Arena_IN_A[18] => LessThan0.IN14
Arena_IN_A[18] => Mux86.IN7
Arena_IN_A[19] => Arena_ALU_OUT.IN0
Arena_IN_A[19] => Arena_ALU_OUT.IN0
Arena_IN_A[19] => LessThan0.IN13
Arena_IN_A[19] => Mux87.IN7
Arena_IN_A[20] => Arena_ALU_OUT.IN0
Arena_IN_A[20] => Arena_ALU_OUT.IN0
Arena_IN_A[20] => LessThan0.IN12
Arena_IN_A[20] => Mux88.IN7
Arena_IN_A[21] => Arena_ALU_OUT.IN0
Arena_IN_A[21] => Arena_ALU_OUT.IN0
Arena_IN_A[21] => LessThan0.IN11
Arena_IN_A[21] => Mux89.IN7
Arena_IN_A[22] => Arena_ALU_OUT.IN0
Arena_IN_A[22] => Arena_ALU_OUT.IN0
Arena_IN_A[22] => LessThan0.IN10
Arena_IN_A[22] => Mux90.IN7
Arena_IN_A[23] => Arena_ALU_OUT.IN0
Arena_IN_A[23] => Arena_ALU_OUT.IN0
Arena_IN_A[23] => LessThan0.IN9
Arena_IN_A[23] => Mux91.IN7
Arena_IN_A[24] => Arena_ALU_OUT.IN0
Arena_IN_A[24] => Arena_ALU_OUT.IN0
Arena_IN_A[24] => LessThan0.IN8
Arena_IN_A[24] => Mux92.IN7
Arena_IN_A[25] => Arena_ALU_OUT.IN0
Arena_IN_A[25] => Arena_ALU_OUT.IN0
Arena_IN_A[25] => LessThan0.IN7
Arena_IN_A[25] => Mux93.IN7
Arena_IN_A[26] => Arena_ALU_OUT.IN0
Arena_IN_A[26] => Arena_ALU_OUT.IN0
Arena_IN_A[26] => LessThan0.IN6
Arena_IN_A[26] => Mux94.IN7
Arena_IN_A[27] => Arena_ALU_OUT.IN0
Arena_IN_A[27] => Arena_ALU_OUT.IN0
Arena_IN_A[27] => LessThan0.IN5
Arena_IN_A[27] => Mux95.IN7
Arena_IN_A[28] => Arena_ALU_OUT.IN0
Arena_IN_A[28] => Arena_ALU_OUT.IN0
Arena_IN_A[28] => LessThan0.IN4
Arena_IN_A[28] => Mux96.IN7
Arena_IN_A[29] => Arena_ALU_OUT.IN0
Arena_IN_A[29] => Arena_ALU_OUT.IN0
Arena_IN_A[29] => LessThan0.IN3
Arena_IN_A[29] => Mux97.IN7
Arena_IN_A[30] => Arena_ALU_OUT.IN0
Arena_IN_A[30] => Arena_ALU_OUT.IN0
Arena_IN_A[30] => LessThan0.IN2
Arena_IN_A[30] => Mux98.IN7
Arena_IN_A[31] => Arena_ALU_OUT.IN0
Arena_IN_A[31] => Arena_ALU_OUT.IN0
Arena_IN_A[31] => LessThan0.IN1
Arena_IN_A[31] => Mux99.IN7
Arena_IN_B[0] => Arena_ALU_OUT.IN1
Arena_IN_B[0] => Arena_ALU_OUT.IN1
Arena_IN_B[0] => LessThan0.IN64
Arena_IN_B[0] => Mux35.IN7
Arena_IN_B[1] => Arena_ALU_OUT.IN1
Arena_IN_B[1] => Arena_ALU_OUT.IN1
Arena_IN_B[1] => LessThan0.IN63
Arena_IN_B[1] => Mux37.IN7
Arena_IN_B[2] => Arena_ALU_OUT.IN1
Arena_IN_B[2] => Arena_ALU_OUT.IN1
Arena_IN_B[2] => LessThan0.IN62
Arena_IN_B[2] => Mux38.IN7
Arena_IN_B[3] => Arena_ALU_OUT.IN1
Arena_IN_B[3] => Arena_ALU_OUT.IN1
Arena_IN_B[3] => LessThan0.IN61
Arena_IN_B[3] => Mux39.IN7
Arena_IN_B[4] => Arena_ALU_OUT.IN1
Arena_IN_B[4] => Arena_ALU_OUT.IN1
Arena_IN_B[4] => LessThan0.IN60
Arena_IN_B[4] => Mux40.IN7
Arena_IN_B[5] => Arena_ALU_OUT.IN1
Arena_IN_B[5] => Arena_ALU_OUT.IN1
Arena_IN_B[5] => LessThan0.IN59
Arena_IN_B[5] => Mux41.IN7
Arena_IN_B[6] => Arena_ALU_OUT.IN1
Arena_IN_B[6] => Arena_ALU_OUT.IN1
Arena_IN_B[6] => LessThan0.IN58
Arena_IN_B[6] => Mux42.IN7
Arena_IN_B[7] => Arena_ALU_OUT.IN1
Arena_IN_B[7] => Arena_ALU_OUT.IN1
Arena_IN_B[7] => LessThan0.IN57
Arena_IN_B[7] => Mux43.IN7
Arena_IN_B[8] => Arena_ALU_OUT.IN1
Arena_IN_B[8] => Arena_ALU_OUT.IN1
Arena_IN_B[8] => LessThan0.IN56
Arena_IN_B[8] => Mux44.IN7
Arena_IN_B[9] => Arena_ALU_OUT.IN1
Arena_IN_B[9] => Arena_ALU_OUT.IN1
Arena_IN_B[9] => LessThan0.IN55
Arena_IN_B[9] => Mux45.IN7
Arena_IN_B[10] => Arena_ALU_OUT.IN1
Arena_IN_B[10] => Arena_ALU_OUT.IN1
Arena_IN_B[10] => LessThan0.IN54
Arena_IN_B[10] => Mux46.IN7
Arena_IN_B[11] => Arena_ALU_OUT.IN1
Arena_IN_B[11] => Arena_ALU_OUT.IN1
Arena_IN_B[11] => LessThan0.IN53
Arena_IN_B[11] => Mux47.IN7
Arena_IN_B[12] => Arena_ALU_OUT.IN1
Arena_IN_B[12] => Arena_ALU_OUT.IN1
Arena_IN_B[12] => LessThan0.IN52
Arena_IN_B[12] => Mux48.IN7
Arena_IN_B[13] => Arena_ALU_OUT.IN1
Arena_IN_B[13] => Arena_ALU_OUT.IN1
Arena_IN_B[13] => LessThan0.IN51
Arena_IN_B[13] => Mux49.IN7
Arena_IN_B[14] => Arena_ALU_OUT.IN1
Arena_IN_B[14] => Arena_ALU_OUT.IN1
Arena_IN_B[14] => LessThan0.IN50
Arena_IN_B[14] => Mux50.IN7
Arena_IN_B[15] => Arena_ALU_OUT.IN1
Arena_IN_B[15] => Arena_ALU_OUT.IN1
Arena_IN_B[15] => LessThan0.IN49
Arena_IN_B[15] => Mux51.IN7
Arena_IN_B[16] => Arena_ALU_OUT.IN1
Arena_IN_B[16] => Arena_ALU_OUT.IN1
Arena_IN_B[16] => LessThan0.IN48
Arena_IN_B[16] => Mux52.IN7
Arena_IN_B[17] => Arena_ALU_OUT.IN1
Arena_IN_B[17] => Arena_ALU_OUT.IN1
Arena_IN_B[17] => LessThan0.IN47
Arena_IN_B[17] => Mux53.IN7
Arena_IN_B[18] => Arena_ALU_OUT.IN1
Arena_IN_B[18] => Arena_ALU_OUT.IN1
Arena_IN_B[18] => LessThan0.IN46
Arena_IN_B[18] => Mux54.IN7
Arena_IN_B[19] => Arena_ALU_OUT.IN1
Arena_IN_B[19] => Arena_ALU_OUT.IN1
Arena_IN_B[19] => LessThan0.IN45
Arena_IN_B[19] => Mux55.IN7
Arena_IN_B[20] => Arena_ALU_OUT.IN1
Arena_IN_B[20] => Arena_ALU_OUT.IN1
Arena_IN_B[20] => LessThan0.IN44
Arena_IN_B[20] => Mux56.IN7
Arena_IN_B[21] => Arena_ALU_OUT.IN1
Arena_IN_B[21] => Arena_ALU_OUT.IN1
Arena_IN_B[21] => LessThan0.IN43
Arena_IN_B[21] => Mux57.IN7
Arena_IN_B[22] => Arena_ALU_OUT.IN1
Arena_IN_B[22] => Arena_ALU_OUT.IN1
Arena_IN_B[22] => LessThan0.IN42
Arena_IN_B[22] => Mux58.IN7
Arena_IN_B[23] => Arena_ALU_OUT.IN1
Arena_IN_B[23] => Arena_ALU_OUT.IN1
Arena_IN_B[23] => LessThan0.IN41
Arena_IN_B[23] => Mux59.IN7
Arena_IN_B[24] => Arena_ALU_OUT.IN1
Arena_IN_B[24] => Arena_ALU_OUT.IN1
Arena_IN_B[24] => LessThan0.IN40
Arena_IN_B[24] => Mux60.IN7
Arena_IN_B[25] => Arena_ALU_OUT.IN1
Arena_IN_B[25] => Arena_ALU_OUT.IN1
Arena_IN_B[25] => LessThan0.IN39
Arena_IN_B[25] => Mux61.IN7
Arena_IN_B[26] => Arena_ALU_OUT.IN1
Arena_IN_B[26] => Arena_ALU_OUT.IN1
Arena_IN_B[26] => LessThan0.IN38
Arena_IN_B[26] => Mux62.IN7
Arena_IN_B[27] => Arena_ALU_OUT.IN1
Arena_IN_B[27] => Arena_ALU_OUT.IN1
Arena_IN_B[27] => LessThan0.IN37
Arena_IN_B[27] => Mux63.IN7
Arena_IN_B[28] => Arena_ALU_OUT.IN1
Arena_IN_B[28] => Arena_ALU_OUT.IN1
Arena_IN_B[28] => LessThan0.IN36
Arena_IN_B[28] => Mux64.IN7
Arena_IN_B[29] => Arena_ALU_OUT.IN1
Arena_IN_B[29] => Arena_ALU_OUT.IN1
Arena_IN_B[29] => LessThan0.IN35
Arena_IN_B[29] => Mux65.IN7
Arena_IN_B[30] => Arena_ALU_OUT.IN1
Arena_IN_B[30] => Arena_ALU_OUT.IN1
Arena_IN_B[30] => LessThan0.IN34
Arena_IN_B[30] => Mux66.IN7
Arena_IN_B[31] => Arena_ALU_OUT.IN1
Arena_IN_B[31] => Arena_ALU_OUT.IN1
Arena_IN_B[31] => LessThan0.IN33
Arena_IN_B[31] => Mux67.IN7
Arena_ALU_IN_Operation[0] => Mux0.IN19
Arena_ALU_IN_Operation[0] => Mux1.IN19
Arena_ALU_IN_Operation[0] => Mux2.IN19
Arena_ALU_IN_Operation[0] => Mux3.IN19
Arena_ALU_IN_Operation[0] => Mux4.IN19
Arena_ALU_IN_Operation[0] => Mux5.IN19
Arena_ALU_IN_Operation[0] => Mux6.IN19
Arena_ALU_IN_Operation[0] => Mux7.IN19
Arena_ALU_IN_Operation[0] => Mux8.IN19
Arena_ALU_IN_Operation[0] => Mux9.IN19
Arena_ALU_IN_Operation[0] => Mux10.IN19
Arena_ALU_IN_Operation[0] => Mux11.IN19
Arena_ALU_IN_Operation[0] => Mux12.IN19
Arena_ALU_IN_Operation[0] => Mux13.IN19
Arena_ALU_IN_Operation[0] => Mux14.IN19
Arena_ALU_IN_Operation[0] => Mux15.IN19
Arena_ALU_IN_Operation[0] => Mux16.IN19
Arena_ALU_IN_Operation[0] => Mux17.IN19
Arena_ALU_IN_Operation[0] => Mux18.IN19
Arena_ALU_IN_Operation[0] => Mux19.IN19
Arena_ALU_IN_Operation[0] => Mux20.IN19
Arena_ALU_IN_Operation[0] => Mux21.IN19
Arena_ALU_IN_Operation[0] => Mux22.IN19
Arena_ALU_IN_Operation[0] => Mux23.IN19
Arena_ALU_IN_Operation[0] => Mux24.IN19
Arena_ALU_IN_Operation[0] => Mux25.IN19
Arena_ALU_IN_Operation[0] => Mux26.IN19
Arena_ALU_IN_Operation[0] => Mux27.IN19
Arena_ALU_IN_Operation[0] => Mux28.IN19
Arena_ALU_IN_Operation[0] => Mux29.IN19
Arena_ALU_IN_Operation[0] => Mux30.IN19
Arena_ALU_IN_Operation[0] => Mux31.IN19
Arena_ALU_IN_Operation[0] => Mux32.IN19
Arena_ALU_IN_Operation[0] => Mux33.IN19
Arena_ALU_IN_Operation[0] => Mux34.IN19
Arena_ALU_IN_Operation[0] => Mux35.IN10
Arena_ALU_IN_Operation[0] => Mux36.IN10
Arena_ALU_IN_Operation[0] => Mux37.IN10
Arena_ALU_IN_Operation[0] => Mux38.IN10
Arena_ALU_IN_Operation[0] => Mux39.IN10
Arena_ALU_IN_Operation[0] => Mux40.IN10
Arena_ALU_IN_Operation[0] => Mux41.IN10
Arena_ALU_IN_Operation[0] => Mux42.IN10
Arena_ALU_IN_Operation[0] => Mux43.IN10
Arena_ALU_IN_Operation[0] => Mux44.IN10
Arena_ALU_IN_Operation[0] => Mux45.IN10
Arena_ALU_IN_Operation[0] => Mux46.IN10
Arena_ALU_IN_Operation[0] => Mux47.IN10
Arena_ALU_IN_Operation[0] => Mux48.IN10
Arena_ALU_IN_Operation[0] => Mux49.IN10
Arena_ALU_IN_Operation[0] => Mux50.IN10
Arena_ALU_IN_Operation[0] => Mux51.IN10
Arena_ALU_IN_Operation[0] => Mux52.IN10
Arena_ALU_IN_Operation[0] => Mux53.IN10
Arena_ALU_IN_Operation[0] => Mux54.IN10
Arena_ALU_IN_Operation[0] => Mux55.IN10
Arena_ALU_IN_Operation[0] => Mux56.IN10
Arena_ALU_IN_Operation[0] => Mux57.IN10
Arena_ALU_IN_Operation[0] => Mux58.IN10
Arena_ALU_IN_Operation[0] => Mux59.IN10
Arena_ALU_IN_Operation[0] => Mux60.IN10
Arena_ALU_IN_Operation[0] => Mux61.IN10
Arena_ALU_IN_Operation[0] => Mux62.IN10
Arena_ALU_IN_Operation[0] => Mux63.IN10
Arena_ALU_IN_Operation[0] => Mux64.IN10
Arena_ALU_IN_Operation[0] => Mux65.IN10
Arena_ALU_IN_Operation[0] => Mux66.IN10
Arena_ALU_IN_Operation[0] => Mux67.IN10
Arena_ALU_IN_Operation[0] => Mux68.IN10
Arena_ALU_IN_Operation[0] => Mux69.IN10
Arena_ALU_IN_Operation[0] => Mux70.IN10
Arena_ALU_IN_Operation[0] => Mux71.IN10
Arena_ALU_IN_Operation[0] => Mux72.IN10
Arena_ALU_IN_Operation[0] => Mux73.IN10
Arena_ALU_IN_Operation[0] => Mux74.IN10
Arena_ALU_IN_Operation[0] => Mux75.IN10
Arena_ALU_IN_Operation[0] => Mux76.IN10
Arena_ALU_IN_Operation[0] => Mux77.IN10
Arena_ALU_IN_Operation[0] => Mux78.IN10
Arena_ALU_IN_Operation[0] => Mux79.IN10
Arena_ALU_IN_Operation[0] => Mux80.IN10
Arena_ALU_IN_Operation[0] => Mux81.IN10
Arena_ALU_IN_Operation[0] => Mux82.IN10
Arena_ALU_IN_Operation[0] => Mux83.IN10
Arena_ALU_IN_Operation[0] => Mux84.IN10
Arena_ALU_IN_Operation[0] => Mux85.IN10
Arena_ALU_IN_Operation[0] => Mux86.IN10
Arena_ALU_IN_Operation[0] => Mux87.IN10
Arena_ALU_IN_Operation[0] => Mux88.IN10
Arena_ALU_IN_Operation[0] => Mux89.IN10
Arena_ALU_IN_Operation[0] => Mux90.IN10
Arena_ALU_IN_Operation[0] => Mux91.IN10
Arena_ALU_IN_Operation[0] => Mux92.IN10
Arena_ALU_IN_Operation[0] => Mux93.IN10
Arena_ALU_IN_Operation[0] => Mux94.IN10
Arena_ALU_IN_Operation[0] => Mux95.IN10
Arena_ALU_IN_Operation[0] => Mux96.IN10
Arena_ALU_IN_Operation[0] => Mux97.IN10
Arena_ALU_IN_Operation[0] => Mux98.IN10
Arena_ALU_IN_Operation[0] => Mux99.IN10
Arena_ALU_IN_Operation[0] => Mux100.IN17
Arena_ALU_IN_Operation[0] => Mux101.IN17
Arena_ALU_IN_Operation[0] => Mux102.IN17
Arena_ALU_IN_Operation[0] => Mux103.IN17
Arena_ALU_IN_Operation[0] => Mux104.IN17
Arena_ALU_IN_Operation[0] => Mux105.IN17
Arena_ALU_IN_Operation[0] => Mux106.IN17
Arena_ALU_IN_Operation[0] => Mux107.IN17
Arena_ALU_IN_Operation[0] => Mux108.IN17
Arena_ALU_IN_Operation[0] => Mux109.IN17
Arena_ALU_IN_Operation[0] => Mux110.IN17
Arena_ALU_IN_Operation[0] => Mux111.IN17
Arena_ALU_IN_Operation[0] => Mux112.IN17
Arena_ALU_IN_Operation[0] => Mux113.IN17
Arena_ALU_IN_Operation[0] => Mux114.IN17
Arena_ALU_IN_Operation[0] => Mux115.IN17
Arena_ALU_IN_Operation[0] => Mux116.IN17
Arena_ALU_IN_Operation[0] => Mux117.IN17
Arena_ALU_IN_Operation[0] => Mux118.IN17
Arena_ALU_IN_Operation[0] => Mux119.IN17
Arena_ALU_IN_Operation[0] => Mux120.IN17
Arena_ALU_IN_Operation[0] => Mux121.IN17
Arena_ALU_IN_Operation[0] => Mux122.IN17
Arena_ALU_IN_Operation[0] => Mux123.IN17
Arena_ALU_IN_Operation[0] => Mux124.IN17
Arena_ALU_IN_Operation[0] => Mux125.IN17
Arena_ALU_IN_Operation[0] => Mux126.IN17
Arena_ALU_IN_Operation[0] => Mux127.IN17
Arena_ALU_IN_Operation[0] => Mux128.IN17
Arena_ALU_IN_Operation[0] => Mux129.IN17
Arena_ALU_IN_Operation[0] => Mux130.IN17
Arena_ALU_IN_Operation[0] => Mux131.IN17
Arena_ALU_IN_Operation[0] => Mux132.IN19
Arena_ALU_IN_Operation[1] => Mux0.IN18
Arena_ALU_IN_Operation[1] => Mux1.IN18
Arena_ALU_IN_Operation[1] => Mux2.IN18
Arena_ALU_IN_Operation[1] => Mux3.IN18
Arena_ALU_IN_Operation[1] => Mux4.IN18
Arena_ALU_IN_Operation[1] => Mux5.IN18
Arena_ALU_IN_Operation[1] => Mux6.IN18
Arena_ALU_IN_Operation[1] => Mux7.IN18
Arena_ALU_IN_Operation[1] => Mux8.IN18
Arena_ALU_IN_Operation[1] => Mux9.IN18
Arena_ALU_IN_Operation[1] => Mux10.IN18
Arena_ALU_IN_Operation[1] => Mux11.IN18
Arena_ALU_IN_Operation[1] => Mux12.IN18
Arena_ALU_IN_Operation[1] => Mux13.IN18
Arena_ALU_IN_Operation[1] => Mux14.IN18
Arena_ALU_IN_Operation[1] => Mux15.IN18
Arena_ALU_IN_Operation[1] => Mux16.IN18
Arena_ALU_IN_Operation[1] => Mux17.IN18
Arena_ALU_IN_Operation[1] => Mux18.IN18
Arena_ALU_IN_Operation[1] => Mux19.IN18
Arena_ALU_IN_Operation[1] => Mux20.IN18
Arena_ALU_IN_Operation[1] => Mux21.IN18
Arena_ALU_IN_Operation[1] => Mux22.IN18
Arena_ALU_IN_Operation[1] => Mux23.IN18
Arena_ALU_IN_Operation[1] => Mux24.IN18
Arena_ALU_IN_Operation[1] => Mux25.IN18
Arena_ALU_IN_Operation[1] => Mux26.IN18
Arena_ALU_IN_Operation[1] => Mux27.IN18
Arena_ALU_IN_Operation[1] => Mux28.IN18
Arena_ALU_IN_Operation[1] => Mux29.IN18
Arena_ALU_IN_Operation[1] => Mux30.IN18
Arena_ALU_IN_Operation[1] => Mux31.IN18
Arena_ALU_IN_Operation[1] => Mux32.IN18
Arena_ALU_IN_Operation[1] => Mux33.IN18
Arena_ALU_IN_Operation[1] => Mux34.IN18
Arena_ALU_IN_Operation[1] => Mux35.IN9
Arena_ALU_IN_Operation[1] => Mux36.IN9
Arena_ALU_IN_Operation[1] => Mux37.IN9
Arena_ALU_IN_Operation[1] => Mux38.IN9
Arena_ALU_IN_Operation[1] => Mux39.IN9
Arena_ALU_IN_Operation[1] => Mux40.IN9
Arena_ALU_IN_Operation[1] => Mux41.IN9
Arena_ALU_IN_Operation[1] => Mux42.IN9
Arena_ALU_IN_Operation[1] => Mux43.IN9
Arena_ALU_IN_Operation[1] => Mux44.IN9
Arena_ALU_IN_Operation[1] => Mux45.IN9
Arena_ALU_IN_Operation[1] => Mux46.IN9
Arena_ALU_IN_Operation[1] => Mux47.IN9
Arena_ALU_IN_Operation[1] => Mux48.IN9
Arena_ALU_IN_Operation[1] => Mux49.IN9
Arena_ALU_IN_Operation[1] => Mux50.IN9
Arena_ALU_IN_Operation[1] => Mux51.IN9
Arena_ALU_IN_Operation[1] => Mux52.IN9
Arena_ALU_IN_Operation[1] => Mux53.IN9
Arena_ALU_IN_Operation[1] => Mux54.IN9
Arena_ALU_IN_Operation[1] => Mux55.IN9
Arena_ALU_IN_Operation[1] => Mux56.IN9
Arena_ALU_IN_Operation[1] => Mux57.IN9
Arena_ALU_IN_Operation[1] => Mux58.IN9
Arena_ALU_IN_Operation[1] => Mux59.IN9
Arena_ALU_IN_Operation[1] => Mux60.IN9
Arena_ALU_IN_Operation[1] => Mux61.IN9
Arena_ALU_IN_Operation[1] => Mux62.IN9
Arena_ALU_IN_Operation[1] => Mux63.IN9
Arena_ALU_IN_Operation[1] => Mux64.IN9
Arena_ALU_IN_Operation[1] => Mux65.IN9
Arena_ALU_IN_Operation[1] => Mux66.IN9
Arena_ALU_IN_Operation[1] => Mux67.IN9
Arena_ALU_IN_Operation[1] => Mux68.IN9
Arena_ALU_IN_Operation[1] => Mux69.IN9
Arena_ALU_IN_Operation[1] => Mux70.IN9
Arena_ALU_IN_Operation[1] => Mux71.IN9
Arena_ALU_IN_Operation[1] => Mux72.IN9
Arena_ALU_IN_Operation[1] => Mux73.IN9
Arena_ALU_IN_Operation[1] => Mux74.IN9
Arena_ALU_IN_Operation[1] => Mux75.IN9
Arena_ALU_IN_Operation[1] => Mux76.IN9
Arena_ALU_IN_Operation[1] => Mux77.IN9
Arena_ALU_IN_Operation[1] => Mux78.IN9
Arena_ALU_IN_Operation[1] => Mux79.IN9
Arena_ALU_IN_Operation[1] => Mux80.IN9
Arena_ALU_IN_Operation[1] => Mux81.IN9
Arena_ALU_IN_Operation[1] => Mux82.IN9
Arena_ALU_IN_Operation[1] => Mux83.IN9
Arena_ALU_IN_Operation[1] => Mux84.IN9
Arena_ALU_IN_Operation[1] => Mux85.IN9
Arena_ALU_IN_Operation[1] => Mux86.IN9
Arena_ALU_IN_Operation[1] => Mux87.IN9
Arena_ALU_IN_Operation[1] => Mux88.IN9
Arena_ALU_IN_Operation[1] => Mux89.IN9
Arena_ALU_IN_Operation[1] => Mux90.IN9
Arena_ALU_IN_Operation[1] => Mux91.IN9
Arena_ALU_IN_Operation[1] => Mux92.IN9
Arena_ALU_IN_Operation[1] => Mux93.IN9
Arena_ALU_IN_Operation[1] => Mux94.IN9
Arena_ALU_IN_Operation[1] => Mux95.IN9
Arena_ALU_IN_Operation[1] => Mux96.IN9
Arena_ALU_IN_Operation[1] => Mux97.IN9
Arena_ALU_IN_Operation[1] => Mux98.IN9
Arena_ALU_IN_Operation[1] => Mux99.IN9
Arena_ALU_IN_Operation[1] => Mux100.IN16
Arena_ALU_IN_Operation[1] => Mux101.IN16
Arena_ALU_IN_Operation[1] => Mux102.IN16
Arena_ALU_IN_Operation[1] => Mux103.IN16
Arena_ALU_IN_Operation[1] => Mux104.IN16
Arena_ALU_IN_Operation[1] => Mux105.IN16
Arena_ALU_IN_Operation[1] => Mux106.IN16
Arena_ALU_IN_Operation[1] => Mux107.IN16
Arena_ALU_IN_Operation[1] => Mux108.IN16
Arena_ALU_IN_Operation[1] => Mux109.IN16
Arena_ALU_IN_Operation[1] => Mux110.IN16
Arena_ALU_IN_Operation[1] => Mux111.IN16
Arena_ALU_IN_Operation[1] => Mux112.IN16
Arena_ALU_IN_Operation[1] => Mux113.IN16
Arena_ALU_IN_Operation[1] => Mux114.IN16
Arena_ALU_IN_Operation[1] => Mux115.IN16
Arena_ALU_IN_Operation[1] => Mux116.IN16
Arena_ALU_IN_Operation[1] => Mux117.IN16
Arena_ALU_IN_Operation[1] => Mux118.IN16
Arena_ALU_IN_Operation[1] => Mux119.IN16
Arena_ALU_IN_Operation[1] => Mux120.IN16
Arena_ALU_IN_Operation[1] => Mux121.IN16
Arena_ALU_IN_Operation[1] => Mux122.IN16
Arena_ALU_IN_Operation[1] => Mux123.IN16
Arena_ALU_IN_Operation[1] => Mux124.IN16
Arena_ALU_IN_Operation[1] => Mux125.IN16
Arena_ALU_IN_Operation[1] => Mux126.IN16
Arena_ALU_IN_Operation[1] => Mux127.IN16
Arena_ALU_IN_Operation[1] => Mux128.IN16
Arena_ALU_IN_Operation[1] => Mux129.IN16
Arena_ALU_IN_Operation[1] => Mux130.IN16
Arena_ALU_IN_Operation[1] => Mux131.IN16
Arena_ALU_IN_Operation[1] => Mux132.IN18
Arena_ALU_IN_Operation[2] => Mux0.IN17
Arena_ALU_IN_Operation[2] => Mux1.IN17
Arena_ALU_IN_Operation[2] => Mux2.IN17
Arena_ALU_IN_Operation[2] => Mux3.IN17
Arena_ALU_IN_Operation[2] => Mux4.IN17
Arena_ALU_IN_Operation[2] => Mux5.IN17
Arena_ALU_IN_Operation[2] => Mux6.IN17
Arena_ALU_IN_Operation[2] => Mux7.IN17
Arena_ALU_IN_Operation[2] => Mux8.IN17
Arena_ALU_IN_Operation[2] => Mux9.IN17
Arena_ALU_IN_Operation[2] => Mux10.IN17
Arena_ALU_IN_Operation[2] => Mux11.IN17
Arena_ALU_IN_Operation[2] => Mux12.IN17
Arena_ALU_IN_Operation[2] => Mux13.IN17
Arena_ALU_IN_Operation[2] => Mux14.IN17
Arena_ALU_IN_Operation[2] => Mux15.IN17
Arena_ALU_IN_Operation[2] => Mux16.IN17
Arena_ALU_IN_Operation[2] => Mux17.IN17
Arena_ALU_IN_Operation[2] => Mux18.IN17
Arena_ALU_IN_Operation[2] => Mux19.IN17
Arena_ALU_IN_Operation[2] => Mux20.IN17
Arena_ALU_IN_Operation[2] => Mux21.IN17
Arena_ALU_IN_Operation[2] => Mux22.IN17
Arena_ALU_IN_Operation[2] => Mux23.IN17
Arena_ALU_IN_Operation[2] => Mux24.IN17
Arena_ALU_IN_Operation[2] => Mux25.IN17
Arena_ALU_IN_Operation[2] => Mux26.IN17
Arena_ALU_IN_Operation[2] => Mux27.IN17
Arena_ALU_IN_Operation[2] => Mux28.IN17
Arena_ALU_IN_Operation[2] => Mux29.IN17
Arena_ALU_IN_Operation[2] => Mux30.IN17
Arena_ALU_IN_Operation[2] => Mux31.IN17
Arena_ALU_IN_Operation[2] => Mux32.IN17
Arena_ALU_IN_Operation[2] => Mux33.IN17
Arena_ALU_IN_Operation[2] => Mux34.IN17
Arena_ALU_IN_Operation[2] => Mux100.IN15
Arena_ALU_IN_Operation[2] => Mux101.IN15
Arena_ALU_IN_Operation[2] => Mux102.IN15
Arena_ALU_IN_Operation[2] => Mux103.IN15
Arena_ALU_IN_Operation[2] => Mux104.IN15
Arena_ALU_IN_Operation[2] => Mux105.IN15
Arena_ALU_IN_Operation[2] => Mux106.IN15
Arena_ALU_IN_Operation[2] => Mux107.IN15
Arena_ALU_IN_Operation[2] => Mux108.IN15
Arena_ALU_IN_Operation[2] => Mux109.IN15
Arena_ALU_IN_Operation[2] => Mux110.IN15
Arena_ALU_IN_Operation[2] => Mux111.IN15
Arena_ALU_IN_Operation[2] => Mux112.IN15
Arena_ALU_IN_Operation[2] => Mux113.IN15
Arena_ALU_IN_Operation[2] => Mux114.IN15
Arena_ALU_IN_Operation[2] => Mux115.IN15
Arena_ALU_IN_Operation[2] => Mux116.IN15
Arena_ALU_IN_Operation[2] => Mux117.IN15
Arena_ALU_IN_Operation[2] => Mux118.IN15
Arena_ALU_IN_Operation[2] => Mux119.IN15
Arena_ALU_IN_Operation[2] => Mux120.IN15
Arena_ALU_IN_Operation[2] => Mux121.IN15
Arena_ALU_IN_Operation[2] => Mux122.IN15
Arena_ALU_IN_Operation[2] => Mux123.IN15
Arena_ALU_IN_Operation[2] => Mux124.IN15
Arena_ALU_IN_Operation[2] => Mux125.IN15
Arena_ALU_IN_Operation[2] => Mux126.IN15
Arena_ALU_IN_Operation[2] => Mux127.IN15
Arena_ALU_IN_Operation[2] => Mux128.IN15
Arena_ALU_IN_Operation[2] => Mux129.IN15
Arena_ALU_IN_Operation[2] => Mux130.IN15
Arena_ALU_IN_Operation[2] => Mux131.IN15
Arena_ALU_IN_Operation[2] => Mux132.IN17
Arena_ALU_IN_Operation[3] => Mux0.IN16
Arena_ALU_IN_Operation[3] => Mux1.IN16
Arena_ALU_IN_Operation[3] => Mux2.IN16
Arena_ALU_IN_Operation[3] => Mux3.IN16
Arena_ALU_IN_Operation[3] => Mux4.IN16
Arena_ALU_IN_Operation[3] => Mux5.IN16
Arena_ALU_IN_Operation[3] => Mux6.IN16
Arena_ALU_IN_Operation[3] => Mux7.IN16
Arena_ALU_IN_Operation[3] => Mux8.IN16
Arena_ALU_IN_Operation[3] => Mux9.IN16
Arena_ALU_IN_Operation[3] => Mux10.IN16
Arena_ALU_IN_Operation[3] => Mux11.IN16
Arena_ALU_IN_Operation[3] => Mux12.IN16
Arena_ALU_IN_Operation[3] => Mux13.IN16
Arena_ALU_IN_Operation[3] => Mux14.IN16
Arena_ALU_IN_Operation[3] => Mux15.IN16
Arena_ALU_IN_Operation[3] => Mux16.IN16
Arena_ALU_IN_Operation[3] => Mux17.IN16
Arena_ALU_IN_Operation[3] => Mux18.IN16
Arena_ALU_IN_Operation[3] => Mux19.IN16
Arena_ALU_IN_Operation[3] => Mux20.IN16
Arena_ALU_IN_Operation[3] => Mux21.IN16
Arena_ALU_IN_Operation[3] => Mux22.IN16
Arena_ALU_IN_Operation[3] => Mux23.IN16
Arena_ALU_IN_Operation[3] => Mux24.IN16
Arena_ALU_IN_Operation[3] => Mux25.IN16
Arena_ALU_IN_Operation[3] => Mux26.IN16
Arena_ALU_IN_Operation[3] => Mux27.IN16
Arena_ALU_IN_Operation[3] => Mux28.IN16
Arena_ALU_IN_Operation[3] => Mux29.IN16
Arena_ALU_IN_Operation[3] => Mux30.IN16
Arena_ALU_IN_Operation[3] => Mux31.IN16
Arena_ALU_IN_Operation[3] => Mux32.IN16
Arena_ALU_IN_Operation[3] => Mux33.IN16
Arena_ALU_IN_Operation[3] => Mux34.IN16
Arena_ALU_IN_Operation[3] => Mux35.IN8
Arena_ALU_IN_Operation[3] => Mux36.IN8
Arena_ALU_IN_Operation[3] => Mux37.IN8
Arena_ALU_IN_Operation[3] => Mux38.IN8
Arena_ALU_IN_Operation[3] => Mux39.IN8
Arena_ALU_IN_Operation[3] => Mux40.IN8
Arena_ALU_IN_Operation[3] => Mux41.IN8
Arena_ALU_IN_Operation[3] => Mux42.IN8
Arena_ALU_IN_Operation[3] => Mux43.IN8
Arena_ALU_IN_Operation[3] => Mux44.IN8
Arena_ALU_IN_Operation[3] => Mux45.IN8
Arena_ALU_IN_Operation[3] => Mux46.IN8
Arena_ALU_IN_Operation[3] => Mux47.IN8
Arena_ALU_IN_Operation[3] => Mux48.IN8
Arena_ALU_IN_Operation[3] => Mux49.IN8
Arena_ALU_IN_Operation[3] => Mux50.IN8
Arena_ALU_IN_Operation[3] => Mux51.IN8
Arena_ALU_IN_Operation[3] => Mux52.IN8
Arena_ALU_IN_Operation[3] => Mux53.IN8
Arena_ALU_IN_Operation[3] => Mux54.IN8
Arena_ALU_IN_Operation[3] => Mux55.IN8
Arena_ALU_IN_Operation[3] => Mux56.IN8
Arena_ALU_IN_Operation[3] => Mux57.IN8
Arena_ALU_IN_Operation[3] => Mux58.IN8
Arena_ALU_IN_Operation[3] => Mux59.IN8
Arena_ALU_IN_Operation[3] => Mux60.IN8
Arena_ALU_IN_Operation[3] => Mux61.IN8
Arena_ALU_IN_Operation[3] => Mux62.IN8
Arena_ALU_IN_Operation[3] => Mux63.IN8
Arena_ALU_IN_Operation[3] => Mux64.IN8
Arena_ALU_IN_Operation[3] => Mux65.IN8
Arena_ALU_IN_Operation[3] => Mux66.IN8
Arena_ALU_IN_Operation[3] => Mux67.IN8
Arena_ALU_IN_Operation[3] => Mux68.IN8
Arena_ALU_IN_Operation[3] => Mux69.IN8
Arena_ALU_IN_Operation[3] => Mux70.IN8
Arena_ALU_IN_Operation[3] => Mux71.IN8
Arena_ALU_IN_Operation[3] => Mux72.IN8
Arena_ALU_IN_Operation[3] => Mux73.IN8
Arena_ALU_IN_Operation[3] => Mux74.IN8
Arena_ALU_IN_Operation[3] => Mux75.IN8
Arena_ALU_IN_Operation[3] => Mux76.IN8
Arena_ALU_IN_Operation[3] => Mux77.IN8
Arena_ALU_IN_Operation[3] => Mux78.IN8
Arena_ALU_IN_Operation[3] => Mux79.IN8
Arena_ALU_IN_Operation[3] => Mux80.IN8
Arena_ALU_IN_Operation[3] => Mux81.IN8
Arena_ALU_IN_Operation[3] => Mux82.IN8
Arena_ALU_IN_Operation[3] => Mux83.IN8
Arena_ALU_IN_Operation[3] => Mux84.IN8
Arena_ALU_IN_Operation[3] => Mux85.IN8
Arena_ALU_IN_Operation[3] => Mux86.IN8
Arena_ALU_IN_Operation[3] => Mux87.IN8
Arena_ALU_IN_Operation[3] => Mux88.IN8
Arena_ALU_IN_Operation[3] => Mux89.IN8
Arena_ALU_IN_Operation[3] => Mux90.IN8
Arena_ALU_IN_Operation[3] => Mux91.IN8
Arena_ALU_IN_Operation[3] => Mux92.IN8
Arena_ALU_IN_Operation[3] => Mux93.IN8
Arena_ALU_IN_Operation[3] => Mux94.IN8
Arena_ALU_IN_Operation[3] => Mux95.IN8
Arena_ALU_IN_Operation[3] => Mux96.IN8
Arena_ALU_IN_Operation[3] => Mux97.IN8
Arena_ALU_IN_Operation[3] => Mux98.IN8
Arena_ALU_IN_Operation[3] => Mux99.IN8
Arena_ALU_IN_Operation[3] => Mux100.IN14
Arena_ALU_IN_Operation[3] => Mux101.IN14
Arena_ALU_IN_Operation[3] => Mux102.IN14
Arena_ALU_IN_Operation[3] => Mux103.IN14
Arena_ALU_IN_Operation[3] => Mux104.IN14
Arena_ALU_IN_Operation[3] => Mux105.IN14
Arena_ALU_IN_Operation[3] => Mux106.IN14
Arena_ALU_IN_Operation[3] => Mux107.IN14
Arena_ALU_IN_Operation[3] => Mux108.IN14
Arena_ALU_IN_Operation[3] => Mux109.IN14
Arena_ALU_IN_Operation[3] => Mux110.IN14
Arena_ALU_IN_Operation[3] => Mux111.IN14
Arena_ALU_IN_Operation[3] => Mux112.IN14
Arena_ALU_IN_Operation[3] => Mux113.IN14
Arena_ALU_IN_Operation[3] => Mux114.IN14
Arena_ALU_IN_Operation[3] => Mux115.IN14
Arena_ALU_IN_Operation[3] => Mux116.IN14
Arena_ALU_IN_Operation[3] => Mux117.IN14
Arena_ALU_IN_Operation[3] => Mux118.IN14
Arena_ALU_IN_Operation[3] => Mux119.IN14
Arena_ALU_IN_Operation[3] => Mux120.IN14
Arena_ALU_IN_Operation[3] => Mux121.IN14
Arena_ALU_IN_Operation[3] => Mux122.IN14
Arena_ALU_IN_Operation[3] => Mux123.IN14
Arena_ALU_IN_Operation[3] => Mux124.IN14
Arena_ALU_IN_Operation[3] => Mux125.IN14
Arena_ALU_IN_Operation[3] => Mux126.IN14
Arena_ALU_IN_Operation[3] => Mux127.IN14
Arena_ALU_IN_Operation[3] => Mux128.IN14
Arena_ALU_IN_Operation[3] => Mux129.IN14
Arena_ALU_IN_Operation[3] => Mux130.IN14
Arena_ALU_IN_Operation[3] => Mux131.IN14
Arena_ALU_IN_Operation[3] => Mux132.IN16
Arena_ALU_OUT[0] <= Arena_ALU_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[1] <= Arena_ALU_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[2] <= Arena_ALU_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[3] <= Arena_ALU_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[4] <= Arena_ALU_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[5] <= Arena_ALU_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[6] <= Arena_ALU_OUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[7] <= Arena_ALU_OUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[8] <= Arena_ALU_OUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[9] <= Arena_ALU_OUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[10] <= Arena_ALU_OUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[11] <= Arena_ALU_OUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[12] <= Arena_ALU_OUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[13] <= Arena_ALU_OUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[14] <= Arena_ALU_OUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[15] <= Arena_ALU_OUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[16] <= Arena_ALU_OUT[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[17] <= Arena_ALU_OUT[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[18] <= Arena_ALU_OUT[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[19] <= Arena_ALU_OUT[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[20] <= Arena_ALU_OUT[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[21] <= Arena_ALU_OUT[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[22] <= Arena_ALU_OUT[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[23] <= Arena_ALU_OUT[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[24] <= Arena_ALU_OUT[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[25] <= Arena_ALU_OUT[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[26] <= Arena_ALU_OUT[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[27] <= Arena_ALU_OUT[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[28] <= Arena_ALU_OUT[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[29] <= Arena_ALU_OUT[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[30] <= Arena_ALU_OUT[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_OUT[31] <= Arena_ALU_OUT[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
Arena_ALU_Zero <= Arena_ALU_Zero$latch.DB_MAX_OUTPUT_PORT_TYPE


