// Seed: 311854196
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_5 = -1;
  wire id_6;
  id_7(
      id_6, -1'b0, 1 ? 1 : 1
  );
  wire id_8;
  assign id_6 = id_5;
  wire id_9, id_10, id_11, id_12;
  wire id_13, id_14, id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1 | "";
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
  xnor primCall (id_6, id_3, id_4, id_8);
  wire id_9;
  logic [7:0] id_10;
  initial id_7 = id_10[1];
endmodule
