##############################################
# Configuration file for running experiments
##############################################
# Path to directory of circuits to use
circuits_dir=tasks/mixing_optimization/verilog_bench_correctness/micro

# Path to directory of architectures to use
archs_dir=arch/mix_soft_and_hard_logic

# Add circuits to list to sweep (basic bm)

circuit_list_add=multiply_hard_block.v
circuit_list_add=adder_hard_block.v
circuit_list_add=bm_DL_2_4_encoder.v
circuit_list_add=bm_DL_Dff_w_synch_reset.v
circuit_list_add=bm_stmt_compare_padding.v
circuit_list_add=bm_dag2_log.v
circuit_list_add=bm_DL_BCD_7_segment_without_x.v
circuit_list_add=bm_if_common.v
circuit_list_add=bm_DL_74381_ALU.v
circuit_list_add=bm_dag2_lpm.v
circuit_list_add=parameter_2.v
circuit_list_add=bm_DL_behavioural_full_adder.v
circuit_list_add=bm_dag3_lpm_log.v
circuit_list_add=bm_and_log.v
circuit_list_add=generate.v
circuit_list_add=bm_add_lpm.v
circuit_list_add=bm_DL_four_bit_adder_continuous_assign.v
circuit_list_add=bm_match5_str_arch.v
circuit_list_add=bm_DL_logic_w_Dff.v
circuit_list_add=bm_dag1_mod.v
circuit_list_add=case_generate.v
circuit_list_add=bm_DL_16_1_mux.v
circuit_list_add=bm_match4_str_arch.v
circuit_list_add=bm_my_D_latch1.v
circuit_list_add=bm_dag2_log_mod.v
circuit_list_add=bm_dag3_log_mod.v
circuit_list_add=bm_DL_4_16_encoder.v
circuit_list_add=bm_mod.v
circuit_list_add=bm_dag1_log.v
circuit_list_add=bm_dag3_log.v
circuit_list_add=bm_dag3_lpm_log_mod.v
circuit_list_add=ff.v
circuit_list_add=bm_match1_str_arch.v
circuit_list_add=bm_DL_2_1_mux.v
circuit_list_add=bm_DL_logic_w_Dff2.v
circuit_list_add=bm_dag4_mod.v

# Add architectures to list to sweep
arch_list_add=k6_frac_N10_mem32K_40nm.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

custom_odin_config=multconfig.xml

#script_params_list_add=-valgrind
script_params_common =-ending_stage odin -use_odin_simulation 