# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/signExtend.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/RegisterFile.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/PCAddImmediate.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/PCAddFour.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/Mux_5.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/Mux_32_PCSrc.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/Mux_32_ALUSrcA.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/Mux_32_ALUM2Reg.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/Mux_32ALUSrcB.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/InstructionsMemory.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/ImmediateExtend.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/DataMemory.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/main_CPU.v"
verilog xil_defaultlib  "../../../Single_CPU.srcs/sources_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
