{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576202245616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576202245666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 20:57:25 2019 " "Processing started: Thu Dec 12 20:57:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576202245666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202245666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202245676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576202248684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576202248684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/square_wave_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/square_wave_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_wave_osc " "Found entity 1: square_wave_osc" {  } { { "verilog/audio/square_wave_osc.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/square_wave_osc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/audio_time.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/audio_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_time " "Found entity 1: audio_time" {  } { { "verilog/audio/audio_time.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/audio_player.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/audio_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_player " "Found entity 1: audio_player" {  } { { "verilog/audio/audio_player.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/audio_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/audio_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_counter " "Found entity 1: audio_counter" {  } { { "verilog/audio/audio_counter.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "verilog/audio/Audio_Clock.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202262995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202262995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "verilog/audio/Altera_UP_Clock_Edge.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "verilog/audio/Altera_UP_Audio_Out_Serializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "verilog/audio/Altera_UP_Audio_Bit_Counter.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "verilog/hexdigit.v" "" { Text "G:/Shared drives/logic/final_project/verilog/hexdigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "verilog/Altera_UP_PS2_Data_In.v" "" { Text "G:/Shared drives/logic/final_project/verilog/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "verilog/Altera_UP_PS2_Command_Out.v" "" { Text "G:/Shared drives/logic/final_project/verilog/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "verilog/PS2_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/keycode_recognizer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/keycode_recognizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 keycode_recognizer " "Found entity 1: keycode_recognizer" {  } { { "verilog/keycode_recognizer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/keycode_recognizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_xy_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_xy_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_xy_controller " "Found entity 1: vga_xy_controller" {  } { { "verilog/vga_xy_controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/vga_xy_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog/controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "verilog/processor.v" "" { Text "G:/Shared drives/logic/final_project/verilog/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/system.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "verilog/system.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202263918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202263918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/image_rom.v 5 5 " "Found 5 design units, including 5 entities, in source file verilog/image_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264038 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram1 " "Found entity 2: ram1" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264038 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram2 " "Found entity 3: ram2" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264038 ""} { "Info" "ISGN_ENTITY_NAME" "4 rom2 " "Found entity 4: rom2" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264038 ""} { "Info" "ISGN_ENTITY_NAME" "5 rom3 " "Found entity 5: rom3" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202264038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/system_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/system_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_tb " "Found entity 1: system_tb" {  } { { "verilog/system_tb.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202264098 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system_de2.v(126) " "Verilog HDL Module Instantiation warning at system_de2.v(126): ignored dangling comma in List of Port Connections" {  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1576202264148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key system_de2.v(3) " "Verilog HDL Declaration information at system_de2.v(3): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576202264148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/system_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/system_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_de2 " "Found entity 1: system_de2" {  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202264168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ker_rom.v 3 3 " "Found 3 design units, including 3 entities, in source file verilog/ker_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ker1 " "Found entity 1: ker1" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264258 ""} { "Info" "ISGN_ENTITY_NAME" "2 ker2 " "Found entity 2: ker2" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264258 ""} { "Info" "ISGN_ENTITY_NAME" "3 ker3 " "Found entity 3: ker3" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202264258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/audio/musicrom.v 3 3 " "Found 3 design units, including 3 entities, in source file verilog/audio/musicrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 music1 " "Found entity 1: music1" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264358 ""} { "Info" "ISGN_ENTITY_NAME" "2 music2 " "Found entity 2: music2" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264358 ""} { "Info" "ISGN_ENTITY_NAME" "3 music3 " "Found entity 3: music3" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202264358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202264358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_x system_tb.v(20) " "Verilog HDL Implicit Net warning at system_tb.v(20): created implicit net for \"vga_x\"" {  } { { "verilog/system_tb.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202264368 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_y system_tb.v(21) " "Verilog HDL Implicit Net warning at system_tb.v(21): created implicit net for \"vga_y\"" {  } { { "verilog/system_tb.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202264368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_de2 " "Elaborating entity \"system_de2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576202266369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:system " "Elaborating entity \"system\" for hierarchy \"system:system\"" {  } { { "verilog/system_de2.v" "system" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202266409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor system:system\|processor:processor " "Elaborating entity \"processor\" for hierarchy \"system:system\|processor:processor\"" {  } { { "verilog/system.v" "processor" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202266439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller system:system\|processor:processor\|controller:controller " "Elaborating entity \"controller\" for hierarchy \"system:system\|processor:processor\|controller:controller\"" {  } { { "verilog/processor.v" "controller" { Text "G:/Shared drives/logic/final_project/verilog/processor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202266716 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "en_ker controller.v(11) " "Output port \"en_ker\" at controller.v(11) has no driver" {  } { { "verilog/controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/controller.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576202266726 "|system_de2|system:system|processor:processor|controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath system:system\|processor:processor\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"system:system\|processor:processor\|datapath:datapath\"" {  } { { "verilog/processor.v" "datapath" { Text "G:/Shared drives/logic/final_project/verilog/processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(118) " "Verilog HDL assignment warning at datapath.v(118): truncated value with size 32 to match size of target (4)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(127) " "Verilog HDL assignment warning at datapath.v(127): truncated value with size 32 to match size of target (7)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(130) " "Verilog HDL assignment warning at datapath.v(130): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(145) " "Verilog HDL assignment warning at datapath.v(145): truncated value with size 32 to match size of target (4)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(157) " "Verilog HDL assignment warning at datapath.v(157): truncated value with size 32 to match size of target (7)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(158) " "Verilog HDL assignment warning at datapath.v(158): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(161) " "Verilog HDL assignment warning at datapath.v(161): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(169) " "Verilog HDL assignment warning at datapath.v(169): truncated value with size 32 to match size of target (8)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 datapath.v(169) " "Verilog HDL assignment warning at datapath.v(169): truncated value with size 32 to match size of target (7)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 datapath.v(195) " "Verilog HDL assignment warning at datapath.v(195): truncated value with size 32 to match size of target (4)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(206) " "Verilog HDL assignment warning at datapath.v(206): truncated value with size 32 to match size of target (1)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(207) " "Verilog HDL assignment warning at datapath.v(207): truncated value with size 32 to match size of target (1)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(208) " "Verilog HDL assignment warning at datapath.v(208): truncated value with size 32 to match size of target (1)" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix_val datapath.v(51) " "Output port \"pix_val\" at datapath.v(51) has no driver" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "conv_pix datapath.v(54) " "Output port \"conv_pix\" at datapath.v(54) has no driver" {  } { { "verilog/datapath.v" "" { Text "G:/Shared drives/logic/final_project/verilog/datapath.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576202267042 "|system_de2|system:system|processor:processor|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_player system:system\|audio_player:audio_player " "Elaborating entity \"audio_player\" for hierarchy \"system:system\|audio_player:audio_player\"" {  } { { "verilog/system.v" "audio_player" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_time system:system\|audio_player:audio_player\|audio_time:timer " "Elaborating entity \"audio_time\" for hierarchy \"system:system\|audio_player:audio_player\|audio_time:timer\"" {  } { { "verilog/audio/audio_player.v" "timer" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 audio_time.v(18) " "Verilog HDL assignment warning at audio_time.v(18): truncated value with size 32 to match size of target (24)" {  } { { "verilog/audio/audio_time.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_time.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267093 "|system_de2|system:system|audio_player:audio_player|audio_time:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_counter system:system\|audio_player:audio_player\|audio_counter:count " "Elaborating entity \"audio_counter\" for hierarchy \"system:system\|audio_player:audio_player\|audio_counter:count\"" {  } { { "verilog/audio/audio_player.v" "count" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music1 system:system\|audio_player:audio_player\|music1:music1 " "Elaborating entity \"music1\" for hierarchy \"system:system\|audio_player:audio_player\|music1:music1\"" {  } { { "verilog/audio/audio_player.v" "music1" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267141 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.data_a 0 musicrom.v(7) " "Net \"memarray.data_a\" at musicrom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267150 "|system_de2|system:system|audio_player:audio_player|music1:music1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.waddr_a 0 musicrom.v(7) " "Net \"memarray.waddr_a\" at musicrom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267150 "|system_de2|system:system|audio_player:audio_player|music1:music1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.we_a 0 musicrom.v(7) " "Net \"memarray.we_a\" at musicrom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267150 "|system_de2|system:system|audio_player:audio_player|music1:music1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music2 system:system\|audio_player:audio_player\|music2:music2 " "Elaborating entity \"music2\" for hierarchy \"system:system\|audio_player:audio_player\|music2:music2\"" {  } { { "verilog/audio/audio_player.v" "music2" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267183 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.data_a 0 musicrom.v(55) " "Net \"memarray.data_a\" at musicrom.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267190 "|system_de2|system:system|audio_player:audio_player|music2:music2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.waddr_a 0 musicrom.v(55) " "Net \"memarray.waddr_a\" at musicrom.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267190 "|system_de2|system:system|audio_player:audio_player|music2:music2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.we_a 0 musicrom.v(55) " "Net \"memarray.we_a\" at musicrom.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267190 "|system_de2|system:system|audio_player:audio_player|music2:music2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music3 system:system\|audio_player:audio_player\|music3:music3 " "Elaborating entity \"music3\" for hierarchy \"system:system\|audio_player:audio_player\|music3:music3\"" {  } { { "verilog/audio/audio_player.v" "music3" { Text "G:/Shared drives/logic/final_project/verilog/audio/audio_player.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267214 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.data_a 0 musicrom.v(103) " "Net \"memarray.data_a\" at musicrom.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267222 "|system_de2|system:system|audio_player:audio_player|music3:music3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.waddr_a 0 musicrom.v(103) " "Net \"memarray.waddr_a\" at musicrom.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267222 "|system_de2|system:system|audio_player:audio_player|music3:music3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memarray.we_a 0 musicrom.v(103) " "Net \"memarray.we_a\" at musicrom.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/audio/musicrom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267222 "|system_de2|system:system|audio_player:audio_player|music3:music3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 system:system\|rom1:rom1 " "Elaborating entity \"rom1\" for hierarchy \"system:system\|rom1:rom1\"" {  } { { "verilog/system.v" "rom1" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202267248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(14) " "Verilog HDL assignment warning at image_rom.v(14): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267262 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(15) " "Verilog HDL assignment warning at image_rom.v(15): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267262 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(1) " "Verilog HDL assignment warning at testpicture1b.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267285 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(2) " "Verilog HDL assignment warning at testpicture1b.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267289 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(3) " "Verilog HDL assignment warning at testpicture1b.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267289 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(4) " "Verilog HDL assignment warning at testpicture1b.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267289 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(5) " "Verilog HDL assignment warning at testpicture1b.mem(5): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267290 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(6) " "Verilog HDL assignment warning at testpicture1b.mem(6): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267290 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(7) " "Verilog HDL assignment warning at testpicture1b.mem(7): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267290 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(8) " "Verilog HDL assignment warning at testpicture1b.mem(8): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267291 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(9) " "Verilog HDL assignment warning at testpicture1b.mem(9): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267291 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(10) " "Verilog HDL assignment warning at testpicture1b.mem(10): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267291 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(11) " "Verilog HDL assignment warning at testpicture1b.mem(11): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267291 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(12) " "Verilog HDL assignment warning at testpicture1b.mem(12): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267292 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(13) " "Verilog HDL assignment warning at testpicture1b.mem(13): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267292 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(14) " "Verilog HDL assignment warning at testpicture1b.mem(14): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267292 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(15) " "Verilog HDL assignment warning at testpicture1b.mem(15): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267293 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(16) " "Verilog HDL assignment warning at testpicture1b.mem(16): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267293 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(17) " "Verilog HDL assignment warning at testpicture1b.mem(17): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267293 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(18) " "Verilog HDL assignment warning at testpicture1b.mem(18): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267293 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(19) " "Verilog HDL assignment warning at testpicture1b.mem(19): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267294 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(20) " "Verilog HDL assignment warning at testpicture1b.mem(20): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267294 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(21) " "Verilog HDL assignment warning at testpicture1b.mem(21): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267294 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(22) " "Verilog HDL assignment warning at testpicture1b.mem(22): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267294 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(23) " "Verilog HDL assignment warning at testpicture1b.mem(23): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267295 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(24) " "Verilog HDL assignment warning at testpicture1b.mem(24): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267295 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(25) " "Verilog HDL assignment warning at testpicture1b.mem(25): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267295 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(26) " "Verilog HDL assignment warning at testpicture1b.mem(26): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267295 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(27) " "Verilog HDL assignment warning at testpicture1b.mem(27): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267296 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(28) " "Verilog HDL assignment warning at testpicture1b.mem(28): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267296 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(29) " "Verilog HDL assignment warning at testpicture1b.mem(29): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267296 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(30) " "Verilog HDL assignment warning at testpicture1b.mem(30): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267297 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(31) " "Verilog HDL assignment warning at testpicture1b.mem(31): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267297 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(32) " "Verilog HDL assignment warning at testpicture1b.mem(32): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267297 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(33) " "Verilog HDL assignment warning at testpicture1b.mem(33): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267298 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(34) " "Verilog HDL assignment warning at testpicture1b.mem(34): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267298 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(35) " "Verilog HDL assignment warning at testpicture1b.mem(35): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267298 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(36) " "Verilog HDL assignment warning at testpicture1b.mem(36): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267298 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(37) " "Verilog HDL assignment warning at testpicture1b.mem(37): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267299 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(38) " "Verilog HDL assignment warning at testpicture1b.mem(38): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267299 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(39) " "Verilog HDL assignment warning at testpicture1b.mem(39): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267299 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(40) " "Verilog HDL assignment warning at testpicture1b.mem(40): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267299 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(41) " "Verilog HDL assignment warning at testpicture1b.mem(41): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267300 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(42) " "Verilog HDL assignment warning at testpicture1b.mem(42): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267300 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(43) " "Verilog HDL assignment warning at testpicture1b.mem(43): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267300 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(44) " "Verilog HDL assignment warning at testpicture1b.mem(44): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267300 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(45) " "Verilog HDL assignment warning at testpicture1b.mem(45): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267301 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(46) " "Verilog HDL assignment warning at testpicture1b.mem(46): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267301 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(47) " "Verilog HDL assignment warning at testpicture1b.mem(47): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267301 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(48) " "Verilog HDL assignment warning at testpicture1b.mem(48): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267302 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(49) " "Verilog HDL assignment warning at testpicture1b.mem(49): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267302 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(50) " "Verilog HDL assignment warning at testpicture1b.mem(50): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267302 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(51) " "Verilog HDL assignment warning at testpicture1b.mem(51): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267302 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(52) " "Verilog HDL assignment warning at testpicture1b.mem(52): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267303 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(53) " "Verilog HDL assignment warning at testpicture1b.mem(53): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267303 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(54) " "Verilog HDL assignment warning at testpicture1b.mem(54): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267303 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(55) " "Verilog HDL assignment warning at testpicture1b.mem(55): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267304 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(56) " "Verilog HDL assignment warning at testpicture1b.mem(56): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267304 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(57) " "Verilog HDL assignment warning at testpicture1b.mem(57): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267304 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(58) " "Verilog HDL assignment warning at testpicture1b.mem(58): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267304 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(59) " "Verilog HDL assignment warning at testpicture1b.mem(59): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267305 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(60) " "Verilog HDL assignment warning at testpicture1b.mem(60): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267305 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(61) " "Verilog HDL assignment warning at testpicture1b.mem(61): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267305 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(62) " "Verilog HDL assignment warning at testpicture1b.mem(62): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267305 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(63) " "Verilog HDL assignment warning at testpicture1b.mem(63): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267306 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(64) " "Verilog HDL assignment warning at testpicture1b.mem(64): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267306 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(65) " "Verilog HDL assignment warning at testpicture1b.mem(65): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267306 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(66) " "Verilog HDL assignment warning at testpicture1b.mem(66): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267306 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(67) " "Verilog HDL assignment warning at testpicture1b.mem(67): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267307 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(68) " "Verilog HDL assignment warning at testpicture1b.mem(68): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267307 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(69) " "Verilog HDL assignment warning at testpicture1b.mem(69): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267307 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(70) " "Verilog HDL assignment warning at testpicture1b.mem(70): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267308 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(71) " "Verilog HDL assignment warning at testpicture1b.mem(71): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267308 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(72) " "Verilog HDL assignment warning at testpicture1b.mem(72): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267308 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(73) " "Verilog HDL assignment warning at testpicture1b.mem(73): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267308 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(74) " "Verilog HDL assignment warning at testpicture1b.mem(74): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267309 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(75) " "Verilog HDL assignment warning at testpicture1b.mem(75): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267309 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(76) " "Verilog HDL assignment warning at testpicture1b.mem(76): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267309 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(77) " "Verilog HDL assignment warning at testpicture1b.mem(77): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267309 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(78) " "Verilog HDL assignment warning at testpicture1b.mem(78): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267310 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(79) " "Verilog HDL assignment warning at testpicture1b.mem(79): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267310 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(80) " "Verilog HDL assignment warning at testpicture1b.mem(80): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267310 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(81) " "Verilog HDL assignment warning at testpicture1b.mem(81): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267310 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(82) " "Verilog HDL assignment warning at testpicture1b.mem(82): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267311 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(83) " "Verilog HDL assignment warning at testpicture1b.mem(83): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267311 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(84) " "Verilog HDL assignment warning at testpicture1b.mem(84): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267311 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(85) " "Verilog HDL assignment warning at testpicture1b.mem(85): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267312 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(86) " "Verilog HDL assignment warning at testpicture1b.mem(86): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267312 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(87) " "Verilog HDL assignment warning at testpicture1b.mem(87): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267312 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(88) " "Verilog HDL assignment warning at testpicture1b.mem(88): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267312 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(89) " "Verilog HDL assignment warning at testpicture1b.mem(89): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267313 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(90) " "Verilog HDL assignment warning at testpicture1b.mem(90): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267313 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(91) " "Verilog HDL assignment warning at testpicture1b.mem(91): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267313 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(92) " "Verilog HDL assignment warning at testpicture1b.mem(92): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267314 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(93) " "Verilog HDL assignment warning at testpicture1b.mem(93): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267314 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(94) " "Verilog HDL assignment warning at testpicture1b.mem(94): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267314 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(95) " "Verilog HDL assignment warning at testpicture1b.mem(95): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267315 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(96) " "Verilog HDL assignment warning at testpicture1b.mem(96): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267315 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(97) " "Verilog HDL assignment warning at testpicture1b.mem(97): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267315 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(98) " "Verilog HDL assignment warning at testpicture1b.mem(98): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267315 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(99) " "Verilog HDL assignment warning at testpicture1b.mem(99): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267316 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(100) " "Verilog HDL assignment warning at testpicture1b.mem(100): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267316 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(101) " "Verilog HDL assignment warning at testpicture1b.mem(101): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267316 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(102) " "Verilog HDL assignment warning at testpicture1b.mem(102): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267316 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(103) " "Verilog HDL assignment warning at testpicture1b.mem(103): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267317 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(104) " "Verilog HDL assignment warning at testpicture1b.mem(104): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267317 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(105) " "Verilog HDL assignment warning at testpicture1b.mem(105): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267317 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(106) " "Verilog HDL assignment warning at testpicture1b.mem(106): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267317 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(107) " "Verilog HDL assignment warning at testpicture1b.mem(107): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267318 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(108) " "Verilog HDL assignment warning at testpicture1b.mem(108): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267318 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(109) " "Verilog HDL assignment warning at testpicture1b.mem(109): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267318 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(110) " "Verilog HDL assignment warning at testpicture1b.mem(110): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267319 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(111) " "Verilog HDL assignment warning at testpicture1b.mem(111): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267319 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(112) " "Verilog HDL assignment warning at testpicture1b.mem(112): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267319 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(113) " "Verilog HDL assignment warning at testpicture1b.mem(113): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267319 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(114) " "Verilog HDL assignment warning at testpicture1b.mem(114): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267320 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(115) " "Verilog HDL assignment warning at testpicture1b.mem(115): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267320 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(116) " "Verilog HDL assignment warning at testpicture1b.mem(116): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267320 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(117) " "Verilog HDL assignment warning at testpicture1b.mem(117): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267320 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(118) " "Verilog HDL assignment warning at testpicture1b.mem(118): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267321 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(119) " "Verilog HDL assignment warning at testpicture1b.mem(119): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267321 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 testpicture1b.mem(120) " "Verilog HDL assignment warning at testpicture1b.mem(120): truncated value with size 4 to match size of target (3)" {  } { { "verilog/testpicture1b.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/testpicture1b.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202267321 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 image_rom.v(17) " "Net \"mem.data_a\" at image_rom.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267752 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 image_rom.v(17) " "Net \"mem.waddr_a\" at image_rom.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267752 "|system_de2|system:system|rom1:rom1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 image_rom.v(17) " "Net \"mem.we_a\" at image_rom.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202267752 "|system_de2|system:system|rom1:rom1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 system:system\|ram1:ram1 " "Elaborating entity \"ram1\" for hierarchy \"system:system\|ram1:ram1\"" {  } { { "verilog/system.v" "ram1" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202268137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(44) " "Verilog HDL assignment warning at image_rom.v(44): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268146 "|system_de2|system:system|ram1:ram1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(45) " "Verilog HDL assignment warning at image_rom.v(45): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268146 "|system_de2|system:system|ram1:ram1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom2 system:system\|rom2:rom2 " "Elaborating entity \"rom2\" for hierarchy \"system:system\|rom2:rom2\"" {  } { { "verilog/system.v" "rom2" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202268168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(114) " "Verilog HDL assignment warning at image_rom.v(114): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268182 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(115) " "Verilog HDL assignment warning at image_rom.v(115): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268182 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(1) " "Verilog HDL assignment warning at zepplinb.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268202 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(2) " "Verilog HDL assignment warning at zepplinb.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268205 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(3) " "Verilog HDL assignment warning at zepplinb.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268205 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(4) " "Verilog HDL assignment warning at zepplinb.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268205 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(5) " "Verilog HDL assignment warning at zepplinb.mem(5): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268206 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(6) " "Verilog HDL assignment warning at zepplinb.mem(6): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268206 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(7) " "Verilog HDL assignment warning at zepplinb.mem(7): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268206 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(8) " "Verilog HDL assignment warning at zepplinb.mem(8): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268206 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(9) " "Verilog HDL assignment warning at zepplinb.mem(9): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268207 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(10) " "Verilog HDL assignment warning at zepplinb.mem(10): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268207 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(11) " "Verilog HDL assignment warning at zepplinb.mem(11): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268207 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(12) " "Verilog HDL assignment warning at zepplinb.mem(12): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268207 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(13) " "Verilog HDL assignment warning at zepplinb.mem(13): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268208 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(14) " "Verilog HDL assignment warning at zepplinb.mem(14): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268208 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(15) " "Verilog HDL assignment warning at zepplinb.mem(15): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268208 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(16) " "Verilog HDL assignment warning at zepplinb.mem(16): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268208 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(17) " "Verilog HDL assignment warning at zepplinb.mem(17): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268209 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(18) " "Verilog HDL assignment warning at zepplinb.mem(18): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268209 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(19) " "Verilog HDL assignment warning at zepplinb.mem(19): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268209 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(20) " "Verilog HDL assignment warning at zepplinb.mem(20): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268209 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(21) " "Verilog HDL assignment warning at zepplinb.mem(21): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268210 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(22) " "Verilog HDL assignment warning at zepplinb.mem(22): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268210 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(23) " "Verilog HDL assignment warning at zepplinb.mem(23): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268210 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(24) " "Verilog HDL assignment warning at zepplinb.mem(24): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268210 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(25) " "Verilog HDL assignment warning at zepplinb.mem(25): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268211 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(26) " "Verilog HDL assignment warning at zepplinb.mem(26): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268211 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(27) " "Verilog HDL assignment warning at zepplinb.mem(27): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268211 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(28) " "Verilog HDL assignment warning at zepplinb.mem(28): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268212 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(29) " "Verilog HDL assignment warning at zepplinb.mem(29): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268212 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(30) " "Verilog HDL assignment warning at zepplinb.mem(30): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268212 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(31) " "Verilog HDL assignment warning at zepplinb.mem(31): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268212 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(32) " "Verilog HDL assignment warning at zepplinb.mem(32): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268213 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(33) " "Verilog HDL assignment warning at zepplinb.mem(33): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268213 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(34) " "Verilog HDL assignment warning at zepplinb.mem(34): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268213 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(35) " "Verilog HDL assignment warning at zepplinb.mem(35): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268214 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(36) " "Verilog HDL assignment warning at zepplinb.mem(36): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268214 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(37) " "Verilog HDL assignment warning at zepplinb.mem(37): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268214 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(38) " "Verilog HDL assignment warning at zepplinb.mem(38): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268214 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(39) " "Verilog HDL assignment warning at zepplinb.mem(39): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268215 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(40) " "Verilog HDL assignment warning at zepplinb.mem(40): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268215 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(41) " "Verilog HDL assignment warning at zepplinb.mem(41): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268215 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(42) " "Verilog HDL assignment warning at zepplinb.mem(42): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268215 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(43) " "Verilog HDL assignment warning at zepplinb.mem(43): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268216 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(44) " "Verilog HDL assignment warning at zepplinb.mem(44): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268216 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(45) " "Verilog HDL assignment warning at zepplinb.mem(45): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268216 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(46) " "Verilog HDL assignment warning at zepplinb.mem(46): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268216 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(47) " "Verilog HDL assignment warning at zepplinb.mem(47): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268217 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(48) " "Verilog HDL assignment warning at zepplinb.mem(48): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268217 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(49) " "Verilog HDL assignment warning at zepplinb.mem(49): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268217 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(50) " "Verilog HDL assignment warning at zepplinb.mem(50): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268217 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(51) " "Verilog HDL assignment warning at zepplinb.mem(51): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268218 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(52) " "Verilog HDL assignment warning at zepplinb.mem(52): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268218 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(53) " "Verilog HDL assignment warning at zepplinb.mem(53): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268218 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(54) " "Verilog HDL assignment warning at zepplinb.mem(54): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268218 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(55) " "Verilog HDL assignment warning at zepplinb.mem(55): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268219 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(56) " "Verilog HDL assignment warning at zepplinb.mem(56): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268219 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(57) " "Verilog HDL assignment warning at zepplinb.mem(57): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268219 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(58) " "Verilog HDL assignment warning at zepplinb.mem(58): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268219 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(59) " "Verilog HDL assignment warning at zepplinb.mem(59): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268220 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(60) " "Verilog HDL assignment warning at zepplinb.mem(60): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268220 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(61) " "Verilog HDL assignment warning at zepplinb.mem(61): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268220 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(62) " "Verilog HDL assignment warning at zepplinb.mem(62): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268220 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(63) " "Verilog HDL assignment warning at zepplinb.mem(63): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268221 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(64) " "Verilog HDL assignment warning at zepplinb.mem(64): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268221 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(65) " "Verilog HDL assignment warning at zepplinb.mem(65): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268221 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(66) " "Verilog HDL assignment warning at zepplinb.mem(66): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268221 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(67) " "Verilog HDL assignment warning at zepplinb.mem(67): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268222 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(68) " "Verilog HDL assignment warning at zepplinb.mem(68): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268222 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(69) " "Verilog HDL assignment warning at zepplinb.mem(69): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268222 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(70) " "Verilog HDL assignment warning at zepplinb.mem(70): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268222 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(71) " "Verilog HDL assignment warning at zepplinb.mem(71): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268223 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(72) " "Verilog HDL assignment warning at zepplinb.mem(72): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268223 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(73) " "Verilog HDL assignment warning at zepplinb.mem(73): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268223 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(74) " "Verilog HDL assignment warning at zepplinb.mem(74): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268223 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(75) " "Verilog HDL assignment warning at zepplinb.mem(75): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268224 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(76) " "Verilog HDL assignment warning at zepplinb.mem(76): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268224 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(77) " "Verilog HDL assignment warning at zepplinb.mem(77): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268224 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(78) " "Verilog HDL assignment warning at zepplinb.mem(78): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268225 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(79) " "Verilog HDL assignment warning at zepplinb.mem(79): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268225 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(80) " "Verilog HDL assignment warning at zepplinb.mem(80): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268225 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(81) " "Verilog HDL assignment warning at zepplinb.mem(81): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268225 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(82) " "Verilog HDL assignment warning at zepplinb.mem(82): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268226 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(83) " "Verilog HDL assignment warning at zepplinb.mem(83): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268226 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(84) " "Verilog HDL assignment warning at zepplinb.mem(84): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268226 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(85) " "Verilog HDL assignment warning at zepplinb.mem(85): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268226 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(86) " "Verilog HDL assignment warning at zepplinb.mem(86): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268227 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(87) " "Verilog HDL assignment warning at zepplinb.mem(87): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268227 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(88) " "Verilog HDL assignment warning at zepplinb.mem(88): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268227 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(89) " "Verilog HDL assignment warning at zepplinb.mem(89): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268227 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(90) " "Verilog HDL assignment warning at zepplinb.mem(90): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268228 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(91) " "Verilog HDL assignment warning at zepplinb.mem(91): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268228 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(92) " "Verilog HDL assignment warning at zepplinb.mem(92): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268228 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(93) " "Verilog HDL assignment warning at zepplinb.mem(93): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268228 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(94) " "Verilog HDL assignment warning at zepplinb.mem(94): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268229 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(95) " "Verilog HDL assignment warning at zepplinb.mem(95): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268229 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(96) " "Verilog HDL assignment warning at zepplinb.mem(96): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268229 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(97) " "Verilog HDL assignment warning at zepplinb.mem(97): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268229 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(98) " "Verilog HDL assignment warning at zepplinb.mem(98): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268230 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(99) " "Verilog HDL assignment warning at zepplinb.mem(99): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268230 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(100) " "Verilog HDL assignment warning at zepplinb.mem(100): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268230 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(101) " "Verilog HDL assignment warning at zepplinb.mem(101): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268231 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(102) " "Verilog HDL assignment warning at zepplinb.mem(102): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268231 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(103) " "Verilog HDL assignment warning at zepplinb.mem(103): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268231 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(104) " "Verilog HDL assignment warning at zepplinb.mem(104): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268231 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(105) " "Verilog HDL assignment warning at zepplinb.mem(105): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268231 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(106) " "Verilog HDL assignment warning at zepplinb.mem(106): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268232 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(107) " "Verilog HDL assignment warning at zepplinb.mem(107): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268232 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(108) " "Verilog HDL assignment warning at zepplinb.mem(108): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268232 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(109) " "Verilog HDL assignment warning at zepplinb.mem(109): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268233 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(110) " "Verilog HDL assignment warning at zepplinb.mem(110): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268233 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(111) " "Verilog HDL assignment warning at zepplinb.mem(111): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268233 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(112) " "Verilog HDL assignment warning at zepplinb.mem(112): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268233 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(113) " "Verilog HDL assignment warning at zepplinb.mem(113): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268234 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(114) " "Verilog HDL assignment warning at zepplinb.mem(114): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268234 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(115) " "Verilog HDL assignment warning at zepplinb.mem(115): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268234 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(116) " "Verilog HDL assignment warning at zepplinb.mem(116): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268234 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(117) " "Verilog HDL assignment warning at zepplinb.mem(117): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268235 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(118) " "Verilog HDL assignment warning at zepplinb.mem(118): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268235 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(119) " "Verilog HDL assignment warning at zepplinb.mem(119): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268235 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 zepplinb.mem(120) " "Verilog HDL assignment warning at zepplinb.mem(120): truncated value with size 4 to match size of target (3)" {  } { { "verilog/zepplinb.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/zepplinb.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202268235 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 image_rom.v(117) " "Net \"mem.data_a\" at image_rom.v(117) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202268652 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 image_rom.v(117) " "Net \"mem.waddr_a\" at image_rom.v(117) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202268652 "|system_de2|system:system|rom2:rom2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 image_rom.v(117) " "Net \"mem.we_a\" at image_rom.v(117) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 117 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202268653 "|system_de2|system:system|rom2:rom2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3 system:system\|rom3:rom3 " "Elaborating entity \"rom3\" for hierarchy \"system:system\|rom3:rom3\"" {  } { { "verilog/system.v" "rom3" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202268991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(142) " "Verilog HDL assignment warning at image_rom.v(142): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269003 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 image_rom.v(143) " "Verilog HDL assignment warning at image_rom.v(143): truncated value with size 32 to match size of target (15)" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269003 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(1) " "Verilog HDL assignment warning at yodab.mem(1): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269025 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(2) " "Verilog HDL assignment warning at yodab.mem(2): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269029 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(3) " "Verilog HDL assignment warning at yodab.mem(3): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269030 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(4) " "Verilog HDL assignment warning at yodab.mem(4): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269030 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(5) " "Verilog HDL assignment warning at yodab.mem(5): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269030 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(6) " "Verilog HDL assignment warning at yodab.mem(6): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269030 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(7) " "Verilog HDL assignment warning at yodab.mem(7): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269031 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(8) " "Verilog HDL assignment warning at yodab.mem(8): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269031 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(9) " "Verilog HDL assignment warning at yodab.mem(9): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269031 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(10) " "Verilog HDL assignment warning at yodab.mem(10): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269032 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(11) " "Verilog HDL assignment warning at yodab.mem(11): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269032 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(12) " "Verilog HDL assignment warning at yodab.mem(12): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269032 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(13) " "Verilog HDL assignment warning at yodab.mem(13): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269032 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(14) " "Verilog HDL assignment warning at yodab.mem(14): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269033 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(15) " "Verilog HDL assignment warning at yodab.mem(15): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269033 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(16) " "Verilog HDL assignment warning at yodab.mem(16): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269033 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(17) " "Verilog HDL assignment warning at yodab.mem(17): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269034 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(18) " "Verilog HDL assignment warning at yodab.mem(18): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269034 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(19) " "Verilog HDL assignment warning at yodab.mem(19): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269034 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(20) " "Verilog HDL assignment warning at yodab.mem(20): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269034 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(21) " "Verilog HDL assignment warning at yodab.mem(21): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269035 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(22) " "Verilog HDL assignment warning at yodab.mem(22): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269035 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(23) " "Verilog HDL assignment warning at yodab.mem(23): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269035 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(24) " "Verilog HDL assignment warning at yodab.mem(24): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269036 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(25) " "Verilog HDL assignment warning at yodab.mem(25): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269036 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(26) " "Verilog HDL assignment warning at yodab.mem(26): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269036 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(27) " "Verilog HDL assignment warning at yodab.mem(27): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269036 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(28) " "Verilog HDL assignment warning at yodab.mem(28): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269037 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(29) " "Verilog HDL assignment warning at yodab.mem(29): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269037 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(30) " "Verilog HDL assignment warning at yodab.mem(30): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269037 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(31) " "Verilog HDL assignment warning at yodab.mem(31): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269037 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(32) " "Verilog HDL assignment warning at yodab.mem(32): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269038 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(33) " "Verilog HDL assignment warning at yodab.mem(33): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269038 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(34) " "Verilog HDL assignment warning at yodab.mem(34): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269038 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(35) " "Verilog HDL assignment warning at yodab.mem(35): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269038 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(36) " "Verilog HDL assignment warning at yodab.mem(36): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269039 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(37) " "Verilog HDL assignment warning at yodab.mem(37): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269039 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(38) " "Verilog HDL assignment warning at yodab.mem(38): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269039 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(39) " "Verilog HDL assignment warning at yodab.mem(39): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269039 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(40) " "Verilog HDL assignment warning at yodab.mem(40): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269040 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(41) " "Verilog HDL assignment warning at yodab.mem(41): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269040 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(42) " "Verilog HDL assignment warning at yodab.mem(42): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269040 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(43) " "Verilog HDL assignment warning at yodab.mem(43): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269040 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(44) " "Verilog HDL assignment warning at yodab.mem(44): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269041 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(45) " "Verilog HDL assignment warning at yodab.mem(45): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269041 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(46) " "Verilog HDL assignment warning at yodab.mem(46): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269041 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(47) " "Verilog HDL assignment warning at yodab.mem(47): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269041 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(48) " "Verilog HDL assignment warning at yodab.mem(48): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269042 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(49) " "Verilog HDL assignment warning at yodab.mem(49): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269042 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(50) " "Verilog HDL assignment warning at yodab.mem(50): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269042 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(51) " "Verilog HDL assignment warning at yodab.mem(51): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269042 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(52) " "Verilog HDL assignment warning at yodab.mem(52): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269043 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(53) " "Verilog HDL assignment warning at yodab.mem(53): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269043 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(54) " "Verilog HDL assignment warning at yodab.mem(54): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269043 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(55) " "Verilog HDL assignment warning at yodab.mem(55): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269043 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(56) " "Verilog HDL assignment warning at yodab.mem(56): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269044 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(57) " "Verilog HDL assignment warning at yodab.mem(57): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269044 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(58) " "Verilog HDL assignment warning at yodab.mem(58): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269044 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(59) " "Verilog HDL assignment warning at yodab.mem(59): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269044 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(60) " "Verilog HDL assignment warning at yodab.mem(60): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269045 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(61) " "Verilog HDL assignment warning at yodab.mem(61): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269045 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(62) " "Verilog HDL assignment warning at yodab.mem(62): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269045 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(63) " "Verilog HDL assignment warning at yodab.mem(63): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269045 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(64) " "Verilog HDL assignment warning at yodab.mem(64): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269046 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(65) " "Verilog HDL assignment warning at yodab.mem(65): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269046 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(66) " "Verilog HDL assignment warning at yodab.mem(66): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269046 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(67) " "Verilog HDL assignment warning at yodab.mem(67): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269046 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(68) " "Verilog HDL assignment warning at yodab.mem(68): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269047 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(69) " "Verilog HDL assignment warning at yodab.mem(69): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269047 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(70) " "Verilog HDL assignment warning at yodab.mem(70): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269047 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(71) " "Verilog HDL assignment warning at yodab.mem(71): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269048 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(72) " "Verilog HDL assignment warning at yodab.mem(72): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269048 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(73) " "Verilog HDL assignment warning at yodab.mem(73): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269048 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(74) " "Verilog HDL assignment warning at yodab.mem(74): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269049 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(75) " "Verilog HDL assignment warning at yodab.mem(75): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269049 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(76) " "Verilog HDL assignment warning at yodab.mem(76): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269049 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(77) " "Verilog HDL assignment warning at yodab.mem(77): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269049 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(78) " "Verilog HDL assignment warning at yodab.mem(78): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269050 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(79) " "Verilog HDL assignment warning at yodab.mem(79): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269050 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(80) " "Verilog HDL assignment warning at yodab.mem(80): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269050 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(81) " "Verilog HDL assignment warning at yodab.mem(81): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269050 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(82) " "Verilog HDL assignment warning at yodab.mem(82): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269051 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(83) " "Verilog HDL assignment warning at yodab.mem(83): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269051 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(84) " "Verilog HDL assignment warning at yodab.mem(84): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269051 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(85) " "Verilog HDL assignment warning at yodab.mem(85): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269051 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(86) " "Verilog HDL assignment warning at yodab.mem(86): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269052 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(87) " "Verilog HDL assignment warning at yodab.mem(87): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269052 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(88) " "Verilog HDL assignment warning at yodab.mem(88): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269052 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(89) " "Verilog HDL assignment warning at yodab.mem(89): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269052 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(90) " "Verilog HDL assignment warning at yodab.mem(90): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269053 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(91) " "Verilog HDL assignment warning at yodab.mem(91): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269053 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(92) " "Verilog HDL assignment warning at yodab.mem(92): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269053 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(93) " "Verilog HDL assignment warning at yodab.mem(93): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269053 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(94) " "Verilog HDL assignment warning at yodab.mem(94): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269054 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(95) " "Verilog HDL assignment warning at yodab.mem(95): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269054 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(96) " "Verilog HDL assignment warning at yodab.mem(96): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269054 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(97) " "Verilog HDL assignment warning at yodab.mem(97): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269054 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(98) " "Verilog HDL assignment warning at yodab.mem(98): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269055 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(99) " "Verilog HDL assignment warning at yodab.mem(99): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269055 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(100) " "Verilog HDL assignment warning at yodab.mem(100): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269055 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(101) " "Verilog HDL assignment warning at yodab.mem(101): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269055 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(102) " "Verilog HDL assignment warning at yodab.mem(102): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269056 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(103) " "Verilog HDL assignment warning at yodab.mem(103): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269056 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(104) " "Verilog HDL assignment warning at yodab.mem(104): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269056 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(105) " "Verilog HDL assignment warning at yodab.mem(105): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269056 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(106) " "Verilog HDL assignment warning at yodab.mem(106): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269057 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(107) " "Verilog HDL assignment warning at yodab.mem(107): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269057 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(108) " "Verilog HDL assignment warning at yodab.mem(108): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269057 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(109) " "Verilog HDL assignment warning at yodab.mem(109): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269057 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(110) " "Verilog HDL assignment warning at yodab.mem(110): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269058 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(111) " "Verilog HDL assignment warning at yodab.mem(111): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269058 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(112) " "Verilog HDL assignment warning at yodab.mem(112): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269058 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(113) " "Verilog HDL assignment warning at yodab.mem(113): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269058 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(114) " "Verilog HDL assignment warning at yodab.mem(114): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269059 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(115) " "Verilog HDL assignment warning at yodab.mem(115): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269059 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(116) " "Verilog HDL assignment warning at yodab.mem(116): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269059 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(117) " "Verilog HDL assignment warning at yodab.mem(117): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269059 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(118) " "Verilog HDL assignment warning at yodab.mem(118): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269060 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(119) " "Verilog HDL assignment warning at yodab.mem(119): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269060 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 yodab.mem(120) " "Verilog HDL assignment warning at yodab.mem(120): truncated value with size 4 to match size of target (3)" {  } { { "verilog/yodab.mem" "" { Text "G:/Shared drives/logic/final_project/verilog/yodab.mem" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202269060 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 image_rom.v(145) " "Net \"mem.data_a\" at image_rom.v(145) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269427 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 image_rom.v(145) " "Net \"mem.waddr_a\" at image_rom.v(145) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269427 "|system_de2|system:system|rom3:rom3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 image_rom.v(145) " "Net \"mem.we_a\" at image_rom.v(145) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/image_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 145 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269428 "|system_de2|system:system|rom3:rom3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ker1 system:system\|ker1:ker1 " "Elaborating entity \"ker1\" for hierarchy \"system:system\|ker1:ker1\"" {  } { { "verilog/system.v" "ker1" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269813 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.data_a 0 ker_rom.v(7) " "Net \"mem_array.data_a\" at ker_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269823 "|system_de2|system:system|ker1:ker1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.waddr_a 0 ker_rom.v(7) " "Net \"mem_array.waddr_a\" at ker_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269823 "|system_de2|system:system|ker1:ker1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.we_a 0 ker_rom.v(7) " "Net \"mem_array.we_a\" at ker_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269823 "|system_de2|system:system|ker1:ker1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ker2 system:system\|ker2:ker2 " "Elaborating entity \"ker2\" for hierarchy \"system:system\|ker2:ker2\"" {  } { { "verilog/system.v" "ker2" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269843 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.data_a 0 ker_rom.v(33) " "Net \"mem_array.data_a\" at ker_rom.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269853 "|system_de2|system:system|ker2:ker2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.waddr_a 0 ker_rom.v(33) " "Net \"mem_array.waddr_a\" at ker_rom.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269853 "|system_de2|system:system|ker2:ker2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.we_a 0 ker_rom.v(33) " "Net \"mem_array.we_a\" at ker_rom.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269853 "|system_de2|system:system|ker2:ker2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ker3 system:system\|ker3:ker3 " "Elaborating entity \"ker3\" for hierarchy \"system:system\|ker3:ker3\"" {  } { { "verilog/system.v" "ker3" { Text "G:/Shared drives/logic/final_project/verilog/system.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269873 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.data_a 0 ker_rom.v(59) " "Net \"mem_array.data_a\" at ker_rom.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269883 "|system_de2|system:system|ker3:ker3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.waddr_a 0 ker_rom.v(59) " "Net \"mem_array.waddr_a\" at ker_rom.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269883 "|system_de2|system:system|ker3:ker3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_array.we_a 0 ker_rom.v(59) " "Net \"mem_array.we_a\" at ker_rom.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "verilog/ker_rom.v" "" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576202269883 "|system_de2|system:system|ker3:ker3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:pS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:pS2\"" {  } { { "verilog/system_de2.v" "pS2" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:pS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:pS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "verilog/PS2_Controller.v" "PS2_Data_In" { Text "G:/Shared drives/logic/final_project/verilog/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:pS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:pS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "verilog/PS2_Controller.v" "PS2_Command_Out" { Text "G:/Shared drives/logic/final_project/verilog/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202269963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keycode_recognizer keycode_recognizer:key " "Elaborating entity \"keycode_recognizer\" for hierarchy \"keycode_recognizer:key\"" {  } { { "verilog/system_de2.v" "key" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_xy_controller vga_xy_controller:vga_xy_controller " "Elaborating entity \"vga_xy_controller\" for hierarchy \"vga_xy_controller:vga_xy_controller\"" {  } { { "verilog/system_de2.v" "vga_xy_controller" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_wave_osc square_wave_osc:osc " "Elaborating entity \"square_wave_osc\" for hierarchy \"square_wave_osc:osc\"" {  } { { "verilog/system_de2.v" "osc" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 square_wave_osc.v(26) " "Verilog HDL assignment warning at square_wave_osc.v(26): truncated value with size 32 to match size of target (20)" {  } { { "verilog/audio/square_wave_osc.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/square_wave_osc.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202270183 "|system_de2|square_wave_osc:osc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:Audio_Controller\"" {  } { { "verilog/system_de2.v" "Audio_Controller" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "verilog/audio/Audio_Controller.v" "Bit_Clock_Edges" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "verilog/audio/Audio_Controller.v" "Audio_In_Deserializer" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "verilog/audio/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202270850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202270850 ""}  } { { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202270850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202271160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202271160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202271180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202271439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202271439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202271459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202271759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202271759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202271789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "G:/Shared drives/logic/final_project/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202272085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202272085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202272125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202272215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "G:/Shared drives/logic/final_project/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202272496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202272496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202272537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "G:/Shared drives/logic/final_project/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202272862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202272862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202272916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "G:/Shared drives/logic/final_project/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202273225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202273225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202273255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "verilog/audio/Audio_Controller.v" "Audio_Out_Serializer" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202274100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "verilog/audio/Audio_Controller.v" "Audio_Clock" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202275845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "verilog/audio/Audio_Clock.v" "altpll_component" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202276193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "verilog/audio/Audio_Clock.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202276202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202276202 ""}  } { { "verilog/audio/Audio_Clock.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202276202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"avconf:avc\"" {  } { { "verilog/system_de2.v" "avc" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202276279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202276288 "|system_de2|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202276289 "|system_de2|avconf:avc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"avconf:avc\|I2C_Controller:u0\"" {  } { { "verilog/audio/avconf.v" "u0" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202276302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202276310 "|system_de2|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202276310 "|system_de2|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576202276310 "|system_de2|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 37 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 67 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 97 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 127 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 157 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 187 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 217 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 247 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 277 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 307 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 337 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 367 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 397 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 427 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 457 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 487 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 517 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 547 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 577 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 607 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 637 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 667 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 697 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 727 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 757 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 787 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 817 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 847 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 877 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 907 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 937 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 967 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 37 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 67 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 97 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 127 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 157 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 187 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 217 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 247 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 277 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 307 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 337 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 367 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 397 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 427 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 457 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 487 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 517 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 547 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 577 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 607 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 637 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 667 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 697 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 727 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 757 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 787 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 817 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 847 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 877 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 907 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 937 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf" 967 2 0 } } { "db/a_dpfifo_as31.tdf" "" { Text "G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf" 45 2 0 } } { "db/scfifo_n441.tdf" "" { Text "G:/Shared drives/logic/final_project/db/scfifo_n441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "verilog/audio/Altera_UP_SYNC_FIFO.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "verilog/audio/Altera_UP_Audio_In_Deserializer.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 237 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202277741 "|system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576202277741 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576202277741 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "system:system\|ram1:ram1\|ram_rtl_0 " "Inferred dual-clock RAM node \"system:system\|ram1:ram1\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576202278225 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:system\|ram1:ram1\|ram " "RAM logic \"system:system\|ram1:ram1\|ram\" is uninferred due to asynchronous read logic" {  } { { "verilog/image_rom.v" "ram" { Text "G:/Shared drives/logic/final_project/verilog/image_rom.v" 47 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|audio_player:audio_player\|music1:music1\|memarray " "RAM logic \"system:system\|audio_player:audio_player\|music1:music1\|memarray\" is uninferred due to inappropriate RAM size" {  } { { "verilog/audio/musicrom.v" "memarray" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|audio_player:audio_player\|music2:music2\|memarray " "RAM logic \"system:system\|audio_player:audio_player\|music2:music2\|memarray\" is uninferred due to inappropriate RAM size" {  } { { "verilog/audio/musicrom.v" "memarray" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|audio_player:audio_player\|music3:music3\|memarray " "RAM logic \"system:system\|audio_player:audio_player\|music3:music3\|memarray\" is uninferred due to inappropriate RAM size" {  } { { "verilog/audio/musicrom.v" "memarray" { Text "G:/Shared drives/logic/final_project/verilog/audio/musicrom.v" 103 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|ker1:ker1\|mem_array " "RAM logic \"system:system\|ker1:ker1\|mem_array\" is uninferred due to inappropriate RAM size" {  } { { "verilog/ker_rom.v" "mem_array" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|ker2:ker2\|mem_array " "RAM logic \"system:system\|ker2:ker2\|mem_array\" is uninferred due to inappropriate RAM size" {  } { { "verilog/ker_rom.v" "mem_array" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:system\|ker3:ker3\|mem_array " "RAM logic \"system:system\|ker3:ker3\|mem_array\" is uninferred due to inappropriate RAM size" {  } { { "verilog/ker_rom.v" "mem_array" { Text "G:/Shared drives/logic/final_project/verilog/ker_rom.v" 59 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576202278226 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1576202278226 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 31 G:/Shared drives/logic/final_project/db/final_project.ram0_music1_e56f973e.hdl.mif " "Memory depth (32) in the design file differs from memory depth (31) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_music1_e56f973e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278240 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 31 G:/Shared drives/logic/final_project/db/final_project.ram0_music2_e56f973f.hdl.mif " "Memory depth (32) in the design file differs from memory depth (31) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_music2_e56f973f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278248 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 31 G:/Shared drives/logic/final_project/db/final_project.ram0_music3_e56f973c.hdl.mif " "Memory depth (32) in the design file differs from memory depth (31) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_music3_e56f973c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278254 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 G:/Shared drives/logic/final_project/db/final_project.ram0_ker1_36dc60.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_ker1_36dc60.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278261 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 G:/Shared drives/logic/final_project/db/final_project.ram0_ker2_36dc67.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_ker2_36dc67.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278269 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 G:/Shared drives/logic/final_project/db/final_project.ram0_ker3_36dc66.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"G:/Shared drives/logic/final_project/db/final_project.ram0_ker3_36dc66.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1576202278275 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system\|rom1:rom1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system\|rom1:rom1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19200 " "Parameter NUMWORDS_B set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_rom1_3af053.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_rom1_3af053.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system\|ram1:ram1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system\|ram1:ram1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19200 " "Parameter NUMWORDS_B set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system\|rom2:rom2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system\|rom2:rom2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19200 " "Parameter NUMWORDS_B set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_rom2_3af050.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_rom2_3af050.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:system\|rom3:rom3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:system\|rom3:rom3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19200 " "Parameter NUMWORDS_A set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19200 " "Parameter NUMWORDS_B set to 19200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_rom3_3af051.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_rom3_3af051.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576202278954 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576202278954 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576202278954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system\|rom1:rom1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system\|rom1:rom1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202279410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system\|rom1:rom1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system\|rom1:rom1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_rom1_3af053.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_rom1_3af053.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202279410 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202279410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_clp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_clp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_clp1 " "Found entity 1: altsyncram_clp1" {  } { { "db/altsyncram_clp1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_clp1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202279764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202279764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "G:/Shared drives/logic/final_project/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202280237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202280237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "G:/Shared drives/logic/final_project/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202280687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202280687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "G:/Shared drives/logic/final_project/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202281116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202281116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system\|ram1:ram1\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"system:system\|ram1:ram1\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202281399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system\|ram1:ram1\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"system:system\|ram1:ram1\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202281399 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202281399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09d1 " "Found entity 1: altsyncram_09d1" {  } { { "db/altsyncram_09d1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_09d1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202281737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202281737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system\|rom2:rom2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system\|rom2:rom2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202282206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system\|rom2:rom2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system\|rom2:rom2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_rom2_3af050.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_rom2_3af050.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202282207 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202282207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_alp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_alp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_alp1 " "Found entity 1: altsyncram_alp1" {  } { { "db/altsyncram_alp1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_alp1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202282588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202282588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system\|rom3:rom3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:system\|rom3:rom3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202283229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system\|rom3:rom3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:system\|rom3:rom3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_rom3_3af051.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_rom3_3af051.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576202283230 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576202283230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dlp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dlp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dlp1 " "Found entity 1: altsyncram_dlp1" {  } { { "db/altsyncram_dlp1.tdf" "" { Text "G:/Shared drives/logic/final_project/db/altsyncram_dlp1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576202283593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202283593 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576202285018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[8\] " "Latch avconf:avc\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285110 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[2\] " "Latch avconf:avc\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285110 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[9\] " "Latch avconf:avc\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285111 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[1\] " "Latch avconf:avc\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285111 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[7\] " "Latch avconf:avc\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[0\] " "Latch avconf:avc\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[10\] " "Latch avconf:avc\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[4\] " "Latch avconf:avc\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[11\] " "Latch avconf:avc\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[3\] " "Latch avconf:avc\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285112 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[6\] " "Latch avconf:avc\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285113 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[5\] " "Latch avconf:avc\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285113 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[15\] " "Latch avconf:avc\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[2\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285113 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[13\] " "Latch avconf:avc\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[3\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285113 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[14\] " "Latch avconf:avc\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285113 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[12\] " "Latch avconf:avc\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576202285114 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576202285114 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 72 -1 0 } } { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 63 -1 0 } } { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1576202285117 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1576202285117 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576202285458 "|system_de2|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576202285458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576202285579 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "194 " "194 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576202287728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Shared drives/logic/final_project/output_files/final_project.map.smsg " "Generated suppressed messages file G:/Shared drives/logic/final_project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202288156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576202290753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576202290753 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576202292179 "|system_de2|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576202292179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1230 " "Implemented 1230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576202292180 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576202292180 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1576202292180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1082 " "Implemented 1082 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576202292180 ""} { "Info" "ICUT_CUT_TM_RAMS" "100 " "Implemented 100 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576202292180 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1576202292180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576202292180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 534 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 534 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576202292751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 20:58:12 2019 " "Processing ended: Thu Dec 12 20:58:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576202292751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576202292751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576202292751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576202292751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1576202296090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576202296156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 20:58:14 2019 " "Processing started: Thu Dec 12 20:58:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576202296156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576202296156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576202296156 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576202296389 ""}
{ "Info" "0" "" "Project  = final_project" {  } {  } 0 0 "Project  = final_project" 0 0 "Fitter" 0 0 1576202296389 ""}
{ "Info" "0" "" "Revision = final_project" {  } {  } 0 0 "Revision = final_project" 0 0 "Fitter" 0 0 1576202296389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576202297477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576202297532 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576202297634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576202297717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576202297717 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1576202297790 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1576202297790 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system:system\|rom2:rom2\|altsyncram:mem_rtl_0\|altsyncram_alp1:auto_generated\|ram_block1a5 " "Atom \"system:system\|rom2:rom2\|altsyncram:mem_rtl_0\|altsyncram_alp1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1576202297804 "|system_de2|system:system|rom2:rom2|altsyncram:mem_rtl_0|altsyncram_alp1:auto_generated|ram_block1a5"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1576202297804 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576202298290 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576202298301 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576202298758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576202298758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576202298758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576202298758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576202298758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576202298758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576202298758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576202298758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1576202298758 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576202298758 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 5438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576202298764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 5440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576202298764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 5442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576202298764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 5444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576202298764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 5446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1576202298764 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576202298764 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576202298766 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576202299023 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 47 " "No exact pin location assignment(s) for 8 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1576202299935 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1576202300338 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576202300341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576202300341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576202300348 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1576202300363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1576202300364 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576202300365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576202300518 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576202300518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576202300518 ""}  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 5432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576202300518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_xy_controller:vga_xy_controller\|VGA_CLK  " "Automatically promoted node vga_xy_controller:vga_xy_controller\|VGA_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576202300519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_xy_controller:vga_xy_controller\|VGA_CLK~0 " "Destination node vga_xy_controller:vga_xy_controller\|VGA_CLK~0" {  } { { "verilog/vga_xy_controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/vga_xy_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 3053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576202300519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 5391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576202300519 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576202300519 ""}  } { { "verilog/vga_xy_controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/vga_xy_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576202300519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avconf:avc\|mI2C_CTRL_CLK  " "Automatically promoted node avconf:avc\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576202300519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[2\] " "Destination node avconf:avc\|LUT_INDEX\[2\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576202300519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[3\] " "Destination node avconf:avc\|LUT_INDEX\[3\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576202300519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[4\] " "Destination node avconf:avc\|LUT_INDEX\[4\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576202300519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[5\] " "Destination node avconf:avc\|LUT_INDEX\[5\]" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576202300519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "verilog/audio/I2C_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576202300519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|mI2C_CTRL_CLK~0 " "Destination node avconf:avc\|mI2C_CTRL_CLK~0" {  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 2022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1576202300519 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1576202300519 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576202300519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avconf:avc\|Mux2~1  " "Automatically promoted node avconf:avc\|Mux2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1576202300519 ""}  } { { "verilog/audio/avconf.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/avconf.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 2793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576202300519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576202301245 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576202301247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576202301247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576202301250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576202301254 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576202301257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576202301257 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576202301259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576202301361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1576202301363 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576202301363 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1576202301374 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1576202301374 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1576202301374 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 44 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576202301375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576202301375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576202301375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576202301375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576202301375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576202301375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576202301375 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 29 42 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1576202301375 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1576202301375 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1576202301375 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "verilog/audio/Audio_Clock.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v" 94 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 277 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1576202301413 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll clk\[0\] AUD_XCK~output " "PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "verilog/audio/Audio_Clock.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v" 94 0 0 } } { "verilog/audio/Audio_Controller.v" "" { Text "G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v" 277 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 126 0 0 } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1576202301427 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1576202301705 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1576202301705 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576202301750 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1576202301938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576202306236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576202306665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576202306728 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576202314339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576202314339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576202315103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576202319868 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576202319868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576202321993 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576202321993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576202321998 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.68 " "Total time spent on timing analysis during the Fitter is 1.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576202322478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576202322504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576202322851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576202322852 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576202323182 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576202323837 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1576202324401 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576202324411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576202324411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576202324411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576202324411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576202324411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576202324411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576202324411 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1576202324411 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1576202324411 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "5 " "Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576202324411 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576202324411 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576202324411 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576202324411 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "verilog/system_de2.v" "" { Text "G:/Shared drives/logic/final_project/verilog/system_de2.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "G:/Shared drives/logic/final_project/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1576202324411 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1576202324411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Shared drives/logic/final_project/output_files/final_project.fit.smsg " "Generated suppressed messages file G:/Shared drives/logic/final_project/output_files/final_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576202324722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 499 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 499 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5735 " "Peak virtual memory: 5735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576202329245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 20:58:49 2019 " "Processing ended: Thu Dec 12 20:58:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576202329245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576202329245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576202329245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576202329245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576202332233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576202332293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 20:58:52 2019 " "Processing started: Thu Dec 12 20:58:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576202332293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576202332293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576202332293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1576202333637 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576202336845 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576202337092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576202338535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 20:58:58 2019 " "Processing ended: Thu Dec 12 20:58:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576202338535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576202338535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576202338535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576202338535 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576202339513 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576202341198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576202341259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 20:59:00 2019 " "Processing started: Thu Dec 12 20:59:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576202341259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1576202341259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project -c final_project " "Command: quartus_sta final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1576202341259 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1576202341489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1576202344472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1576202344472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202344564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202344564 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1576202345227 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1576202345954 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202345954 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576202345959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\} \{Audio_Controller\|Audio_Clock\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576202345959 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576202345959 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202345961 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name avconf:avc\|mI2C_CTRL_CLK avconf:avc\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name avconf:avc\|mI2C_CTRL_CLK avconf:avc\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576202345962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_xy_controller:vga_xy_controller\|VGA_CLK vga_xy_controller:vga_xy_controller\|VGA_CLK " "create_clock -period 1.000 -name vga_xy_controller:vga_xy_controller\|VGA_CLK vga_xy_controller:vga_xy_controller\|VGA_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576202345962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name avconf:avc\|LUT_INDEX\[1\] avconf:avc\|LUT_INDEX\[1\] " "create_clock -period 1.000 -name avconf:avc\|LUT_INDEX\[1\] avconf:avc\|LUT_INDEX\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576202345962 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576202345962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1576202345971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576202345971 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1576202345972 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576202346305 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576202346744 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576202346744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.494 " "Worst-case setup slack is -5.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202346931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202346931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.494            -217.414 vga_xy_controller:vga_xy_controller\|VGA_CLK  " "   -5.494            -217.414 vga_xy_controller:vga_xy_controller\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202346931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.241             -17.808 CLOCK_50  " "   -5.241             -17.808 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202346931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.856             -55.402 avconf:avc\|LUT_INDEX\[1\]  " "   -3.856             -55.402 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202346931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.895            -121.706 avconf:avc\|mI2C_CTRL_CLK  " "   -2.895            -121.706 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202346931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202346931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_50  " "    0.357               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 vga_xy_controller:vga_xy_controller\|VGA_CLK  " "    0.402               0.000 vga_xy_controller:vga_xy_controller\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 avconf:avc\|mI2C_CTRL_CLK  " "    0.404               0.000 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.547               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202347101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576202347271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576202347441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.693 " "Worst-case minimum pulse width slack is -2.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -127.173 vga_xy_controller:vga_xy_controller\|VGA_CLK  " "   -2.693            -127.173 vga_xy_controller:vga_xy_controller\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -74.530 avconf:avc\|mI2C_CTRL_CLK  " "   -1.285             -74.530 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.381               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.553               0.000 CLOCK_50  " "    9.553               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202347608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202347608 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576202349359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576202349384 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576202349801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576202350469 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576202350675 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576202350675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.917 " "Worst-case setup slack is -4.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202350868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202350868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.917            -191.231 vga_xy_controller:vga_xy_controller\|VGA_CLK  " "   -4.917            -191.231 vga_xy_controller:vga_xy_controller\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202350868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.694             -15.880 CLOCK_50  " "   -4.694             -15.880 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202350868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.540             -51.034 avconf:avc\|LUT_INDEX\[1\]  " "   -3.540             -51.034 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202350868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.640            -106.607 avconf:avc\|mI2C_CTRL_CLK  " "   -2.640            -106.607 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202350868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202350868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK_50  " "    0.353               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 avconf:avc\|mI2C_CTRL_CLK  " "    0.353               0.000 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 vga_xy_controller:vga_xy_controller\|VGA_CLK  " "    0.354               0.000 vga_xy_controller:vga_xy_controller\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.551               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202351123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576202351309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576202351496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.649 " "Worst-case minimum pulse width slack is -2.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -125.809 vga_xy_controller:vga_xy_controller\|VGA_CLK  " "   -2.649            -125.809 vga_xy_controller:vga_xy_controller\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -74.530 avconf:avc\|mI2C_CTRL_CLK  " "   -1.285             -74.530 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.369               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.560               0.000 CLOCK_50  " "    9.560               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202351669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202351669 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576202353344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576202353640 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576202353647 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576202353647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.182 " "Worst-case setup slack is -2.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.182             -75.253 vga_xy_controller:vga_xy_controller\|VGA_CLK  " "   -2.182             -75.253 vga_xy_controller:vga_xy_controller\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976              -6.549 CLOCK_50  " "   -1.976              -6.549 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.363             -19.020 avconf:avc\|LUT_INDEX\[1\]  " "   -1.363             -19.020 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.943             -30.171 avconf:avc\|mI2C_CTRL_CLK  " "   -0.943             -30.171 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202353773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CLOCK_50  " "    0.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.163               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 vga_xy_controller:vga_xy_controller\|VGA_CLK  " "    0.174               0.000 vga_xy_controller:vga_xy_controller\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 avconf:avc\|mI2C_CTRL_CLK  " "    0.181               0.000 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202353940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202353940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576202354110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576202354329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202354508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202354508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -65.000 vga_xy_controller:vga_xy_controller\|VGA_CLK  " "   -1.000             -65.000 vga_xy_controller:vga_xy_controller\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202354508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -58.000 avconf:avc\|mI2C_CTRL_CLK  " "   -1.000             -58.000 avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202354508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 avconf:avc\|LUT_INDEX\[1\]  " "    0.421               0.000 avconf:avc\|LUT_INDEX\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202354508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.200               0.000 CLOCK_50  " "    9.200               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576202354508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576202354508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576202357710 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576202357711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576202359005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 20:59:19 2019 " "Processing ended: Thu Dec 12 20:59:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576202359005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576202359005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576202359005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1576202359005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1576202361863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576202361928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 20:59:21 2019 " "Processing started: Thu Dec 12 20:59:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576202361928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1576202361928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1576202361928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1576202364507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_7_1200mv_85c_slow.vo G:/Shared drives/logic/final_project/simulation/modelsim/ simulation " "Generated file final_project_7_1200mv_85c_slow.vo in folder \"G:/Shared drives/logic/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1576202365753 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_7_1200mv_0c_slow.vo G:/Shared drives/logic/final_project/simulation/modelsim/ simulation " "Generated file final_project_7_1200mv_0c_slow.vo in folder \"G:/Shared drives/logic/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1576202366407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_min_1200mv_0c_fast.vo G:/Shared drives/logic/final_project/simulation/modelsim/ simulation " "Generated file final_project_min_1200mv_0c_fast.vo in folder \"G:/Shared drives/logic/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1576202367168 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project.vo G:/Shared drives/logic/final_project/simulation/modelsim/ simulation " "Generated file final_project.vo in folder \"G:/Shared drives/logic/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1576202368147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_7_1200mv_85c_v_slow.sdo G:/Shared drives/logic/final_project/simulation/modelsim/ simulation " "Generated file final_project_7_1200mv_85c_v_slow.sdo in folder \"G:/Shared drives/logic/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1576202368452 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_7_1200mv_0c_v_slow.sdo G:/Shared drives/logic/final_project/simulation/modelsim/ simulation " "Generated file final_project_7_1200mv_0c_v_slow.sdo in folder \"G:/Shared drives/logic/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1576202369017 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_min_1200mv_0c_v_fast.sdo G:/Shared drives/logic/final_project/simulation/modelsim/ simulation " "Generated file final_project_min_1200mv_0c_v_fast.sdo in folder \"G:/Shared drives/logic/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1576202369599 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project_v.sdo G:/Shared drives/logic/final_project/simulation/modelsim/ simulation " "Generated file final_project_v.sdo in folder \"G:/Shared drives/logic/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1576202370099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576202370976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 20:59:30 2019 " "Processing ended: Thu Dec 12 20:59:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576202370976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576202370976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576202370976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1576202370976 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1041 s " "Quartus Prime Full Compilation was successful. 0 errors, 1041 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1576202372144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576202517989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576202518104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 21:01:57 2019 " "Processing started: Thu Dec 12 21:01:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576202518104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1576202518104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp final_project -c final_project --netlist_type=sgate " "Command: quartus_npp final_project -c final_project --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1576202518104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1576202519042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576202519809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 21:01:59 2019 " "Processing ended: Thu Dec 12 21:01:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576202519809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576202519809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576202519809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1576202519809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576202617785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576202617845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 21:03:37 2019 " "Processing started: Thu Dec 12 21:03:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576202617845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1576202617845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp final_project -c final_project --netlist_type=sm_process " "Command: quartus_npp final_project -c final_project --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1576202617845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1576202618612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576202618911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 21:03:38 2019 " "Processing ended: Thu Dec 12 21:03:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576202618911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576202618911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576202618911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1576202618911 ""}
