

================================================================
== Vitis HLS Report for 'merlin_memcpy_1_1_Pipeline_merlinL1'
================================================================
* Date:           Thu Dec 12 13:05:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_atax
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   159920|   159920|  0.640 ms|  0.640 ms|  159920|  159920|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+--------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- merlinL1  |   159918|   159918|        20|          1|          1|  159900|       yes|
        +------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      221|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      576|      413|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|      569|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|     1145|      825|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |urem_15ns_8ns_15_19_1_U38  |urem_15ns_8ns_15_19_1  |        0|   0|  576|  413|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|   0|  576|  413|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_9ns_7ns_8s_15_4_1_U39  |mac_muladd_9ns_7ns_8s_15_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_287_p2                  |         +|   0|  0|  25|          18|           1|
    |add_ln48_1_fu_261_p2                |         +|   0|  0|  43|          36|          19|
    |add_ln48_2_fu_325_p2                |         +|   0|  0|  43|          36|          19|
    |i_7_fu_242_p2                       |         +|   0|  0|  25|          18|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage0_iter19  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op81_read_state20      |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_293_p2                 |      icmp|   0|  0|  25|          18|           3|
    |icmp_ln43_fu_236_p2                 |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln48_fu_252_p2                 |      icmp|   0|  0|   9|           2|           1|
    |select_ln39_fu_299_p3               |    select|   0|  0|  18|           1|          18|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 221|         151|          85|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_195_p4        |  14|          3|  128|        384|
    |i_03_fu_112                           |   9|          2|   18|         36|
    |merlin_gmem_kernel_atax_32_0_blk_n_R  |   9|          2|    1|          2|
    |phi_mul33_fu_100                      |   9|          2|   36|         72|
    |phi_mul_fu_104                        |   9|          2|   36|         72|
    |phi_urem_fu_96                        |   9|          2|   18|         36|
    |shiftreg_fu_108                       |   9|          2|   96|        192|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  95|         21|  336|        800|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                       |    1|   0|    1|          0|
    |ap_done_reg                                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg               |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                |    1|   0|    1|          0|
    |i_03_fu_112                                     |   18|   0|   18|          0|
    |icmp_ln43_reg_449                               |    1|   0|    1|          0|
    |icmp_ln48_reg_453                               |    1|   0|    1|          0|
    |merlin_gmem_kernel_atax_32_0_addr_read_reg_471  |  128|   0|  128|          0|
    |phi_mul33_fu_100                                |   36|   0|   36|          0|
    |phi_mul_fu_104                                  |   36|   0|   36|          0|
    |phi_urem_fu_96                                  |   18|   0|   18|          0|
    |shiftreg_fu_108                                 |   96|   0|   96|          0|
    |trunc_ln48_3_reg_462                            |    3|   0|    3|          0|
    |icmp_ln43_reg_449                               |   64|  32|    1|          0|
    |icmp_ln48_reg_453                               |   64|  32|    1|          0|
    |trunc_ln48_3_reg_462                            |   64|  32|    3|          0|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           |  569|  96|  382|          0|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|  merlin_memcpy_1.1_Pipeline_merlinL1|  return value|
|m_axi_merlin_gmem_kernel_atax_32_0_AWVALID   |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWREADY   |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWADDR    |  out|   64|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWID      |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWLEN     |  out|   32|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWSIZE    |  out|    3|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWBURST   |  out|    2|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWLOCK    |  out|    2|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWCACHE   |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWPROT    |  out|    3|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWQOS     |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWREGION  |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWUSER    |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WVALID    |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WREADY    |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WDATA     |  out|  128|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WSTRB     |  out|   16|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WLAST     |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WID       |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WUSER     |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARVALID   |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARREADY   |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARADDR    |  out|   64|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARID      |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARLEN     |  out|   32|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARSIZE    |  out|    3|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARBURST   |  out|    2|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARLOCK    |  out|    2|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARCACHE   |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARPROT    |  out|    3|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARQOS     |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARREGION  |  out|    4|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARUSER    |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RVALID    |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RREADY    |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RDATA     |   in|  128|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RLAST     |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RID       |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RFIFONUM  |   in|    9|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RUSER     |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RRESP     |   in|    2|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_BVALID    |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_BREADY    |  out|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_BRESP     |   in|    2|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_BID       |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_BUSER     |   in|    1|       m_axi|         merlin_gmem_kernel_atax_32_0|       pointer|
|dst_0_address0                               |  out|   15|   ap_memory|                                dst_0|         array|
|dst_0_ce0                                    |  out|    1|   ap_memory|                                dst_0|         array|
|dst_0_we0                                    |  out|    1|   ap_memory|                                dst_0|         array|
|dst_0_d0                                     |  out|   32|   ap_memory|                                dst_0|         array|
|dst_1_address0                               |  out|   15|   ap_memory|                                dst_1|         array|
|dst_1_ce0                                    |  out|    1|   ap_memory|                                dst_1|         array|
|dst_1_we0                                    |  out|    1|   ap_memory|                                dst_1|         array|
|dst_1_d0                                     |  out|   32|   ap_memory|                                dst_1|         array|
|dst_2_address0                               |  out|   15|   ap_memory|                                dst_2|         array|
|dst_2_ce0                                    |  out|    1|   ap_memory|                                dst_2|         array|
|dst_2_we0                                    |  out|    1|   ap_memory|                                dst_2|         array|
|dst_2_d0                                     |  out|   32|   ap_memory|                                dst_2|         array|
|dst_3_address0                               |  out|   15|   ap_memory|                                dst_3|         array|
|dst_3_ce0                                    |  out|    1|   ap_memory|                                dst_3|         array|
|dst_3_we0                                    |  out|    1|   ap_memory|                                dst_3|         array|
|dst_3_d0                                     |  out|   32|   ap_memory|                                dst_3|         array|
|dst_4_address0                               |  out|   15|   ap_memory|                                dst_4|         array|
|dst_4_ce0                                    |  out|    1|   ap_memory|                                dst_4|         array|
|dst_4_we0                                    |  out|    1|   ap_memory|                                dst_4|         array|
|dst_4_d0                                     |  out|   32|   ap_memory|                                dst_4|         array|
|sext_ln43                                    |   in|   60|     ap_none|                            sext_ln43|        scalar|
+---------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

