

================================================================
== Vitis HLS Report for 'open_port'
================================================================
* Date:           Tue Jul 19 22:46:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        echo_server_application_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  0.542 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axis_listen_port_status_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_listen_port_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specreset_ln0 = specreset void @_ssdm_op_SpecReset, i2 %state_V, i64 1, void @empty_4"   --->   Operation 6 'specreset' 'specreset_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:106]   --->   Operation 7 'specpipeline' 'specpipeline_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_V_load = load i2 %state_V"   --->   Operation 8 'load' 'state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.49ns)   --->   "%switch_ln117 = switch i2 %state_V_load, void %._crit_edge, i2 0, void, i2 1, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:117]   --->   Operation 9 'switch' 'switch_ln117' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %s_axis_listen_port_status_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 10 'nbreadreq' 'tmp' <Predicate = (state_V_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %tmp, void %._crit_edge, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:124]   --->   Operation 11 'br' 'br_ln124' <Predicate = (state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s_axis_listen_port_status_V_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %s_axis_listen_port_status_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'read' 's_axis_listen_port_status_V_read' <Predicate = (state_V_load == 1 & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%listenDone = trunc i8 %s_axis_listen_port_status_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'trunc' 'listenDone' <Predicate = (state_V_load == 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %listenDone, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:127]   --->   Operation 14 'br' 'br_ln127' <Predicate = (state_V_load == 1 & tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.41ns)   --->   "%store_ln133 = store i2 0, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:133]   --->   Operation 15 'store' 'store_ln133' <Predicate = (state_V_load == 1 & tmp & !listenDone)> <Delay = 0.41>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 16 'br' 'br_ln0' <Predicate = (state_V_load == 1 & tmp & !listenDone)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.41ns)   --->   "%store_ln129 = store i2 2, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:129]   --->   Operation 17 'store' 'store_ln129' <Predicate = (state_V_load == 1 & tmp & listenDone)> <Delay = 0.41>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln130 = br void %._crit_edge" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:130]   --->   Operation 18 'br' 'br_ln130' <Predicate = (state_V_load == 1 & tmp & listenDone)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.41ns)   --->   "%store_ln121 = store i2 1, i2 %state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:121]   --->   Operation 19 'store' 'store_ln121' <Predicate = (state_V_load == 0)> <Delay = 0.41>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_listen_port_V, i16 7" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'write' 'write_ln174' <Predicate = (state_V_load == 0)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_listen_port_V, i16 7" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 21 'write' 'write_ln174' <Predicate = (state_V_load == 0)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln122 = br void %._crit_edge" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:122]   --->   Operation 22 'br' 'br_ln122' <Predicate = (state_V_load == 0)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln142 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:142]   --->   Operation 23 'ret' 'ret_ln142' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_listen_port_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_listen_port_status_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                (specinterface) [ 0000]
specinterface_ln0                (specinterface) [ 0000]
specreset_ln0                    (specreset    ) [ 0000]
specpipeline_ln106               (specpipeline ) [ 0000]
state_V_load                     (load         ) [ 0111]
switch_ln117                     (switch       ) [ 0000]
tmp                              (nbreadreq    ) [ 0100]
br_ln124                         (br           ) [ 0000]
s_axis_listen_port_status_V_read (read         ) [ 0000]
listenDone                       (trunc        ) [ 0100]
br_ln127                         (br           ) [ 0000]
store_ln133                      (store        ) [ 0000]
br_ln0                           (br           ) [ 0000]
store_ln129                      (store        ) [ 0000]
br_ln130                         (br           ) [ 0000]
store_ln121                      (store        ) [ 0000]
write_ln174                      (write        ) [ 0000]
br_ln122                         (br           ) [ 0000]
ret_ln142                        (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_listen_port_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_listen_port_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_listen_port_status_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_listen_port_status_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_nbreadreq_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="0" index="2" bw="1" slack="0"/>
<pin id="42" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="s_axis_listen_port_status_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_listen_port_status_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="state_V_load_load_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="2" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_V_load/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="listenDone_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="listenDone/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln133_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="2" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln129_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="0" index="1" bw="2" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln121_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="2" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="86" class="1005" name="state_V_load_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="1"/>
<pin id="88" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="28" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="30" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="36" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="46" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="60" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_listen_port_V | {3 }
	Port: state_V | {1 }
 - Input state : 
	Port: open_port : s_axis_listen_port_status_V | {1 }
	Port: open_port : state_V | {1 }
  - Chain level:
	State 1
		switch_ln117 : 1
		br_ln127 : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|
| Operation|               Functional Unit               |
|----------|---------------------------------------------|
| nbreadreq|             tmp_nbreadreq_fu_38             |
|----------|---------------------------------------------|
|   read   | s_axis_listen_port_status_V_read_read_fu_46 |
|----------|---------------------------------------------|
|   write  |               grp_write_fu_52               |
|----------|---------------------------------------------|
|   trunc  |               listenDone_fu_64              |
|----------|---------------------------------------------|
|   Total  |                                             |
|----------|---------------------------------------------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|state_V_load_reg_86|    2   |
+-------------------+--------+
|       Total       |    2   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    2   |
+-----------+--------+
|   Total   |    2   |
+-----------+--------+
