<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><!-- saved from url=(0092)http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=92206&test_id=250 --><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><title>Test Results</title><meta name="language" content="en"><meta name="tcexam_level" content="1"><meta name="description" content="[TCExam] TCExam by Tecnick.com [Raudra Exam (c) 2019]"><meta name="author" content="nick"><meta name="reply-to" content=""><meta name="keywords" content="TCExam, eExam, e-exam, web, exam"><link rel="stylesheet" href="./Test Results65_files/jquery-ui.css"><link rel="stylesheet" href="./Test Results65_files/calclayout.css"><script src="./Test Results65_files/jquery-1.12.4.js.download"></script><script src="./Test Results65_files/jquery-ui.js.download"></script><script src="./Test Results65_files/jquery.dialogextend.min.js.download"></script><script src="./Test Results65_files/custom.js.download"></script><script src="./Test Results65_files/oscZenoedited.js.download"></script><link rel="stylesheet" href="./Test Results65_files/default.css" type="text/css"><link rel="shortcut icon" href="http://www.gatexcel.co.in/favicon.ico"></head><body><div class="header"><div class="left"></div><div class="right"><a name="timersection" id="timersection"></a><form action="http://www.gatexcel.co.in/public/code/tce_show_result_user.php" id="timerform"><div><input type="text" name="timer" id="timer" value="" size="29" maxlength="29" title="Clock / Timer" readonly="readonly">&nbsp;</div></form><script src="./Test Results65_files/timer.js.download" type="text/javascript"></script><script type="text/javascript">//<![CDATA[FJ_start_timer(false, 1486838099, 'I\'m sorry, the time available to complete the test is over!', false, 1486838099681);//]]></script></div></div><div id="scrollayer" class="scrollmenu"><!--[if lte IE 7]><style type="text/css">ul.menu li {text-align:left;behavior:url("../../shared/jscripts/IEmen.htc");}ul.menu ul {background-color:#003399;margin:0;padding:0;display:none;position:absolute;top:20px;left:0px;}ul.menu ul li {width:200px;text-align:left;margin:0;}ul.menu ul ul {display:none;position:absolute;top:0px;left:190px;}</style><![endif]--><a name="menusection" id="menusection"></a><div class="hidden"><a href="http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=92206&amp;test_id=250#topofdoc" accesskey="2" title="[2] skip navigation menu">skip navigation menu</a></div><ul class="menu"><li><a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page" id="Main Page" accesskey="i">Home</a></li><li><a href="http://www.gatexcel.co.in/public/code/tce_page_user.php" title="User" id="User" accesskey="u">User</a><!--[if lte IE 6]><iframe class="menu"></iframe><![endif]--><ul><li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_email.php" title="Change Email" id="Change Email">Change Email</a></li><li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_password.php" title="Change Password" id="Change Password">Change Password</a></li></ul></li><li><a href="http://www.gatexcel.co.in/public/code/tce_logout.php" title="click on this link to exit the system (session end)" id="click on this link to exit the system (session end)" accesskey="q">Logout</a></li></ul></div><div class="body"><a name="topofdoc" id="topofdoc"></a><script>    $(document).ready(function(){          // $('#numBox').click(function(){        $('#keypad').fadeToggle('fast');        event.stopPropagation();  //  });              $('.key').click(function(){        var numBox = document.getElementById('answertext');//        if(this.innerHTML == '0'){//            if (numBox.value.length > 0 && numBox.value.length<11)//                numBox.value = numBox.value + this.innerHTML;//        }//        else       if(numBox.value.length<11){        if(this.innerHTML == '-'){            if (numBox.value.length == 0)                numBox.value = numBox.value + this.innerHTML;        }        else if(this.innerHTML == '.'){            console.log(numBox.value.indexOf('-'));            if(numBox.value.length == 1){                            }else{                if(numBox.value.indexOf('.') == -1)                 numBox.value = numBox.value + this.innerHTML;            }        }        else{                    numBox.value = numBox.value + this.innerHTML;        }    }        event.stopPropagation();    });        $('.btn').click(function(){          var numBox = document.getElementById('answertext');        if(this.innerHTML == 'Backspace'){                       if(numBox.value.length > 0){                numBox.value = numBox.value.substring(0, numBox.value.length - 1);            }        }        else if(this.innerHTML == '←'){          var current_position = numBox.value.slice(0, numBox.selectionStart).length;          if(current_position != 0){              numBox.setSelectionRange(current_position-1,current_position-1);          }           numBox.focus();        }        else if(this.innerHTML == '→'){           var current_position = numBox.value.slice(0, numBox.selectionStart).length;                      if(current_position != numBox.value.length){              numBox.setSelectionRange(current_position+1,current_position+1);          }           numBox.focus();        }        else{            document.getElementById('answertext').value = '';        }                event.stopPropagation();    });    });        function validateNumeric(e) {            if (!e) var e = window.event;    if (!e.which) keyPressed = e.keyCode;    else keyPressed = e.which;       if ((keyPressed >= 48 && keyPressed <= 57) ||keyPressed == 45 || keyPressed == 46 || keyPressed == 8 || keyPressed == 9 || (keyPressed > 37 && keyPressed <= 40)) {      keyPressed = keyPressed;      var text = $("#answertext").val();      if(keyPressed ==  46){         if(text.indexOf(".") > -1){              return false;          }      }           if(keyPressed ==  45){                          if(text.length == 0){              return true;            }else{                return false;            }        }        if(keyPressed ==  46){                          if(text.length == 0){              return true;            }else{             if(text.length==1){                if(text.indexOf("-") == "0"){                        return false;                  }                 }                return true;            }        }      return true;    } else {      keyPressed = 0;      return false;    }  }  </script><div class="container"><div class="tceformbox"><div class="row"><span class="label"><span title="User">User:</span></span><span class="formw"> abhi.sinu.1 - abhi.sinu.1&nbsp;</span></div><div class="row"><span class="label"><span title="Test">Test:</span></span><span class="formw"><strong>CO Topic Test - 3</strong><br>Pipelining&nbsp;</span></div><div class="row"><span class="label"><span title="test starting date and time [yyyy-mm-dd hh:mm:ss]">Start Time:</span></span><span class="formw">2017-02-11 23:34:19&nbsp;</span></div><div class="row"><span class="label"><span title="test ending date and time [yyyy-mm-dd hh:mm:ss]">End Time:</span></span><span class="formw">&nbsp;</span></div><div class="row"><span class="label"><span title="Test Time">Test Time:</span></span><span class="formw">00:45:00&nbsp;</span></div><div class="row"><span class="label"><span title="Final Score">Points:</span></span><span class="formw">0.000 / 25.000 (0%)&nbsp;</span></div><div class="row"><span class="label"><span title="Correct Answers">Correct:</span></span><span class="formw">0 / 15 (0%)&nbsp;</span></div><div class="rowl"><ol class="question"><li>A 5-stage pipeline has the stage delays as 110, 110, 260, 160 and 140 ns respectively. Registers that are used between the stages have a delay of 5 ns each. Assuming constant clocking rate, the total time taken to process 200 instructions is _______________<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 54060 ns<br><span class="explanation"><li>&nbsp; 23460 ns</li><li>&nbsp; 44060 ns</li><li>&nbsp; 34060 ns</li></ol><br><br></li><li>Consider a non-pipelined processor design which has a cycle time of 10ns and average CPI of 1.4. The maximum speedup pipelined processor can get by pipelining it into 5 stages and each stage takes 2ns is______________?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 5</li><li>&nbsp; 6</li><li>&nbsp; 7<br><span class="explanation"><li>&nbsp; 8</li></ol><br><br></li><li>Suppose that a datapath is built with the following latencies: <br>Instruction memory = 1000ps <br>Register file read = 100ps <br>ALU = 500ps <br>Data memory = 800ps<br>Register file write = 200ps <br>All other components = 0ps. <br>Assuming an average CPI of 1.4 cycles, calculate the speedup of the pipelined implementation over the single-cycle implementation?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 2.6<br><span class="explanation"><li>&nbsp; 3.6</li><li>&nbsp; 4.6</li><li>&nbsp; 5.6</li></ol><br><br></li><li>Which of the following statement is not true ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; Pipeline system increases CPU instruction throughput</li><li>&nbsp; Pipeline reduces the instruction execution time<br><span class="explanation"><li>&nbsp; Pipeline system may increase the instruction execution time</li><li>&nbsp; Pipelining is most effective in improving performance if the tasks being performed in different stages require about the same amount of time.</li></ol><br><br></li><li>The speedup of a pipeline is 5 and operating with an efficiency of 60% what will be the number of stages ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 8</li><li>&nbsp; 7</li><li>&nbsp; 9<br><span class="explanation"><li>&nbsp; 10</li></ol><br><br></li><li>Consider a pipelined processor having 5 stages. The stage delays are 1, 3.2, 2, 1.5 and 1 ns. The 3rd stage is capable of deciding branch target address. Processor starts fetching new instruction when the conditional branch outcome is known. 40% of instructions are conditional branch, then calculate the execution time for 10<sup class="tcecode">3</sup>instructions?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 4670ns</li><li>&nbsp; 4870ns</li><li>&nbsp; 5670ns<br><span class="explanation"><li>&nbsp; 1430ns</li></ol><br><br></li><li>Consider a non-pipelined processor design which has a cycle time of 10ns and average CPI of 1.4.  If each pipeline stage adds extra 20ps due to register setup delay. The pipeline stalls 20% of the time for 1 cycle and 5% of the time for 2 cycles (these occurrences are disjoint). What is the new CPI?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 1.7<br><span class="explanation"><li>&nbsp; 1.8</li><li>&nbsp; 1.9</li><li>&nbsp; 2.7</li></ol><br><br></li><li>Consider a pipelined processor having 5 stages and operated at 2GHZ clock frequency. The 5 stages are IF, ID, IE, MEM and WB respectively and each stage takes equal amount of time to complete. The processor received 20% of instructions are branch, then calculate the average instruction time of the pipelined processor ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 1.8ns</li><li>&nbsp; 2.6ns</li><li>&nbsp; 0.9 ns<br><span class="explanation"><li>&nbsp; 4.8ns</li></ol><br><br></li><li>Consider a non-pipelined processor design which has a cycle time of 10ns and average CPI of 1.4. The processor is pipelined into 5 stages and delays of each stage are  1ns, 1.5ns, 4ns, 3ns, and 0.5ns.  If each pipeline stage added also adds 20ps due to register setup delay,  what is the maximum speedup achieved during the pipelined processor___________?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 2.487<br><span class="explanation"><li>&nbsp; 3.487</li><li>&nbsp; 1.487</li><li>&nbsp; 4.487</li></ol><br><br></li><li>Consider an instruction pipeline with five stages and without any branch prediction: Fetch Instruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) and Write Operand (WO). The stage delays for FI, DI, FO, EI and WO are 0 ns, 1ns, 1ns, 1ns and 1 ns, respectively. There are intermediate storage buffers after each stage and the delay of each buffer is 0.5 ns. A program consisting of 6 instructions I1, I2, I3, …, I6 is executed in this pipelined processor. Instruction I2 is the only branch instruction and its branch target is I5. If the branch is taken during the execution of this program, the time (in ns) needed to complete the program is<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 15ns<br><span class="explanation"><li>&nbsp; 16ns</li><li>&nbsp; 17ns</li><li>&nbsp; 18ns</li></ol><br><br></li><li>Suppose that an n-segment pipeline executes m instructions, and that a fraction fstall of the instructions require the insertion of k stalls per instruction to resolve data dependencies. Calculate the number of clocks required for m instructions ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; m(1+k)clocks</li><li>&nbsp; m(1+fk)clocks<br><span class="explanation"><li>&nbsp; m+mf clocks</li><li>&nbsp; m(f+k)clocks</li></ol><br><br></li><li>The 5 stages of processor  fetch, decode execute, memory and writeback have the following delays 100, 200, 150, 200 and 300 nanoseconds respectively.  Assume that when pipelining, each pipeline stage costs 20ns extra for the registers between pipeline stages. If you could split one of the pipeline stages into 2 equal halves, which one would you choose? What is the new throughput?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 3.54 MIPS</li><li>&nbsp; 4.54 MIPS<br><span class="explanation"><li>&nbsp; 45 MIPS</li><li>&nbsp; 65 MIPS</li></ol><br><br></li><li>A pipeline system overlap all kind of instructions except branch instructions. Branch instructions introduces 3 stall cycles. 60% of total instructions are branch, what will be the throughput of the pipeline system assuming the clock cycle time is 5ns?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 50 MIPS</li><li>&nbsp; 70 MIPS<br><span class="explanation"><li>&nbsp; 40 MIPS</li><li>&nbsp; 60 MIPS</li></ol><br><br></li><li><strong class="tcecode">CommonData Question Q14&amp;Q15:</strong> <br>Consider the following sequence of instructions executed on the five-stage pipelined processor: <br>lw $1, 40($6) <br>add $2, $3, $1 <br>add $1, $2, $6 <br>sw $2, 20($4) <br>and $1, $1, $4 <br>Assuming there is no forwarding, calculate the number of clock cycles needed to execute above program ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 12</li><li>&nbsp; 13</li><li>&nbsp; 14<br><span class="explanation"><li>&nbsp; 15</li></ol><br><br></li><li><strong class="tcecode">CommonData Question Q14&amp;Q15:</strong> <br>Consider the following sequence of instructions executed on the five-stage pipelined processor: <br>lw $1, 40($6) <br>add $2, $3, $1 <br>add $1, $2, $6 <br>sw $2, 20($4) <br>and $1, $1, $4 <br>calculate the number of clock cycles needed to execute above program using operand forwarding mechanism to resolve data hazard?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 12<br><span class="explanation"><li>&nbsp; 13</li><li>&nbsp; 14</li><li>&nbsp; 15</li></ol><br><br></li></ol></div></div><a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page"><strong>&lt; Back To Home</strong></a></div></div><div class="userbar"><span class="copyright">© 2017 - Raudra</span></div><div tabindex="-1" role="dialog" class="ui-dialog ui-corner-all ui-widget ui-widget-content ui-front ui-draggable" aria-describedby="data-dialog" aria-labelledby="ui-id-1" style="display: none;"><div class="ui-dialog-titlebar ui-corner-all ui-widget-header ui-helper-clearfix ui-draggable-handle"><span id="ui-id-1" class="ui-dialog-title">Data</span><button type="button" class="ui-button ui-corner-all ui-widget ui-b