/*
 * STM32 - AFIO (Alternate function I/O) emulation.
 *
 * Copyright (c) 2016 Liviu Ionescu.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, see <http://www.gnu.org/licenses/>.
 */

#ifndef STM32_AFIO_H_
#define STM32_AFIO_H_

#include "qemu/osdep.h"

#include <hw/cortexm/peripheral.h>
#include <hw/cortexm/stm32/capabilities.h>

// ----------------------------------------------------------------------------

#define DEVICE_PATH_STM32_AFIO DEVICE_PATH_STM32 "AFIO"

// ----------------------------------------------------------------------------

#define TYPE_STM32_AFIO TYPE_STM32_PREFIX "afio" TYPE_PERIPHERAL_SUFFIX

// ----------------------------------------------------------------------------

// Parent definitions.
#define TYPE_STM32_AFIO_PARENT TYPE_PERIPHERAL
typedef PeripheralClass STM32AFIOParentClass;
typedef PeripheralState STM32AFIOParentState;

// ----------------------------------------------------------------------------

// Class definitions.
#define STM32_AFIO_GET_CLASS(obj) \
    OBJECT_GET_CLASS(STM32AFIOClass, (obj), TYPE_STM32_AFIO)
#define STM32_AFIO_CLASS(klass) \
    OBJECT_CLASS_CHECK(STM32AFIOClass, (klass), TYPE_STM32_AFIO)

typedef struct {
    // private:
    STM32AFIOParentClass parent_class;
    // public:

    // None, so far.
} STM32AFIOClass;

// ----------------------------------------------------------------------------

// Instance definitions.
#define STM32_AFIO_STATE(obj) \
    OBJECT_CHECK(STM32AFIOState, (obj), TYPE_STM32_AFIO)

typedef struct {
    // private:
    STM32AFIOParentState parent_obj;
    // public:

    const STM32Capabilities *capabilities;

    // Points to one RCC bitfield that enables the peripheral.
    Object *enabling_bit;

    // Used in GPIOs, it is easier to make it common to all families.
    struct {
        Object *exti[16];
    } exticr;

    union {

        // DO NOT REMOVE FIELDS! Automatically generated!
        // Merge fields from different family members.
        struct {
            // F1 AFIO (Alternate function I/O) registers.
            struct {
                Object *evcr; // 0x0 (Event Control Register (AFIO_EVCR))
                Object *mapr; // 0x4 (AF remap and debug I/O configuration register (AFIO_MAPR))
                Object *exticr1; // 0x8 (External interrupt configuration register 1 (AFIO_EXTICR1))
                Object *exticr2; // 0xC (External interrupt configuration register 2 (AFIO_EXTICR2))
                Object *exticr3; // 0x10 (External interrupt configuration register 3 (AFIO_EXTICR3))
                Object *exticr4; // 0x14 (External interrupt configuration register 4 (AFIO_EXTICR4))
                Object *mapr2; // 0x1C (AF remap and debug I/O configuration register)
            } reg;

            struct {

                // EVCR (Event Control Register (AFIO_EVCR)) bitfields.
                struct {
                    Object *pin; // [0:3] Pin selection
                    Object *port; // [4:6] Port selection
                    Object *evoe; // [7:7] Event Output Enable
                } evcr;

                // MAPR (AF remap and debug I/O configuration register (AFIO_MAPR)) bitfields.
                struct {
                    Object *spi1_remap; // [0:0] SPI1 remapping
                    Object *i2c1_remap; // [1:1] I2C1 remapping
                    Object *usart1_remap; // [2:2] USART1 remapping
                    Object *usart2_remap; // [3:3] USART2 remapping
                    Object *usart3_remap; // [4:5] USART3 remapping
                    Object *tim1_remap; // [6:7] TIM1 remapping
                    Object *tim2_remap; // [8:9] TIM2 remapping
                    Object *tim3_remap; // [10:11] TIM3 remapping
                    Object *tim4_remap; // [12:12] TIM4 remapping
                    Object *can_remap; // [13:14] CAN1 remapping

                    // F107
                    Object *can1_remap; // [13:14] CAN1 remapping

                    Object *pd01_remap; // [15:15] Port D0/Port D1 mapping on OSCIN/OSCOUT
                    Object *tim5ch4_iremap; // [16:16] Set and cleared by software
                    Object *adc1_etrginj_remap; // [17:17] ADC 1 External trigger injected conversion remapping
                    Object *adc1_etrgreg_remap; // [18:18] ADC 1 external trigger regular conversion remapping
                    Object *adc2_etrginj_remap; // [19:19] ADC 2 external trigger injected conversion remapping
                    Object *adc2_etrgreg_remap; // [20:20] ADC 2 external trigger regular conversion remapping

                    // F107
                    Object *eth_remap; // [21:21] Ethernet MAC I/O remapping
                    Object *can2_remap; // [22:22] CAN2 I/O remapping
                    Object *mii_rmii_sel; // [23:23] MII or RMII selection

                    Object *swj_cfg; // [24:26] Serial wire JTAG configuration

                    // F107
                    Object *spi3_remap; // [28:28] SPI3/I2S3 remapping
                    Object *tim2itr1_iremap; // [29:29] TIM2 internal trigger 1 remapping
                    Object *ptp_pps_remap; // [30:30] Ethernet PTP PPS remapping

                } mapr;

                // EXTICR1 (External interrupt configuration register 1 (AFIO_EXTICR1)) bitfields.
                struct {
                    Object *exti0; // [0:3] EXTI0 configuration
                    Object *exti1; // [4:7] EXTI1 configuration
                    Object *exti2; // [8:11] EXTI2 configuration
                    Object *exti3; // [12:15] EXTI3 configuration
                } exticr1;

                // EXTICR2 (External interrupt configuration register 2 (AFIO_EXTICR2)) bitfields.
                struct {
                    Object *exti4; // [0:3] EXTI4 configuration
                    Object *exti5; // [4:7] EXTI5 configuration
                    Object *exti6; // [8:11] EXTI6 configuration
                    Object *exti7; // [12:15] EXTI7 configuration
                } exticr2;

                // EXTICR3 (External interrupt configuration register 3 (AFIO_EXTICR3)) bitfields.
                struct {
                    Object *exti8; // [0:3] EXTI8 configuration
                    Object *exti9; // [4:7] EXTI9 configuration
                    Object *exti10; // [8:11] EXTI10 configuration
                    Object *exti11; // [12:15] EXTI11 configuration
                } exticr3;

                // EXTICR4 (External interrupt configuration register 4 (AFIO_EXTICR4)) bitfields.
                struct {
                    Object *exti12; // [0:3] EXTI12 configuration
                    Object *exti13; // [4:7] EXTI13 configuration
                    Object *exti14; // [8:11] EXTI14 configuration
                    Object *exti15; // [12:15] EXTI15 configuration
                } exticr4;

                // MAPR2 (AF remap and debug I/O configuration register) bitfields.
                struct {
                    Object *tim9_remap; // [5:5] TIM9 remapping
                    Object *tim10_remap; // [6:6] TIM10 remapping
                    Object *tim11_remap; // [7:7] TIM11 remapping
                    Object *tim13_remap; // [8:8] TIM13 remapping
                    Object *tim14_remap; // [9:9] TIM14 remapping
                    Object *fsmc_nadv; // [10:10] NADV connect/disconnect
                } mapr2;
            } fld;
        } f1;

    } u;

} STM32AFIOState;

// ----------------------------------------------------------------------------

#endif /* STM32_AFIO_H_ */
