// Seed: 3155111980
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  id_3 :
  assert property (@(posedge id_2) id_3) $display(id_3);
  wire id_4, id_5 = id_1;
  module_0(
      id_4, id_4, id_5
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    output uwire id_6
);
endmodule
module module_3 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3
);
  wire id_5;
  module_2(
      id_3, id_3, id_2, id_3, id_3, id_3, id_1
  );
endmodule
