{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489272499050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489272499050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 11 17:48:18 2017 " "Processing started: Sat Mar 11 17:48:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489272499050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489272499050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489272499054 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489272499354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic_sel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_encode_logic_sel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_encode_logic_sel_tb-select_encode_logic_sel_tb_arch " "Found design unit 1: select_encode_logic_sel_tb-select_encode_logic_sel_tb_arch" {  } { { "select_encode_logic_sel_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499846 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic_sel_tb " "Found entity 1: select_encode_logic_sel_tb" {  } { { "select_encode_logic_sel_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_encode_logic_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_encode_logic_sel-behavioral " "Found design unit 1: select_encode_logic_sel-behavioral" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499850 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic_sel " "Found entity 1: select_encode_logic_sel" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_ror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_ror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_ror-phase1_tb_arch " "Found design unit 1: phase1_tb_ror-phase1_tb_arch" {  } { { "phase1_tb_ror.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_ror.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499854 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_ror " "Found entity 1: phase1_tb_ror" {  } { { "phase1_tb_ror.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_ror.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_rol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_rol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_rol-phase1_tb_arch " "Found design unit 1: phase1_tb_rol-phase1_tb_arch" {  } { { "phase1_tb_rol.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_rol.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499858 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_rol " "Found entity 1: phase1_tb_rol" {  } { { "phase1_tb_rol.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_rol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_tb-CLA_tb_arch " "Found design unit 1: CLA_tb-CLA_tb_arch" {  } { { "CLA_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/CLA_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499864 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_tb " "Found entity 1: CLA_tb" {  } { { "CLA_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/CLA_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_32_algorithm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_32_algorithm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_32_algorithm_tb-booth_32_algorithm_tb_arch " "Found design unit 1: booth_32_algorithm_tb-booth_32_algorithm_tb_arch" {  } { { "booth_32_algorithm_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/booth_32_algorithm_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499867 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_32_algorithm_tb " "Found entity 1: booth_32_algorithm_tb" {  } { { "booth_32_algorithm_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/booth_32_algorithm_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1-bdf_type " "Found design unit 1: phase1-bdf_type" {  } { { "phase1.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499871 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1 " "Found entity 1: phase1" {  } { { "phase1.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_split-behavioral " "Found design unit 1: Z_split-behavioral" {  } { { "Z_split.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Z_split.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499874 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z_split " "Found entity 1: Z_split" {  } { { "Z_split.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/Z_split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_64-behavioral " "Found design unit 1: register_64-behavioral" {  } { { "register_64.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_64.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499878 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_R0-behavioral " "Found design unit 1: register_R0-behavioral" {  } { { "register_32.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499878 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_R0 " "Found entity 1: register_R0" {  } { { "register_32.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/register_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDMUX-behavioral " "Found design unit 1: MDMUX-behavioral" {  } { { "MDMux.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MDMux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499882 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDMUX " "Found entity 1: MDMUX" {  } { { "MDMux.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MDMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_32_to_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_32_to_5-behavioral " "Found design unit 1: encoder_32_to_5-behavioral" {  } { { "encoder_32_to_5.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/encoder_32_to_5.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499886 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/encoder_32_to_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_32_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux_32_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux_32_to_1-behavioral " "Found design unit 1: bus_mux_32_to_1-behavioral" {  } { { "bus_mux_32_to_1.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/bus_mux_32_to_1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499890 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_32_to_1 " "Found entity 1: bus_mux_32_to_1" {  } { { "bus_mux_32_to_1.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/bus_mux_32_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_32_algorithm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_32_algorithm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_32_algorithm-behavioral " "Found design unit 1: booth_32_algorithm-behavioral" {  } { { "booth_32_algorithm.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/booth_32_algorithm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499894 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_32_algorithm " "Found entity 1: booth_32_algorithm" {  } { { "booth_32_algorithm.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/booth_32_algorithm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499898 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb-phase1_tb_arch " "Found design unit 1: phase1_tb-phase1_tb_arch" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499902 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb " "Found entity 1: phase1_tb" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_sub-phase1_tb_arch " "Found design unit 1: phase1_tb_sub-phase1_tb_arch" {  } { { "phase1_tb_sub.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_sub.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499906 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_sub " "Found entity 1: phase1_tb_sub" {  } { { "phase1_tb_sub.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_add-phase1_tb_arch " "Found design unit 1: phase1_tb_add-phase1_tb_arch" {  } { { "phase1_tb_add.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_add.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499914 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_add " "Found entity 1: phase1_tb_add" {  } { { "phase1_tb_add.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_mul-phase1_tb_arch " "Found design unit 1: phase1_tb_mul-phase1_tb_arch" {  } { { "phase1_tb_mul.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_mul.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499918 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_mul " "Found entity 1: phase1_tb_mul" {  } { { "phase1_tb_mul.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_mul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_div-phase1_tb_arch " "Found design unit 1: phase1_tb_div-phase1_tb_arch" {  } { { "phase1_tb_div.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499922 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_div " "Found entity 1: phase1_tb_div" {  } { { "phase1_tb_div.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_and-phase1_tb_arch " "Found design unit 1: phase1_tb_and-phase1_tb_arch" {  } { { "phase1_tb_and.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_and.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499926 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_and " "Found entity 1: phase1_tb_and" {  } { { "phase1_tb_and.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_and.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_or-phase1_tb_arch " "Found design unit 1: phase1_tb_or-phase1_tb_arch" {  } { { "phase1_tb_or.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_or.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499930 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_or " "Found entity 1: phase1_tb_or" {  } { { "phase1_tb_or.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_or.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_srl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_srl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_srl-phase1_tb_arch " "Found design unit 1: phase1_tb_srl-phase1_tb_arch" {  } { { "phase1_tb_srl.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_srl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499934 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_srl " "Found entity 1: phase1_tb_srl" {  } { { "phase1_tb_srl.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_srl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_sll-phase1_tb_arch " "Found design unit 1: phase1_tb_sll-phase1_tb_arch" {  } { { "phase1_tb_sll.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_sll.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499938 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_sll " "Found entity 1: phase1_tb_sll" {  } { { "phase1_tb_sll.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_sll.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_neg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_neg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_neg-phase1_tb_arch " "Found design unit 1: phase1_tb_neg-phase1_tb_arch" {  } { { "phase1_tb_neg.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_neg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499942 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_neg " "Found entity 1: phase1_tb_neg" {  } { { "phase1_tb_neg.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_neg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_not-phase1_tb_arch " "Found design unit 1: phase1_tb_not-phase1_tb_arch" {  } { { "phase1_tb_not.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_not.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499946 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_not " "Found entity 1: phase1_tb_not" {  } { { "phase1_tb_not.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/phase1_tb_not.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_lookahead_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_lookahead_adder-behavioral " "Found design unit 1: carry_lookahead_adder-behavioral" {  } { { "carry_lookahead_adder.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/carry_lookahead_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499950 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/carry_lookahead_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_32_bitpairrecoding_algorithm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_32_bitpairrecoding_algorithm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_32_bitPairRecoding_algorithm-behavioral " "Found design unit 1: booth_32_bitPairRecoding_algorithm-behavioral" {  } { { "booth_32_bitPairRecoding_algorithm.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/booth_32_bitPairRecoding_algorithm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499954 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_32_bitPairRecoding_algorithm " "Found entity 1: booth_32_bitPairRecoding_algorithm" {  } { { "booth_32_bitPairRecoding_algorithm.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/booth_32_bitPairRecoding_algorithm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_32_bitpairrecoding_algorithm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_32_bitpairrecoding_algorithm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_32_bitPairRecoding_algorithm_tb-booth_32_bitPairRecoding_algorithm_tb_arch " "Found design unit 1: booth_32_bitPairRecoding_algorithm_tb-booth_32_bitPairRecoding_algorithm_tb_arch" {  } { { "booth_32_bitPairRecoding_algorithm_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/booth_32_bitPairRecoding_algorithm_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499954 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_32_bitPairRecoding_algorithm_tb " "Found entity 1: booth_32_bitPairRecoding_algorithm_tb" {  } { { "booth_32_bitPairRecoding_algorithm_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/booth_32_bitPairRecoding_algorithm_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_multiplier-behavioral " "Found design unit 1: array_multiplier-behavioral" {  } { { "array_multiplier.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/array_multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499958 ""} { "Info" "ISGN_ENTITY_NAME" "1 array_multiplier " "Found entity 1: array_multiplier" {  } { { "array_multiplier.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/array_multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_multiplier_tb-array_multiplier_tb_arch " "Found design unit 1: array_multiplier_tb-array_multiplier_tb_arch" {  } { { "array_multiplier_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/array_multiplier_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499965 ""} { "Info" "ISGN_ENTITY_NAME" "1 array_multiplier_tb " "Found entity 1: array_multiplier_tb" {  } { { "array_multiplier_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/array_multiplier_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499968 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file con_ff_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 con_ff_logic-behavioral " "Found design unit 1: con_ff_logic-behavioral" {  } { { "con_ff_logic.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499972 ""} { "Info" "ISGN_ENTITY_NAME" "1 con_ff_logic " "Found entity 1: con_ff_logic" {  } { { "con_ff_logic.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavioral " "Found design unit 1: d_flipflop-behavioral" {  } { { "D_flipflop.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/D_flipflop.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499976 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "D_flipflop.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/D_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_logic_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file con_ff_logic_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 con_ff_logic_tb-con_ff_logic_tb_arch " "Found design unit 1: con_ff_logic_tb-con_ff_logic_tb_arch" {  } { { "con_ff_logic_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499978 ""} { "Info" "ISGN_ENTITY_NAME" "1 con_ff_logic_tb " "Found entity 1: con_ff_logic_tb" {  } { { "con_ff_logic_tb.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/con_ff_logic_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar_splicer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar_splicer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR_splicer-behavioral " "Found design unit 1: MAR_splicer-behavioral" {  } { { "MAR_splicer.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MAR_splicer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499982 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR_splicer " "Found entity 1: MAR_splicer" {  } { { "MAR_splicer.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/MAR_splicer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489272499982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489272499982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "booth_32_algorithm " "Elaborating entity \"booth_32_algorithm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489272500026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489272500590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 11 17:48:20 2017 " "Processing ended: Sat Mar 11 17:48:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489272500590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489272500590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489272500590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489272500590 ""}
