--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-5.10" *)
+(* top =  1  *)
 module wreduce_test0(a, b, x, y, z);
 (* src = "dut.sv:1.34-1.35" *)
 input [7:0] a;
@@ -301,93 +301,93 @@
 .B(_045_),
 .Y(y[6])
 );
-\$_NOR_  _110_ (
-.A(a[7]),
-.B(a[6]),
+\$_AND_  _110_ (
+.A(b[7]),
+.B(a[7]),
 .Y(_054_)
 );
-\$_OR_  _111_ (
-.A(a[4]),
-.B(a[5]),
+\$_NOR_  _111_ (
+.A(_044_),
+.B(_043_),
 .Y(_055_)
 );
-\$_ANDNOT_  _112_ (
-.A(_054_),
-.B(_055_),
+\$_NOR_  _112_ (
+.A(_055_),
+.B(_054_),
 .Y(_056_)
 );
-\$_NOR_  _113_ (
-.A(a[2]),
-.B(a[3]),
+\$_OR_  _113_ (
+.A(_045_),
+.B(_043_),
 .Y(_057_)
 );
-\$_NOR_  _114_ (
-.A(a[0]),
-.B(a[1]),
+\$_ANDNOT_  _114_ (
+.A(_048_),
+.B(_057_),
 .Y(_058_)
 );
-\$_AND_  _115_ (
-.A(_058_),
-.B(_057_),
+\$_ANDNOT_  _115_ (
+.A(_056_),
+.B(_058_),
 .Y(_059_)
 );
-\$_AND_  _116_ (
-.A(_059_),
-.B(_056_),
+\$_OR_  _116_ (
+.A(_057_),
+.B(_049_),
 .Y(_060_)
 );
-\$_NOT_  _117_ (
+\$_NOR_  _117_ (
 .A(_060_),
-.Y(x[8])
-);
-\$_AND_  _118_ (
-.A(b[7]),
-.B(a[7]),
+.B(_033_),
 .Y(_061_)
 );
+\$_ORNOT_  _118_ (
+.A(_061_),
+.B(_059_),
+.Y(y[8])
+);
 \$_NOR_  _119_ (
-.A(_044_),
-.B(_043_),
+.A(a[6]),
+.B(a[7]),
 .Y(_062_)
 );
-\$_NOR_  _120_ (
-.A(_062_),
-.B(_061_),
+\$_OR_  _120_ (
+.A(a[4]),
+.B(a[5]),
 .Y(_063_)
 );
-\$_OR_  _121_ (
-.A(_045_),
-.B(_043_),
+\$_ANDNOT_  _121_ (
+.A(_062_),
+.B(_063_),
 .Y(_064_)
 );
-\$_ANDNOT_  _122_ (
-.A(_048_),
-.B(_064_),
+\$_NOR_  _122_ (
+.A(a[2]),
+.B(a[3]),
 .Y(_000_)
 );
-\$_ANDNOT_  _123_ (
-.A(_063_),
-.B(_000_),
+\$_NOR_  _123_ (
+.A(a[0]),
+.B(a[1]),
 .Y(_001_)
 );
-\$_OR_  _124_ (
-.A(_064_),
-.B(_049_),
+\$_AND_  _124_ (
+.A(_001_),
+.B(_000_),
 .Y(_002_)
 );
-\$_NOR_  _125_ (
+\$_AND_  _125_ (
 .A(_002_),
-.B(_033_),
+.B(_064_),
 .Y(_003_)
 );
-\$_ORNOT_  _126_ (
+\$_NOT_  _126_ (
 .A(_003_),
-.B(_001_),
-.Y(y[8])
+.Y(x[8])
 );
 \$_ANDNOT_  _127_ (
-.A(_059_),
-.B(_055_),
+.A(_002_),
+.B(_063_),
 .Y(_004_)
 );
 \$_ANDNOT_  _128_ (
@@ -414,7 +414,7 @@
 .Y(x[6])
 );
 \$_ANDNOT_  _133_ (
-.A(_059_),
+.A(_002_),
 .B(a[4]),
 .Y(_008_)
 );
@@ -428,7 +428,7 @@
 .Y(x[5])
 );
 \$_XOR_  _136_ (
-.A(_059_),
+.A(_002_),
 .B(a[4]),
 .Y(_010_)
 );
@@ -437,7 +437,7 @@
 .Y(x[4])
 );
 \$_ANDNOT_  _138_ (
-.A(_058_),
+.A(_001_),
 .B(a[2]),
 .Y(_011_)
 );
@@ -451,7 +451,7 @@
 .Y(x[3])
 );
 \$_XOR_  _141_ (
-.A(_058_),
+.A(_001_),
 .B(a[2]),
 .Y(_013_)
 );
@@ -518,11 +518,11 @@
 .Y(z[0])
 );
 \$_XOR_  _155_ (
-.A(y[8]),
-.B(x[8]),
+.A(x[8]),
+.B(y[8]),
 .Y(z[8])
 );
-assign z[15:9] = { x[8], x[8], x[8], x[8], x[8], x[8], x[8] };
+assign z[15:9] = 7'h00;
 assign y[15:9] = 7'h00;
-assign { x[15:9], x[0] } = { x[8], x[8], x[8], x[8], x[8], x[8], x[8], a[0] };
+assign { x[15:9], x[0] } = { 7'h00, a[0] };
 endmodule
