#include "target/raspi/raspi3/driver/gpio.h"
#include "target/raspi/raspi3/driver/mbox.h"
#include "target/raspi/raspi3/delay.h"
#include "target/raspi/raspi3/driver/power.h"

#define PM_RSTC         ((volatile u32_t *)(ARCH_RASP_MMIOBASE + 0x0010001c))
#define PM_RSTS         ((volatile u32_t *)(ARCH_RASP_MMIOBASE + 0x00100020))
#define PM_WDOG         ((volatile u32_t *)(ARCH_RASP_MMIOBASE + 0x00100024))
#define PM_WDOG_MAGIC   0x5a000000
#define PM_RSTC_FULLRST 0x00000020

void power_off()
{
    ulong r;

    // power off devices one by one
    for(r = 0; r < 16; r++) {
        mbox[0] = 8 * 4;
        mbox[1] = MBOX_REQUEST;
        mbox[2] = MBOX_TAG_SETPOWER; // set power state
        mbox[3] = 8;
        mbox[4] = 8;
        mbox[5] = (u32_t)r;   // device id
        mbox[6] = 0;                 // bit 0: off, bit 1: no wait
        mbox[7] = MBOX_TAG_LAST;
        mbox_call(MBOX_CH_PROP);
    }

    // power off gpio pins (but not VCC pins)
    *GPFSEL0 = 0;
    *GPFSEL1 = 0;
    *GPFSEL2 = 0;
    *GPFSEL3 = 0;
    *GPFSEL4 = 0;
    *GPFSEL5 = 0;
    *GPPUD0 = 0;
    wait_cycles(150);
    *GPPUDCLK0 = 0xffffffff;
    *GPPUDCLK1 = 0xffffffff;
    wait_cycles(150);
    *GPPUDCLK0 = 0;
    *GPPUDCLK1 = 0;        // flush GPIO setup

    // power off the SoC (GPU + CPU)
    r = *PM_RSTS;
    r &= ~0xfffffaaa;
    r |= 0x555;    // partition 63 used to indicate halt
    *PM_RSTS = PM_WDOG_MAGIC | r;
    *PM_WDOG = PM_WDOG_MAGIC | 10;
    *PM_RSTC = PM_WDOG_MAGIC | PM_RSTC_FULLRST;
}

/**
 * Reboot
 */
void reset()
{
    u32_t r;
    // trigger a restart by instructing the GPU to boot from partition 0
    r = *PM_RSTS;
    r &= ~0xfffffaaa;
    *PM_RSTS = PM_WDOG_MAGIC | r;   // boot from partition 0
    *PM_WDOG = PM_WDOG_MAGIC | 10;
    *PM_RSTC = PM_WDOG_MAGIC | PM_RSTC_FULLRST;
}