ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SetLED,"ax",%progbits
  20              		.align	1
  21              		.global	SetLED
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SetLED:
  27              	.LVL0:
  28              	.LFB252:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "spi.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 2


  30:Core/Src/main.c **** #include<stdio.h>
  31:Core/Src/main.c **** #include<stdlib.h>
  32:Core/Src/main.c **** #include<math.h>
  33:Core/Src/main.c **** #include"param.h"
  34:Core/Src/main.c **** #include"ICM_20648.h"
  35:Core/Src/main.c **** #include"as5047p.h"
  36:Core/Src/main.c **** #define ARM_MATH_CM4
  37:Core/Src/main.c **** #include"arm_math.h"
  38:Core/Src/main.c **** /* USER CODE END Includes */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PTD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PD */
  47:Core/Src/main.c **** /* USER CODE END PD */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  50:Core/Src/main.c **** /* USER CODE BEGIN PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PM */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/main.c **** void SystemClock_Config(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** void SetLED(uint8_t led){
  30              		.loc 1 69 25 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 69 25 is_stmt 0 view .LVU1
  35 0000 38B5     		push	{r3, r4, r5, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 3, -16
  39              		.cfi_offset 4, -12
  40              		.cfi_offset 5, -8
  41              		.cfi_offset 14, -4
  42 0002 0446     		mov	r4, r0
  70:Core/Src/main.c ****   HAL_GPIO_WritePin(D3_GPIO_Port,D3_Pin,!(led & 0b001));
  43              		.loc 1 70 3 is_stmt 1 view .LVU2
  44 0004 80F00102 		eor	r2, r0, #1
  45 0008 0E4D     		ldr	r5, .L3
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 3


  46 000a 02F00102 		and	r2, r2, #1
  47 000e 4FF40051 		mov	r1, #8192
  48 0012 2846     		mov	r0, r5
  49              	.LVL1:
  50              		.loc 1 70 3 is_stmt 0 view .LVU3
  51 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
  52              	.LVL2:
  71:Core/Src/main.c ****   HAL_GPIO_WritePin(D4_GPIO_Port,D4_Pin,!(led & 0b010));
  53              		.loc 1 71 3 is_stmt 1 view .LVU4
  54 0018 6208     		lsrs	r2, r4, #1
  55 001a 82F00102 		eor	r2, r2, #1
  56 001e 02F00102 		and	r2, r2, #1
  57 0022 4FF48041 		mov	r1, #16384
  58 0026 2846     		mov	r0, r5
  59 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
  60              	.LVL3:
  72:Core/Src/main.c ****   HAL_GPIO_WritePin(D5_GPIO_Port,D5_Pin,!(led & 0b100));
  61              		.loc 1 72 3 view .LVU5
  62 002c A208     		lsrs	r2, r4, #2
  63 002e 82F00102 		eor	r2, r2, #1
  64 0032 02F00102 		and	r2, r2, #1
  65 0036 4FF40041 		mov	r1, #32768
  66 003a 2846     		mov	r0, r5
  67 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
  68              	.LVL4:
  73:Core/Src/main.c **** }
  69              		.loc 1 73 1 is_stmt 0 view .LVU6
  70 0040 38BD     		pop	{r3, r4, r5, pc}
  71              	.L4:
  72 0042 00BF     		.align	2
  73              	.L3:
  74 0044 00080240 		.word	1073874944
  75              		.cfi_endproc
  76              	.LFE252:
  78              		.section	.text.SetDutyRatio,"ax",%progbits
  79              		.align	1
  80              		.global	SetDutyRatio
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  85              	SetDutyRatio:
  86              	.LVL5:
  87              	.LFB253:
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** uint8_t motpower = 0;
  76:Core/Src/main.c **** void SetDutyRatio(int16_t motL,int16_t motR,int16_t motF){
  88              		.loc 1 76 58 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		@ link register save eliminated.
  77:Core/Src/main.c ****   if(motpower){
  93              		.loc 1 77 3 view .LVU8
  94              		.loc 1 77 6 is_stmt 0 view .LVU9
  95 0000 234B     		ldr	r3, .L25
  96 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  97              		.loc 1 77 5 view .LVU10
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 4


  98 0004 002B     		cmp	r3, #0
  99 0006 41D0     		beq	.L22
  76:Core/Src/main.c ****   if(motpower){
 100              		.loc 1 76 58 view .LVU11
 101 0008 10B4     		push	{r4}
 102              	.LCFI1:
 103              		.cfi_def_cfa_offset 4
 104              		.cfi_offset 4, -4
  78:Core/Src/main.c ****     if(motR > 0){
 105              		.loc 1 78 5 is_stmt 1 view .LVU12
 106              		.loc 1 78 7 is_stmt 0 view .LVU13
 107 000a 0029     		cmp	r1, #0
 108 000c 22DD     		ble	.L7
  79:Core/Src/main.c ****       if(motR > MTPERIOD) motR = MTPERIOD;
 109              		.loc 1 79 7 is_stmt 1 view .LVU14
 110              		.loc 1 79 9 is_stmt 0 view .LVU15
 111 000e B1F5FA6F 		cmp	r1, #2000
 112 0012 01DD     		ble	.L8
 113              		.loc 1 79 32 view .LVU16
 114 0014 4FF4FA61 		mov	r1, #2000
 115              	.LVL6:
 116              	.L8:
  80:Core/Src/main.c ****      __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,motR);
 117              		.loc 1 80 6 is_stmt 1 view .LVU17
 118 0018 1E4B     		ldr	r3, .L25+4
 119 001a 1B68     		ldr	r3, [r3]
 120 001c 9963     		str	r1, [r3, #56]
  81:Core/Src/main.c ****      __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 121              		.loc 1 81 6 view .LVU18
 122 001e 0021     		movs	r1, #0
 123              	.LVL7:
 124              		.loc 1 81 6 is_stmt 0 view .LVU19
 125 0020 D963     		str	r1, [r3, #60]
 126              	.L9:
  82:Core/Src/main.c ****     }else{
  83:Core/Src/main.c ****       motR*=-1;
  84:Core/Src/main.c ****       if(motR > MTPERIOD) motR = MTPERIOD;
  85:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
  86:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,motR);  
  87:Core/Src/main.c ****     }
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****     if(motL > 0){
 127              		.loc 1 89 5 is_stmt 1 view .LVU20
 128              		.loc 1 89 7 is_stmt 0 view .LVU21
 129 0022 0028     		cmp	r0, #0
 130 0024 23DD     		ble	.L11
  90:Core/Src/main.c ****       if(motL > MTPERIOD) motL = MTPERIOD;
 131              		.loc 1 90 7 is_stmt 1 view .LVU22
 132              		.loc 1 90 9 is_stmt 0 view .LVU23
 133 0026 B0F5FA6F 		cmp	r0, #2000
 134 002a 01DD     		ble	.L12
 135              		.loc 1 90 32 view .LVU24
 136 002c 4FF4FA60 		mov	r0, #2000
 137              	.LVL8:
 138              	.L12:
  91:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 139              		.loc 1 91 7 is_stmt 1 view .LVU25
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 5


 140 0030 184B     		ldr	r3, .L25+4
 141 0032 1B68     		ldr	r3, [r3]
 142 0034 0021     		movs	r1, #0
 143 0036 5963     		str	r1, [r3, #52]
  92:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,motL);
 144              		.loc 1 92 7 view .LVU26
 145 0038 174B     		ldr	r3, .L25+8
 146 003a 1B68     		ldr	r3, [r3]
 147 003c D863     		str	r0, [r3, #60]
 148              	.L13:
  93:Core/Src/main.c ****     }else{
  94:Core/Src/main.c ****       motL*=-1;
  95:Core/Src/main.c ****       if(motL > MTPERIOD) motL = MTPERIOD;
  96:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,motL);
  97:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,0);
  98:Core/Src/main.c ****     }
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****     if(motF > MTPERIOD) motF = MTPERIOD;
 149              		.loc 1 100 5 view .LVU27
 150              		.loc 1 100 7 is_stmt 0 view .LVU28
 151 003e B2F5FA6F 		cmp	r2, #2000
 152 0042 01DD     		ble	.L15
 153              		.loc 1 100 30 view .LVU29
 154 0044 4FF4FA62 		mov	r2, #2000
 155              	.LVL9:
 156              	.L15:
 101:Core/Src/main.c ****     __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,motF);
 157              		.loc 1 101 5 is_stmt 1 view .LVU30
 158 0048 134B     		ldr	r3, .L25+8
 159 004a 1B68     		ldr	r3, [r3]
 160 004c 5A63     		str	r2, [r3, #52]
 102:Core/Src/main.c ****   }
 103:Core/Src/main.c **** }
 161              		.loc 1 103 1 is_stmt 0 view .LVU31
 162 004e 5DF8044B 		ldr	r4, [sp], #4
 163              	.LCFI2:
 164              		.cfi_remember_state
 165              		.cfi_restore 4
 166              		.cfi_def_cfa_offset 0
 167 0052 7047     		bx	lr
 168              	.LVL10:
 169              	.L7:
 170              	.LCFI3:
 171              		.cfi_restore_state
  83:Core/Src/main.c ****       if(motR > MTPERIOD) motR = MTPERIOD;
 172              		.loc 1 83 7 is_stmt 1 view .LVU32
  83:Core/Src/main.c ****       if(motR > MTPERIOD) motR = MTPERIOD;
 173              		.loc 1 83 11 is_stmt 0 view .LVU33
 174 0054 4942     		rsbs	r1, r1, #0
 175              	.LVL11:
  83:Core/Src/main.c ****       if(motR > MTPERIOD) motR = MTPERIOD;
 176              		.loc 1 83 11 view .LVU34
 177 0056 09B2     		sxth	r1, r1
 178              	.LVL12:
  84:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 179              		.loc 1 84 7 is_stmt 1 view .LVU35
  84:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 6


 180              		.loc 1 84 9 is_stmt 0 view .LVU36
 181 0058 B1F5FA6F 		cmp	r1, #2000
 182 005c 01DD     		ble	.L10
  84:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 183              		.loc 1 84 32 view .LVU37
 184 005e 4FF4FA61 		mov	r1, #2000
 185              	.LVL13:
 186              	.L10:
  85:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,motR);  
 187              		.loc 1 85 7 is_stmt 1 view .LVU38
 188 0062 0C4B     		ldr	r3, .L25+4
 189 0064 1B68     		ldr	r3, [r3]
 190 0066 0024     		movs	r4, #0
 191 0068 9C63     		str	r4, [r3, #56]
  86:Core/Src/main.c ****     }
 192              		.loc 1 86 7 view .LVU39
 193 006a D963     		str	r1, [r3, #60]
 194 006c D9E7     		b	.L9
 195              	.LVL14:
 196              	.L11:
  94:Core/Src/main.c ****       if(motL > MTPERIOD) motL = MTPERIOD;
 197              		.loc 1 94 7 view .LVU40
  94:Core/Src/main.c ****       if(motL > MTPERIOD) motL = MTPERIOD;
 198              		.loc 1 94 11 is_stmt 0 view .LVU41
 199 006e 4042     		rsbs	r0, r0, #0
 200              	.LVL15:
  94:Core/Src/main.c ****       if(motL > MTPERIOD) motL = MTPERIOD;
 201              		.loc 1 94 11 view .LVU42
 202 0070 00B2     		sxth	r0, r0
 203              	.LVL16:
  95:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,motL);
 204              		.loc 1 95 7 is_stmt 1 view .LVU43
  95:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,motL);
 205              		.loc 1 95 9 is_stmt 0 view .LVU44
 206 0072 B0F5FA6F 		cmp	r0, #2000
 207 0076 01DD     		ble	.L14
  95:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,motL);
 208              		.loc 1 95 32 view .LVU45
 209 0078 4FF4FA60 		mov	r0, #2000
 210              	.LVL17:
 211              	.L14:
  96:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,0);
 212              		.loc 1 96 7 is_stmt 1 view .LVU46
 213 007c 054B     		ldr	r3, .L25+4
 214 007e 1B68     		ldr	r3, [r3]
 215 0080 5863     		str	r0, [r3, #52]
  97:Core/Src/main.c ****     }
 216              		.loc 1 97 7 view .LVU47
 217 0082 054B     		ldr	r3, .L25+8
 218 0084 1B68     		ldr	r3, [r3]
 219 0086 0021     		movs	r1, #0
 220 0088 D963     		str	r1, [r3, #60]
 221 008a D8E7     		b	.L13
 222              	.LVL18:
 223              	.L22:
 224              	.LCFI4:
 225              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 7


 226              		.cfi_restore 4
  97:Core/Src/main.c ****     }
 227              		.loc 1 97 7 is_stmt 0 view .LVU48
 228 008c 7047     		bx	lr
 229              	.L26:
 230 008e 00BF     		.align	2
 231              	.L25:
 232 0090 00000000 		.word	.LANCHOR0
 233 0094 00000000 		.word	htim1
 234 0098 00000000 		.word	htim2
 235              		.cfi_endproc
 236              	.LFE253:
 238              		.global	__aeabi_f2d
 239              		.global	__aeabi_dmul
 240              		.global	__aeabi_dadd
 241              		.global	__aeabi_d2f
 242              		.section	.text.GetSpeed,"ax",%progbits
 243              		.align	1
 244              		.global	GetSpeed
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 249              	GetSpeed:
 250              	.LFB254:
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** //Enc
 106:Core/Src/main.c **** AS5047P_Instance encR;
 107:Core/Src/main.c **** AS5047P_Instance encL;
 108:Core/Src/main.c **** //spd
 109:Core/Src/main.c **** float spd = 0;
 110:Core/Src/main.c **** int16_t b_encR_val=0,b_encL_val=0;
 111:Core/Src/main.c **** float spdR = 0,spdL=0;
 112:Core/Src/main.c **** float b_spdR = 0,b_spdL=0;
 113:Core/Src/main.c **** void GetSpeed(){
 251              		.loc 1 113 16 is_stmt 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 256              	.LCFI5:
 257              		.cfi_def_cfa_offset 40
 258              		.cfi_offset 3, -40
 259              		.cfi_offset 4, -36
 260              		.cfi_offset 5, -32
 261              		.cfi_offset 6, -28
 262              		.cfi_offset 7, -24
 263              		.cfi_offset 8, -20
 264              		.cfi_offset 9, -16
 265              		.cfi_offset 10, -12
 266              		.cfi_offset 11, -8
 267              		.cfi_offset 14, -4
 268 0004 2DED028B 		vpush.64	{d8}
 269              	.LCFI6:
 270              		.cfi_def_cfa_offset 48
 271              		.cfi_offset 80, -48
 272              		.cfi_offset 81, -44
 114:Core/Src/main.c ****   //エンコー�?から値取る
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 8


 115:Core/Src/main.c ****   int16_t encR_val,encL_val;
 273              		.loc 1 115 3 view .LVU50
 116:Core/Src/main.c ****   encR_val = AS5047P_ReadPosition(&encR, AS5047P_OPT_ENABLED);
 274              		.loc 1 116 3 view .LVU51
 275              		.loc 1 116 14 is_stmt 0 view .LVU52
 276 0008 754E     		ldr	r6, .L37+16
 277 000a 0121     		movs	r1, #1
 278 000c 3046     		mov	r0, r6
 279 000e FFF7FEFF 		bl	AS5047P_ReadPosition
 280              	.LVL19:
 281 0012 0546     		mov	r5, r0
 282              	.LVL20:
 117:Core/Src/main.c ****   encL_val = AS5047P_ReadPosition(&encL, AS5047P_OPT_ENABLED);
 283              		.loc 1 117 3 is_stmt 1 view .LVU53
 284              		.loc 1 117 14 is_stmt 0 view .LVU54
 285 0014 0121     		movs	r1, #1
 286 0016 7348     		ldr	r0, .L37+20
 287 0018 FFF7FEFF 		bl	AS5047P_ReadPosition
 288              	.LVL21:
 289 001c 0446     		mov	r4, r0
 290              	.LVL22:
 118:Core/Src/main.c **** 	if(AS5047P_ErrorPending(&encR)) AS5047P_ErrorAck(&encR);
 291              		.loc 1 118 2 is_stmt 1 view .LVU55
 292              		.loc 1 118 5 is_stmt 0 view .LVU56
 293 001e 3046     		mov	r0, r6
 294 0020 FFF7FEFF 		bl	AS5047P_ErrorPending
 295              	.LVL23:
 296              		.loc 1 118 4 view .LVU57
 297 0024 0028     		cmp	r0, #0
 298 0026 40F0AE80 		bne	.L35
 299              	.L28:
 119:Core/Src/main.c **** 	if(AS5047P_ErrorPending(&encL)) AS5047P_ErrorAck(&encL);
 300              		.loc 1 119 2 is_stmt 1 view .LVU58
 301              		.loc 1 119 5 is_stmt 0 view .LVU59
 302 002a 6E48     		ldr	r0, .L37+20
 303 002c FFF7FEFF 		bl	AS5047P_ErrorPending
 304              	.LVL24:
 305              		.loc 1 119 4 view .LVU60
 306 0030 0028     		cmp	r0, #0
 307 0032 40F0AC80 		bne	.L36
 308              	.L29:
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   //差�?取る
 122:Core/Src/main.c ****   int16_t d_encR_val = encR_val - b_encR_val;
 309              		.loc 1 122 3 is_stmt 1 view .LVU61
 310              		.loc 1 122 33 is_stmt 0 view .LVU62
 311 0036 1FFA85F9 		uxth	r9, r5
 312 003a 6B4B     		ldr	r3, .L37+24
 313 003c B3F90070 		ldrsh	r7, [r3]
 314 0040 B9B2     		uxth	r1, r7
 315 0042 A9EB0103 		sub	r3, r9, r1
 316 0046 1FFA83FC 		uxth	ip, r3
 317              		.loc 1 122 11 view .LVU63
 318 004a 1AB2     		sxth	r2, r3
 319              	.LVL25:
 123:Core/Src/main.c ****   int16_t d_encL_val = b_encL_val -  encL_val;
 320              		.loc 1 123 3 is_stmt 1 view .LVU64
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 9


 321              		.loc 1 123 35 is_stmt 0 view .LVU65
 322 004c 674B     		ldr	r3, .L37+28
 323 004e B3F90060 		ldrsh	r6, [r3]
 324 0052 1FFA86F8 		uxth	r8, r6
 325 0056 A0B2     		uxth	r0, r4
 326 0058 A8EB0003 		sub	r3, r8, r0
 327 005c 1FFA83FE 		uxth	lr, r3
 328              		.loc 1 123 11 view .LVU66
 329 0060 1BB2     		sxth	r3, r3
 330              	.LVL26:
 124:Core/Src/main.c ****   //16383�?0
 125:Core/Src/main.c ****   if((d_encR_val > ENC_HALF || d_encR_val < -ENC_HALF) && b_encR_val > ENC_HALF){
 331              		.loc 1 125 3 is_stmt 1 view .LVU67
 332              		.loc 1 125 29 is_stmt 0 view .LVU68
 333 0062 0CF5005A 		add	r10, ip, #8192
 334 0066 1FFA8AFA 		uxth	r10, r10
 335              		.loc 1 125 5 view .LVU69
 336 006a BAF5804F 		cmp	r10, #16384
 337 006e 40F29280 		bls	.L30
 338              		.loc 1 125 56 discriminator 1 view .LVU70
 339 0072 B7F5005F 		cmp	r7, #8192
 340 0076 40F38E80 		ble	.L30
 126:Core/Src/main.c ****     d_encR_val = ((ENC_MAX - 1) - b_encR_val) + encR_val;
 341              		.loc 1 126 5 is_stmt 1 view .LVU71
 342              		.loc 1 126 47 is_stmt 0 view .LVU72
 343 007a 0CF57F52 		add	r2, ip, #16320
 344              	.LVL27:
 345              		.loc 1 126 47 view .LVU73
 346 007e 3F32     		adds	r2, r2, #63
 347              		.loc 1 126 16 view .LVU74
 348 0080 12B2     		sxth	r2, r2
 349              	.LVL28:
 350              	.L31:
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c ****   //0�?16383
 129:Core/Src/main.c ****   else if((d_encR_val > ENC_HALF || d_encR_val < -ENC_HALF) && b_encR_val <= ENC_HALF){
 130:Core/Src/main.c ****     d_encR_val = (b_encR_val + ((ENC_MAX -1)-encR_val));
 131:Core/Src/main.c ****   }
 132:Core/Src/main.c ****   //16383�?0
 133:Core/Src/main.c ****   if((d_encL_val > ENC_HALF || d_encL_val < -ENC_HALF) && b_encL_val > ENC_HALF){
 351              		.loc 1 133 3 is_stmt 1 view .LVU75
 352              		.loc 1 133 29 is_stmt 0 view .LVU76
 353 0082 0EF50051 		add	r1, lr, #8192
 354 0086 89B2     		uxth	r1, r1
 355              		.loc 1 133 5 view .LVU77
 356 0088 B1F5804F 		cmp	r1, #16384
 357 008c 40F29280 		bls	.L32
 358              		.loc 1 133 56 discriminator 1 view .LVU78
 359 0090 B6F5005F 		cmp	r6, #8192
 360 0094 40F38E80 		ble	.L32
 134:Core/Src/main.c ****     d_encL_val = ((ENC_MAX - 1) - b_encL_val) + encL_val;
 361              		.loc 1 134 5 is_stmt 1 view .LVU79
 362              		.loc 1 134 47 is_stmt 0 view .LVU80
 363 0098 A0EB0803 		sub	r3, r0, r8
 364              	.LVL29:
 365              		.loc 1 134 47 view .LVU81
 366 009c 03F57F53 		add	r3, r3, #16320
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 10


 367 00a0 3F33     		adds	r3, r3, #63
 368              		.loc 1 134 16 view .LVU82
 369 00a2 1BB2     		sxth	r3, r3
 370              	.LVL30:
 371              	.L33:
 135:Core/Src/main.c ****   }
 136:Core/Src/main.c ****   //0�?16383
 137:Core/Src/main.c ****   else if((d_encL_val > ENC_HALF || d_encL_val < -ENC_HALF) && b_encL_val <= ENC_HALF){
 138:Core/Src/main.c ****     d_encL_val = (b_encL_val + ((ENC_MAX -1)-encL_val));
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   float n_spdR = (float)d_encR_val * (float)PPMM;
 372              		.loc 1 141 3 is_stmt 1 view .LVU83
 373              		.loc 1 141 18 is_stmt 0 view .LVU84
 374 00a4 07EE902A 		vmov	s15, r2	@ int
 375 00a8 F8EEE77A 		vcvt.f32.s32	s15, s15
 376              		.loc 1 141 36 view .LVU85
 377 00ac DFED506A 		vldr.32	s13, .L37+32
 378 00b0 67EEA67A 		vmul.f32	s15, s15, s13
 379              		.loc 1 141 9 view .LVU86
 380 00b4 9FED4F7A 		vldr.32	s14, .L37+36
 381              	.LVL31:
 142:Core/Src/main.c ****   float n_spdL = (float)d_encL_val * (float)PPMM;
 382              		.loc 1 142 3 is_stmt 1 view .LVU87
 383              		.loc 1 142 18 is_stmt 0 view .LVU88
 384 00b8 06EE103A 		vmov	s12, r3	@ int
 385 00bc B8EEC68A 		vcvt.f32.s32	s16, s12
 386              		.loc 1 142 36 view .LVU89
 387 00c0 28EE268A 		vmul.f32	s16, s16, s13
 388              		.loc 1 142 9 view .LVU90
 389 00c4 28EE078A 		vmul.f32	s16, s16, s14
 390              	.LVL32:
 143:Core/Src/main.c ****   b_spdR = spdR;
 391              		.loc 1 143 3 is_stmt 1 view .LVU91
 392              		.loc 1 143 10 is_stmt 0 view .LVU92
 393 00c8 DFF838A1 		ldr	r10, .L37+52
 394 00cc DAF800B0 		ldr	fp, [r10]	@ float
 395 00d0 494B     		ldr	r3, .L37+40
 396              	.LVL33:
 397              		.loc 1 143 10 view .LVU93
 398 00d2 C3F800B0 		str	fp, [r3]	@ float
 144:Core/Src/main.c ****   b_spdL = spdL;
 399              		.loc 1 144 3 is_stmt 1 view .LVU94
 400              		.loc 1 144 10 is_stmt 0 view .LVU95
 401 00d6 DFF83081 		ldr	r8, .L37+56
 402 00da D8F80090 		ldr	r9, [r8]	@ float
 403 00de 474B     		ldr	r3, .L37+44
 404 00e0 C3F80090 		str	r9, [r3]	@ float
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   //ローパスフィルタ?��係数はRTのパクリ?�?
 147:Core/Src/main.c ****   spdR = n_spdR * ENCLPF + b_spdR * (1.0 - ENCLPF);
 405              		.loc 1 147 3 is_stmt 1 view .LVU96
 406              		.loc 1 147 17 is_stmt 0 view .LVU97
 407 00e4 67EE877A 		vmul.f32	s15, s15, s14
 408              	.LVL34:
 409              		.loc 1 147 17 view .LVU98
 410 00e8 17EE900A 		vmov	r0, s15
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 11


 411 00ec FFF7FEFF 		bl	__aeabi_f2d
 412              	.LVL35:
 413              		.loc 1 147 17 view .LVU99
 414 00f0 37A3     		adr	r3, .L37
 415 00f2 D3E90023 		ldrd	r2, [r3]
 416 00f6 FFF7FEFF 		bl	__aeabi_dmul
 417              	.LVL36:
 418 00fa 0646     		mov	r6, r0
 419 00fc 0F46     		mov	r7, r1
 420              		.loc 1 147 35 view .LVU100
 421 00fe 5846     		mov	r0, fp	@ float
 422 0100 FFF7FEFF 		bl	__aeabi_f2d
 423              	.LVL37:
 424 0104 34A3     		adr	r3, .L37+8
 425 0106 D3E90023 		ldrd	r2, [r3]
 426 010a FFF7FEFF 		bl	__aeabi_dmul
 427              	.LVL38:
 428 010e 0246     		mov	r2, r0
 429 0110 0B46     		mov	r3, r1
 430              		.loc 1 147 26 view .LVU101
 431 0112 3046     		mov	r0, r6
 432 0114 3946     		mov	r1, r7
 433 0116 FFF7FEFF 		bl	__aeabi_dadd
 434              	.LVL39:
 435 011a FFF7FEFF 		bl	__aeabi_d2f
 436              	.LVL40:
 437 011e 08EE900A 		vmov	s17, r0
 438              		.loc 1 147 8 view .LVU102
 439 0122 CAF80000 		str	r0, [r10]	@ float
 148:Core/Src/main.c ****   spdL = n_spdL * ENCLPF + b_spdL * (1.0 - ENCLPF);
 440              		.loc 1 148 3 is_stmt 1 view .LVU103
 441              		.loc 1 148 17 is_stmt 0 view .LVU104
 442 0126 18EE100A 		vmov	r0, s16
 443 012a FFF7FEFF 		bl	__aeabi_f2d
 444              	.LVL41:
 445 012e 28A3     		adr	r3, .L37
 446 0130 D3E90023 		ldrd	r2, [r3]
 447 0134 FFF7FEFF 		bl	__aeabi_dmul
 448              	.LVL42:
 449 0138 0646     		mov	r6, r0
 450 013a 0F46     		mov	r7, r1
 451              		.loc 1 148 35 view .LVU105
 452 013c 4846     		mov	r0, r9	@ float
 453 013e FFF7FEFF 		bl	__aeabi_f2d
 454              	.LVL43:
 455 0142 25A3     		adr	r3, .L37+8
 456 0144 D3E90023 		ldrd	r2, [r3]
 457 0148 FFF7FEFF 		bl	__aeabi_dmul
 458              	.LVL44:
 459 014c 0246     		mov	r2, r0
 460 014e 0B46     		mov	r3, r1
 461              		.loc 1 148 26 view .LVU106
 462 0150 3046     		mov	r0, r6
 463 0152 3946     		mov	r1, r7
 464 0154 FFF7FEFF 		bl	__aeabi_dadd
 465              	.LVL45:
 466 0158 FFF7FEFF 		bl	__aeabi_d2f
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 12


 467              	.LVL46:
 468 015c 07EE900A 		vmov	s15, r0
 469              		.loc 1 148 8 view .LVU107
 470 0160 C8F80000 		str	r0, [r8]	@ float
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   spd = (spdR + spdL) / 2.0;  //
 471              		.loc 1 150 3 is_stmt 1 view .LVU108
 472              		.loc 1 150 15 is_stmt 0 view .LVU109
 473 0164 78EEA78A 		vadd.f32	s17, s17, s15
 474              		.loc 1 150 23 view .LVU110
 475 0168 F6EE007A 		vmov.f32	s15, #5.0e-1
 476 016c 68EEA78A 		vmul.f32	s17, s17, s15
 477              		.loc 1 150 7 view .LVU111
 478 0170 234B     		ldr	r3, .L37+48
 479 0172 C3ED008A 		vstr.32	s17, [r3]
 151:Core/Src/main.c ****   b_encR_val = encR_val;
 480              		.loc 1 151 3 is_stmt 1 view .LVU112
 481              		.loc 1 151 14 is_stmt 0 view .LVU113
 482 0176 1C4B     		ldr	r3, .L37+24
 483 0178 1D80     		strh	r5, [r3]	@ movhi
 152:Core/Src/main.c ****   b_encL_val = encL_val;
 484              		.loc 1 152 3 is_stmt 1 view .LVU114
 485              		.loc 1 152 14 is_stmt 0 view .LVU115
 486 017a 1C4B     		ldr	r3, .L37+28
 487 017c 1C80     		strh	r4, [r3]	@ movhi
 153:Core/Src/main.c **** }
 488              		.loc 1 153 1 view .LVU116
 489 017e BDEC028B 		vldm	sp!, {d8}
 490              	.LCFI7:
 491              		.cfi_remember_state
 492              		.cfi_restore 80
 493              		.cfi_restore 81
 494              		.cfi_def_cfa_offset 40
 495              	.LVL47:
 496              		.loc 1 153 1 view .LVU117
 497 0182 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 498              	.LVL48:
 499              	.L35:
 500              	.LCFI8:
 501              		.cfi_restore_state
 118:Core/Src/main.c **** 	if(AS5047P_ErrorPending(&encL)) AS5047P_ErrorAck(&encL);
 502              		.loc 1 118 34 is_stmt 1 discriminator 1 view .LVU118
 503 0186 3046     		mov	r0, r6
 504 0188 FFF7FEFF 		bl	AS5047P_ErrorAck
 505              	.LVL49:
 506 018c 4DE7     		b	.L28
 507              	.L36:
 119:Core/Src/main.c **** 
 508              		.loc 1 119 34 discriminator 1 view .LVU119
 509 018e 1548     		ldr	r0, .L37+20
 510 0190 FFF7FEFF 		bl	AS5047P_ErrorAck
 511              	.LVL50:
 512 0194 4FE7     		b	.L29
 513              	.LVL51:
 514              	.L30:
 129:Core/Src/main.c ****     d_encR_val = (b_encR_val + ((ENC_MAX -1)-encR_val));
 515              		.loc 1 129 8 view .LVU120
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 13


 129:Core/Src/main.c ****     d_encR_val = (b_encR_val + ((ENC_MAX -1)-encR_val));
 516              		.loc 1 129 10 is_stmt 0 view .LVU121
 517 0196 BAF5804F 		cmp	r10, #16384
 518 019a 7FF672AF 		bls	.L31
 129:Core/Src/main.c ****     d_encR_val = (b_encR_val + ((ENC_MAX -1)-encR_val));
 519              		.loc 1 129 61 discriminator 1 view .LVU122
 520 019e B7F5005F 		cmp	r7, #8192
 521 01a2 3FF76EAF 		bgt	.L31
 130:Core/Src/main.c ****   }
 522              		.loc 1 130 5 is_stmt 1 view .LVU123
 130:Core/Src/main.c ****   }
 523              		.loc 1 130 30 is_stmt 0 view .LVU124
 524 01a6 A1EB0902 		sub	r2, r1, r9
 525              	.LVL52:
 130:Core/Src/main.c ****   }
 526              		.loc 1 130 30 view .LVU125
 527 01aa 02F57F52 		add	r2, r2, #16320
 528 01ae 3F32     		adds	r2, r2, #63
 130:Core/Src/main.c ****   }
 529              		.loc 1 130 16 view .LVU126
 530 01b0 12B2     		sxth	r2, r2
 531              	.LVL53:
 130:Core/Src/main.c ****   }
 532              		.loc 1 130 16 view .LVU127
 533 01b2 66E7     		b	.L31
 534              	.L32:
 137:Core/Src/main.c ****     d_encL_val = (b_encL_val + ((ENC_MAX -1)-encL_val));
 535              		.loc 1 137 8 is_stmt 1 view .LVU128
 137:Core/Src/main.c ****     d_encL_val = (b_encL_val + ((ENC_MAX -1)-encL_val));
 536              		.loc 1 137 10 is_stmt 0 view .LVU129
 537 01b4 B1F5804F 		cmp	r1, #16384
 538 01b8 7FF674AF 		bls	.L33
 137:Core/Src/main.c ****     d_encL_val = (b_encL_val + ((ENC_MAX -1)-encL_val));
 539              		.loc 1 137 61 discriminator 1 view .LVU130
 540 01bc B6F5005F 		cmp	r6, #8192
 541 01c0 3FF770AF 		bgt	.L33
 138:Core/Src/main.c ****   }
 542              		.loc 1 138 5 is_stmt 1 view .LVU131
 138:Core/Src/main.c ****   }
 543              		.loc 1 138 30 is_stmt 0 view .LVU132
 544 01c4 0EF57F53 		add	r3, lr, #16320
 545              	.LVL54:
 138:Core/Src/main.c ****   }
 546              		.loc 1 138 30 view .LVU133
 547 01c8 3F33     		adds	r3, r3, #63
 138:Core/Src/main.c ****   }
 548              		.loc 1 138 16 view .LVU134
 549 01ca 1BB2     		sxth	r3, r3
 550              	.LVL55:
 138:Core/Src/main.c ****   }
 551              		.loc 1 138 16 view .LVU135
 552 01cc 6AE7     		b	.L33
 553              	.L38:
 554 01ce 00BF     		.align	3
 555              	.L37:
 556 01d0 9A999999 		.word	-1717986918
 557 01d4 9999B93F 		.word	1069128089
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 14


 558 01d8 CDCCCCCC 		.word	-858993459
 559 01dc CCCCEC3F 		.word	1072483532
 560 01e0 00000000 		.word	.LANCHOR1
 561 01e4 00000000 		.word	.LANCHOR2
 562 01e8 00000000 		.word	.LANCHOR3
 563 01ec 00000000 		.word	.LANCHOR4
 564 01f0 63141D42 		.word	1109202019
 565 01f4 00008038 		.word	947912704
 566 01f8 00000000 		.word	.LANCHOR6
 567 01fc 00000000 		.word	.LANCHOR8
 568 0200 00000000 		.word	.LANCHOR9
 569 0204 00000000 		.word	.LANCHOR5
 570 0208 00000000 		.word	.LANCHOR7
 571              		.cfi_endproc
 572              	.LFE254:
 574              		.section	.text.GetWallSens,"ax",%progbits
 575              		.align	1
 576              		.global	GetWallSens
 577              		.syntax unified
 578              		.thumb
 579              		.thumb_func
 581              	GetWallSens:
 582              	.LFB255:
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** //0→FR,L 1→FL,R
 156:Core/Src/main.c **** uint8_t senstype = 0;
 157:Core/Src/main.c **** //DMAの送信(L,FL,FR,R,VBAT/2)
 158:Core/Src/main.c **** uint16_t adcval[5];
 159:Core/Src/main.c **** uint16_t sensval[4];
 160:Core/Src/main.c **** uint16_t offval[4];
 161:Core/Src/main.c **** 
 162:Core/Src/main.c **** void GetWallSens(){
 583              		.loc 1 162 19 is_stmt 1 view -0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 0
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 587 0000 10B5     		push	{r4, lr}
 588              	.LCFI9:
 589              		.cfi_def_cfa_offset 8
 590              		.cfi_offset 4, -8
 591              		.cfi_offset 14, -4
 163:Core/Src/main.c ****   if(senstype){
 592              		.loc 1 163 3 view .LVU137
 593              		.loc 1 163 6 is_stmt 0 view .LVU138
 594 0002 164B     		ldr	r3, .L43
 595 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 596              		.loc 1 163 5 view .LVU139
 597 0006 B3B1     		cbz	r3, .L40
 164:Core/Src/main.c ****     sensval[0] = adcval[0];
 598              		.loc 1 164 5 is_stmt 1 view .LVU140
 599              		.loc 1 164 24 is_stmt 0 view .LVU141
 600 0008 154A     		ldr	r2, .L43+4
 601 000a 1188     		ldrh	r1, [r2]
 602              		.loc 1 164 16 view .LVU142
 603 000c 154B     		ldr	r3, .L43+8
 604 000e 1980     		strh	r1, [r3]	@ movhi
 165:Core/Src/main.c ****     sensval[2] = adcval[2];
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 15


 605              		.loc 1 165 5 is_stmt 1 view .LVU143
 606              		.loc 1 165 24 is_stmt 0 view .LVU144
 607 0010 9288     		ldrh	r2, [r2, #4]
 608              		.loc 1 165 16 view .LVU145
 609 0012 9A80     		strh	r2, [r3, #4]	@ movhi
 166:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,0);
 610              		.loc 1 166 5 is_stmt 1 view .LVU146
 611 0014 144C     		ldr	r4, .L43+12
 612 0016 0022     		movs	r2, #0
 613 0018 1021     		movs	r1, #16
 614 001a 2046     		mov	r0, r4
 615 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 616              	.LVL56:
 167:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,1);
 617              		.loc 1 167 5 view .LVU147
 618 0020 0122     		movs	r2, #1
 619 0022 2021     		movs	r1, #32
 620 0024 2046     		mov	r0, r4
 621 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
 622              	.LVL57:
 623              	.L41:
 168:Core/Src/main.c ****   }else{
 169:Core/Src/main.c ****     sensval[1] = adcval[1];
 170:Core/Src/main.c ****     sensval[3] = adcval[3];
 171:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,1);
 172:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,0);
 173:Core/Src/main.c ****   }
 174:Core/Src/main.c ****     senstype = 1-senstype;
 624              		.loc 1 174 5 view .LVU148
 625              		.loc 1 174 17 is_stmt 0 view .LVU149
 626 002a 0C4A     		ldr	r2, .L43
 627 002c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 628 002e C3F10103 		rsb	r3, r3, #1
 629              		.loc 1 174 14 view .LVU150
 630 0032 1370     		strb	r3, [r2]
 175:Core/Src/main.c **** }
 631              		.loc 1 175 1 view .LVU151
 632 0034 10BD     		pop	{r4, pc}
 633              	.L40:
 169:Core/Src/main.c ****     sensval[3] = adcval[3];
 634              		.loc 1 169 5 is_stmt 1 view .LVU152
 169:Core/Src/main.c ****     sensval[3] = adcval[3];
 635              		.loc 1 169 24 is_stmt 0 view .LVU153
 636 0036 0A4A     		ldr	r2, .L43+4
 637 0038 5188     		ldrh	r1, [r2, #2]
 169:Core/Src/main.c ****     sensval[3] = adcval[3];
 638              		.loc 1 169 16 view .LVU154
 639 003a 0A4B     		ldr	r3, .L43+8
 640 003c 5980     		strh	r1, [r3, #2]	@ movhi
 170:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,1);
 641              		.loc 1 170 5 is_stmt 1 view .LVU155
 170:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,1);
 642              		.loc 1 170 24 is_stmt 0 view .LVU156
 643 003e D288     		ldrh	r2, [r2, #6]
 170:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,1);
 644              		.loc 1 170 16 view .LVU157
 645 0040 DA80     		strh	r2, [r3, #6]	@ movhi
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 16


 171:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,0);
 646              		.loc 1 171 5 is_stmt 1 view .LVU158
 647 0042 094C     		ldr	r4, .L43+12
 648 0044 0122     		movs	r2, #1
 649 0046 1021     		movs	r1, #16
 650 0048 2046     		mov	r0, r4
 651 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 652              	.LVL58:
 172:Core/Src/main.c ****   }
 653              		.loc 1 172 5 view .LVU159
 654 004e 0022     		movs	r2, #0
 655 0050 2021     		movs	r1, #32
 656 0052 2046     		mov	r0, r4
 657 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 658              	.LVL59:
 659 0058 E7E7     		b	.L41
 660              	.L44:
 661 005a 00BF     		.align	2
 662              	.L43:
 663 005c 00000000 		.word	.LANCHOR10
 664 0060 00000000 		.word	.LANCHOR11
 665 0064 00000000 		.word	.LANCHOR12
 666 0068 00040240 		.word	1073873920
 667              		.cfi_endproc
 668              	.LFE255:
 670              		.global	__aeabi_i2d
 671              		.section	.text.GetBattVoltage,"ax",%progbits
 672              		.align	1
 673              		.global	GetBattVoltage
 674              		.syntax unified
 675              		.thumb
 676              		.thumb_func
 678              	GetBattVoltage:
 679              	.LFB256:
 176:Core/Src/main.c **** 
 177:Core/Src/main.c **** float vbat = 0; //バッ�?リ電圧[v]
 178:Core/Src/main.c **** void GetBattVoltage(){
 680              		.loc 1 178 22 view -0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 0
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 684 0000 10B5     		push	{r4, lr}
 685              	.LCFI10:
 686              		.cfi_def_cfa_offset 8
 687              		.cfi_offset 4, -8
 688              		.cfi_offset 14, -4
 179:Core/Src/main.c ****   vbat = 3.3 * (adcval[4] / 4096.0) * 2;
 689              		.loc 1 179 3 view .LVU161
 690              		.loc 1 179 27 is_stmt 0 view .LVU162
 691 0002 154B     		ldr	r3, .L47+16
 692 0004 1889     		ldrh	r0, [r3, #8]
 693 0006 FFF7FEFF 		bl	__aeabi_i2d
 694              	.LVL60:
 695 000a 0022     		movs	r2, #0
 696 000c 134B     		ldr	r3, .L47+20
 697 000e FFF7FEFF 		bl	__aeabi_dmul
 698              	.LVL61:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 17


 699              		.loc 1 179 14 view .LVU163
 700 0012 0DA3     		adr	r3, .L47
 701 0014 D3E90023 		ldrd	r2, [r3]
 702 0018 FFF7FEFF 		bl	__aeabi_dmul
 703              	.LVL62:
 704 001c 0246     		mov	r2, r0
 705 001e 0B46     		mov	r3, r1
 706              		.loc 1 179 37 view .LVU164
 707 0020 FFF7FEFF 		bl	__aeabi_dadd
 708              	.LVL63:
 709 0024 FFF7FEFF 		bl	__aeabi_d2f
 710              	.LVL64:
 711              		.loc 1 179 8 view .LVU165
 712 0028 0D4C     		ldr	r4, .L47+24
 713 002a 2060     		str	r0, [r4]	@ float
 180:Core/Src/main.c ****   vbat += VBATREF;
 714              		.loc 1 180 3 is_stmt 1 view .LVU166
 715              		.loc 1 180 8 is_stmt 0 view .LVU167
 716 002c FFF7FEFF 		bl	__aeabi_f2d
 717              	.LVL65:
 718 0030 07A3     		adr	r3, .L47+8
 719 0032 D3E90023 		ldrd	r2, [r3]
 720 0036 FFF7FEFF 		bl	__aeabi_dadd
 721              	.LVL66:
 722 003a FFF7FEFF 		bl	__aeabi_d2f
 723              	.LVL67:
 724 003e 2060     		str	r0, [r4]	@ float
 181:Core/Src/main.c **** }
 725              		.loc 1 181 1 view .LVU168
 726 0040 10BD     		pop	{r4, pc}
 727              	.L48:
 728 0042 00BFAFF3 		.align	3
 728      0080
 729              	.L47:
 730 0048 66666666 		.word	1717986918
 731 004c 66660A40 		.word	1074423398
 732 0050 7B14AE47 		.word	1202590843
 733 0054 E17A943F 		.word	1066695393
 734 0058 00000000 		.word	.LANCHOR11
 735 005c 0000303F 		.word	1060110336
 736 0060 00000000 		.word	.LANCHOR13
 737              		.cfi_endproc
 738              	.LFE256:
 740              		.global	__aeabi_ddiv
 741              		.section	.text.GetYawDeg,"ax",%progbits
 742              		.align	1
 743              		.global	GetYawDeg
 744              		.syntax unified
 745              		.thumb
 746              		.thumb_func
 748              	GetYawDeg:
 749              	.LFB257:
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** float deg = 0;
 184:Core/Src/main.c **** float angvel = 0,b_angvel = 0;
 185:Core/Src/main.c **** float r_yaw = 0,r_yaw_new = 0,r_yaw_ref = 0,r_b_yaw;
 186:Core/Src/main.c **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 18


 187:Core/Src/main.c **** void GetYawDeg(){
 750              		.loc 1 187 17 is_stmt 1 view -0
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 0
 753              		@ frame_needed = 0, uses_anonymous_args = 0
 754 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 755              	.LCFI11:
 756              		.cfi_def_cfa_offset 24
 757              		.cfi_offset 3, -24
 758              		.cfi_offset 4, -20
 759              		.cfi_offset 5, -16
 760              		.cfi_offset 6, -12
 761              		.cfi_offset 7, -8
 762              		.cfi_offset 14, -4
 188:Core/Src/main.c ****   read_gyro_data();
 763              		.loc 1 188 3 view .LVU170
 764 0002 FFF7FEFF 		bl	read_gyro_data
 765              	.LVL68:
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   //ローパスフィルタ?��係数は�?キト�?�?�?
 191:Core/Src/main.c **** 	r_yaw_new = (float)zg - r_yaw_ref;
 766              		.loc 1 191 2 view .LVU171
 767              		.loc 1 191 14 is_stmt 0 view .LVU172
 768 0006 3A4B     		ldr	r3, .L51+32
 769 0008 1B88     		ldrh	r3, [r3]
 770 000a 1BB2     		sxth	r3, r3
 771 000c 07EE903A 		vmov	s15, r3	@ int
 772 0010 F8EEE77A 		vcvt.f32.s32	s15, s15
 773              		.loc 1 191 24 view .LVU173
 774 0014 374B     		ldr	r3, .L51+36
 775 0016 93ED007A 		vldr.32	s14, [r3]
 776 001a 77EEC77A 		vsub.f32	s15, s15, s14
 777              		.loc 1 191 12 view .LVU174
 778 001e 364B     		ldr	r3, .L51+40
 779 0020 C3ED007A 		vstr.32	s15, [r3]
 192:Core/Src/main.c ****   r_b_yaw = r_yaw;
 780              		.loc 1 192 3 is_stmt 1 view .LVU175
 781              		.loc 1 192 11 is_stmt 0 view .LVU176
 782 0024 354E     		ldr	r6, .L51+44
 783 0026 3768     		ldr	r7, [r6]	@ float
 784 0028 354B     		ldr	r3, .L51+48
 785 002a 1F60     		str	r7, [r3]	@ float
 193:Core/Src/main.c ****   r_yaw = r_yaw_new * IMULPF + r_b_yaw * (1.0 - IMULPF);
 786              		.loc 1 193 3 is_stmt 1 view .LVU177
 787              		.loc 1 193 21 is_stmt 0 view .LVU178
 788 002c 17EE900A 		vmov	r0, s15
 789 0030 FFF7FEFF 		bl	__aeabi_f2d
 790              	.LVL69:
 791 0034 26A3     		adr	r3, .L51
 792 0036 D3E90023 		ldrd	r2, [r3]
 793 003a FFF7FEFF 		bl	__aeabi_dmul
 794              	.LVL70:
 795 003e 0446     		mov	r4, r0
 796 0040 0D46     		mov	r5, r1
 797              		.loc 1 193 40 view .LVU179
 798 0042 3846     		mov	r0, r7	@ float
 799 0044 FFF7FEFF 		bl	__aeabi_f2d
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 19


 800              	.LVL71:
 801 0048 23A3     		adr	r3, .L51+8
 802 004a D3E90023 		ldrd	r2, [r3]
 803 004e FFF7FEFF 		bl	__aeabi_dmul
 804              	.LVL72:
 805 0052 0246     		mov	r2, r0
 806 0054 0B46     		mov	r3, r1
 807              		.loc 1 193 30 view .LVU180
 808 0056 2046     		mov	r0, r4
 809 0058 2946     		mov	r1, r5
 810 005a FFF7FEFF 		bl	__aeabi_dadd
 811              	.LVL73:
 812 005e FFF7FEFF 		bl	__aeabi_d2f
 813              	.LVL74:
 814              		.loc 1 193 9 view .LVU181
 815 0062 3060     		str	r0, [r6]	@ float
 194:Core/Src/main.c **** 	//角�?�度の更新
 195:Core/Src/main.c **** 	b_angvel = angvel;
 816              		.loc 1 195 2 is_stmt 1 view .LVU182
 817              		.loc 1 195 11 is_stmt 0 view .LVU183
 818 0064 274E     		ldr	r6, .L51+52
 819 0066 3268     		ldr	r2, [r6]	@ float
 820 0068 274B     		ldr	r3, .L51+56
 821 006a 1A60     		str	r2, [r3]	@ float
 196:Core/Src/main.c **** 	angvel = (2000.0*r_yaw/32767.0)*PI/180.0;
 822              		.loc 1 196 2 is_stmt 1 view .LVU184
 823              		.loc 1 196 18 is_stmt 0 view .LVU185
 824 006c FFF7FEFF 		bl	__aeabi_f2d
 825              	.LVL75:
 826 0070 0446     		mov	r4, r0
 827 0072 0D46     		mov	r5, r1
 828 0074 0022     		movs	r2, #0
 829 0076 254B     		ldr	r3, .L51+60
 830 0078 FFF7FEFF 		bl	__aeabi_dmul
 831              	.LVL76:
 832              		.loc 1 196 24 view .LVU186
 833 007c 18A3     		adr	r3, .L51+16
 834 007e D3E90023 		ldrd	r2, [r3]
 835 0082 FFF7FEFF 		bl	__aeabi_ddiv
 836              	.LVL77:
 837              		.loc 1 196 33 view .LVU187
 838 0086 18A3     		adr	r3, .L51+24
 839 0088 D3E90023 		ldrd	r2, [r3]
 840 008c FFF7FEFF 		bl	__aeabi_dmul
 841              	.LVL78:
 842              		.loc 1 196 36 view .LVU188
 843 0090 0022     		movs	r2, #0
 844 0092 1F4B     		ldr	r3, .L51+64
 845 0094 FFF7FEFF 		bl	__aeabi_ddiv
 846              	.LVL79:
 847 0098 FFF7FEFF 		bl	__aeabi_d2f
 848              	.LVL80:
 849              		.loc 1 196 9 view .LVU189
 850 009c 3060     		str	r0, [r6]	@ float
 197:Core/Src/main.c **** 		
 198:Core/Src/main.c **** 	//ジャイロの値を角度に変換
 199:Core/Src/main.c **** 	deg += 2.0*r_yaw/32767.0;
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 20


 851              		.loc 1 199 2 is_stmt 1 view .LVU190
 852              		.loc 1 199 12 is_stmt 0 view .LVU191
 853 009e 2246     		mov	r2, r4
 854 00a0 2B46     		mov	r3, r5
 855 00a2 2046     		mov	r0, r4
 856 00a4 2946     		mov	r1, r5
 857 00a6 FFF7FEFF 		bl	__aeabi_dadd
 858              	.LVL81:
 859              		.loc 1 199 18 view .LVU192
 860 00aa 0DA3     		adr	r3, .L51+16
 861 00ac D3E90023 		ldrd	r2, [r3]
 862 00b0 FFF7FEFF 		bl	__aeabi_ddiv
 863              	.LVL82:
 864 00b4 0446     		mov	r4, r0
 865 00b6 0D46     		mov	r5, r1
 866              		.loc 1 199 6 view .LVU193
 867 00b8 164E     		ldr	r6, .L51+68
 868 00ba 3068     		ldr	r0, [r6]	@ float
 869 00bc FFF7FEFF 		bl	__aeabi_f2d
 870              	.LVL83:
 871 00c0 2246     		mov	r2, r4
 872 00c2 2B46     		mov	r3, r5
 873 00c4 FFF7FEFF 		bl	__aeabi_dadd
 874              	.LVL84:
 875 00c8 FFF7FEFF 		bl	__aeabi_d2f
 876              	.LVL85:
 877 00cc 3060     		str	r0, [r6]	@ float
 200:Core/Src/main.c **** }
 878              		.loc 1 200 1 view .LVU194
 879 00ce F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 880              	.L52:
 881              		.align	3
 882              	.L51:
 883 00d0 7B14AE47 		.word	1202590843
 884 00d4 E17A843F 		.word	1065646817
 885 00d8 AE47E17A 		.word	2061584302
 886 00dc 14AEEF3F 		.word	1072672276
 887 00e0 00000000 		.word	0
 888 00e4 C0FFDF40 		.word	1088421824
 889 00e8 00000060 		.word	1610612736
 890 00ec FB210940 		.word	1074340347
 891 00f0 00000000 		.word	zg
 892 00f4 00000000 		.word	.LANCHOR14
 893 00f8 00000000 		.word	.LANCHOR15
 894 00fc 00000000 		.word	.LANCHOR16
 895 0100 00000000 		.word	.LANCHOR17
 896 0104 00000000 		.word	.LANCHOR19
 897 0108 00000000 		.word	.LANCHOR18
 898 010c 00409F40 		.word	1084178432
 899 0110 00806640 		.word	1080459264
 900 0114 00000000 		.word	.LANCHOR20
 901              		.cfi_endproc
 902              	.LFE257:
 904              		.section	.text.ControlDuty,"ax",%progbits
 905              		.align	1
 906              		.global	ControlDuty
 907              		.syntax unified
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 21


 908              		.thumb
 909              		.thumb_func
 911              	ControlDuty:
 912              	.LFB258:
 201:Core/Src/main.c **** 
 202:Core/Src/main.c **** float tgt_spd = 0.0;
 203:Core/Src/main.c **** float tgt_deg = 0.0;
 204:Core/Src/main.c **** void ControlDuty(){
 913              		.loc 1 204 19 is_stmt 1 view -0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 917              		@ link register save eliminated.
 205:Core/Src/main.c ****   float dutyR = 0.0,dutyL = 0.0;
 918              		.loc 1 205 3 view .LVU196
 919              	.LVL86:
 206:Core/Src/main.c ****   dutyR = (tgt_spd - spd)*6.0 + (tgt_deg - deg)*0.015;
 920              		.loc 1 206 3 view .LVU197
 207:Core/Src/main.c ****   dutyL = (tgt_spd - spd)*6.0 - (tgt_deg - deg)*0.015;
 921              		.loc 1 207 3 view .LVU198
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   //SetDutyRatio(MTPERIOD*dutyL,MTPERIOD*dutyR,0);
 210:Core/Src/main.c **** }
 922              		.loc 1 210 1 is_stmt 0 view .LVU199
 923 0000 7047     		bx	lr
 924              		.cfi_endproc
 925              	.LFE258:
 927              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 928              		.align	1
 929              		.global	HAL_TIM_PeriodElapsedCallback
 930              		.syntax unified
 931              		.thumb
 932              		.thumb_func
 934              	HAL_TIM_PeriodElapsedCallback:
 935              	.LVL87:
 936              	.LFB259:
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 937              		.loc 1 212 60 is_stmt 1 view -0
 938              		.cfi_startproc
 939              		@ args = 0, pretend = 0, frame = 0
 940              		@ frame_needed = 0, uses_anonymous_args = 0
 941              		.loc 1 212 60 is_stmt 0 view .LVU201
 942 0000 08B5     		push	{r3, lr}
 943              	.LCFI12:
 944              		.cfi_def_cfa_offset 8
 945              		.cfi_offset 3, -8
 946              		.cfi_offset 14, -4
 213:Core/Src/main.c ****   if(htim == &htim6){
 947              		.loc 1 213 3 is_stmt 1 view .LVU202
 948              		.loc 1 213 5 is_stmt 0 view .LVU203
 949 0002 064B     		ldr	r3, .L58
 950 0004 8342     		cmp	r3, r0
 951 0006 00D0     		beq	.L57
 952              	.LVL88:
 953              	.L54:
 214:Core/Src/main.c ****     //1kHz
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 22


 215:Core/Src/main.c ****     GetWallSens();
 216:Core/Src/main.c ****     GetSpeed();
 217:Core/Src/main.c ****     GetYawDeg();
 218:Core/Src/main.c ****     GetBattVoltage();
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****     ControlDuty();
 221:Core/Src/main.c ****   }
 222:Core/Src/main.c **** }
 954              		.loc 1 222 1 view .LVU204
 955 0008 08BD     		pop	{r3, pc}
 956              	.LVL89:
 957              	.L57:
 215:Core/Src/main.c ****     GetSpeed();
 958              		.loc 1 215 5 is_stmt 1 view .LVU205
 959 000a FFF7FEFF 		bl	GetWallSens
 960              	.LVL90:
 216:Core/Src/main.c ****     GetYawDeg();
 961              		.loc 1 216 5 view .LVU206
 962 000e FFF7FEFF 		bl	GetSpeed
 963              	.LVL91:
 217:Core/Src/main.c ****     GetBattVoltage();
 964              		.loc 1 217 5 view .LVU207
 965 0012 FFF7FEFF 		bl	GetYawDeg
 966              	.LVL92:
 218:Core/Src/main.c **** 
 967              		.loc 1 218 5 view .LVU208
 968 0016 FFF7FEFF 		bl	GetBattVoltage
 969              	.LVL93:
 220:Core/Src/main.c ****   }
 970              		.loc 1 220 5 view .LVU209
 971              		.loc 1 222 1 is_stmt 0 view .LVU210
 972 001a F5E7     		b	.L54
 973              	.L59:
 974              		.align	2
 975              	.L58:
 976 001c 00000000 		.word	htim6
 977              		.cfi_endproc
 978              	.LFE259:
 980              		.section	.text.Blink,"ax",%progbits
 981              		.align	1
 982              		.global	Blink
 983              		.syntax unified
 984              		.thumb
 985              		.thumb_func
 987              	Blink:
 988              	.LVL94:
 989              	.LFB260:
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** void Blink(uint16_t val){
 990              		.loc 1 224 25 is_stmt 1 view -0
 991              		.cfi_startproc
 992              		@ args = 0, pretend = 0, frame = 0
 993              		@ frame_needed = 0, uses_anonymous_args = 0
 994              		.loc 1 224 25 is_stmt 0 view .LVU212
 995 0000 70B5     		push	{r4, r5, r6, lr}
 996              	.LCFI13:
 997              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 23


 998              		.cfi_offset 4, -16
 999              		.cfi_offset 5, -12
 1000              		.cfi_offset 6, -8
 1001              		.cfi_offset 14, -4
 1002 0002 0646     		mov	r6, r0
 225:Core/Src/main.c ****   uint8_t l_sig = 0b111;
 1003              		.loc 1 225 3 is_stmt 1 view .LVU213
 1004              	.LVL95:
 226:Core/Src/main.c ****   for(uint16_t i = 0; i< val;i++){
 1005              		.loc 1 226 3 view .LVU214
 1006              	.LBB4:
 1007              		.loc 1 226 7 view .LVU215
 1008              		.loc 1 226 16 is_stmt 0 view .LVU216
 1009 0004 0024     		movs	r4, #0
 1010              	.LBE4:
 225:Core/Src/main.c ****   uint8_t l_sig = 0b111;
 1011              		.loc 1 225 11 view .LVU217
 1012 0006 0725     		movs	r5, #7
 1013              	.LBB5:
 1014              		.loc 1 226 3 view .LVU218
 1015 0008 09E0     		b	.L61
 1016              	.LVL96:
 1017              	.L62:
 227:Core/Src/main.c ****     l_sig = ~l_sig;
 1018              		.loc 1 227 5 is_stmt 1 discriminator 3 view .LVU219
 1019              		.loc 1 227 11 is_stmt 0 discriminator 3 view .LVU220
 1020 000a ED43     		mvns	r5, r5
 1021              	.LVL97:
 1022              		.loc 1 227 11 discriminator 3 view .LVU221
 1023 000c EDB2     		uxtb	r5, r5
 1024              	.LVL98:
 228:Core/Src/main.c ****     SetLED(l_sig);
 1025              		.loc 1 228 5 is_stmt 1 discriminator 3 view .LVU222
 1026 000e 2846     		mov	r0, r5
 1027 0010 FFF7FEFF 		bl	SetLED
 1028              	.LVL99:
 229:Core/Src/main.c ****     HAL_Delay(50);
 1029              		.loc 1 229 5 discriminator 3 view .LVU223
 1030 0014 3220     		movs	r0, #50
 1031 0016 FFF7FEFF 		bl	HAL_Delay
 1032              	.LVL100:
 226:Core/Src/main.c ****     l_sig = ~l_sig;
 1033              		.loc 1 226 30 discriminator 3 view .LVU224
 226:Core/Src/main.c ****     l_sig = ~l_sig;
 1034              		.loc 1 226 31 is_stmt 0 discriminator 3 view .LVU225
 1035 001a 0134     		adds	r4, r4, #1
 1036              	.LVL101:
 226:Core/Src/main.c ****     l_sig = ~l_sig;
 1037              		.loc 1 226 31 discriminator 3 view .LVU226
 1038 001c A4B2     		uxth	r4, r4
 1039              	.LVL102:
 1040              	.L61:
 226:Core/Src/main.c ****     l_sig = ~l_sig;
 1041              		.loc 1 226 23 is_stmt 1 discriminator 1 view .LVU227
 226:Core/Src/main.c ****     l_sig = ~l_sig;
 1042              		.loc 1 226 3 is_stmt 0 discriminator 1 view .LVU228
 1043 001e B442     		cmp	r4, r6
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 24


 1044 0020 F3D3     		bcc	.L62
 1045              	.LBE5:
 230:Core/Src/main.c ****   }
 231:Core/Src/main.c **** }
 1046              		.loc 1 231 1 view .LVU229
 1047 0022 70BD     		pop	{r4, r5, r6, pc}
 1048              		.loc 1 231 1 view .LVU230
 1049              		.cfi_endproc
 1050              	.LFE260:
 1052              		.section	.rodata.DoPanic.str1.4,"aMS",%progbits,1
 1053              		.align	2
 1054              	.LC0:
 1055 0000 536F6979 		.ascii	"Soiya!!\015\000"
 1055      6121210D 
 1055      00
 1056              		.section	.text.DoPanic,"ax",%progbits
 1057              		.align	1
 1058              		.global	DoPanic
 1059              		.syntax unified
 1060              		.thumb
 1061              		.thumb_func
 1063              	DoPanic:
 1064              	.LFB261:
 232:Core/Src/main.c **** 
 233:Core/Src/main.c **** void DoPanic(){
 1065              		.loc 1 233 15 is_stmt 1 view -0
 1066              		.cfi_startproc
 1067              		@ Volatile: function does not return.
 1068              		@ args = 0, pretend = 0, frame = 0
 1069              		@ frame_needed = 0, uses_anonymous_args = 0
 1070 0000 08B5     		push	{r3, lr}
 1071              	.LCFI14:
 1072              		.cfi_def_cfa_offset 8
 1073              		.cfi_offset 3, -8
 1074              		.cfi_offset 14, -4
 234:Core/Src/main.c ****   SetDutyRatio(0,0,0);
 1075              		.loc 1 234 3 view .LVU232
 1076 0002 0022     		movs	r2, #0
 1077 0004 1146     		mov	r1, r2
 1078 0006 1046     		mov	r0, r2
 1079 0008 FFF7FEFF 		bl	SetDutyRatio
 1080              	.LVL103:
 235:Core/Src/main.c ****   motpower = 0;
 1081              		.loc 1 235 3 view .LVU233
 1082              		.loc 1 235 12 is_stmt 0 view .LVU234
 1083 000c 0024     		movs	r4, #0
 1084 000e 0B4B     		ldr	r3, .L67
 1085 0010 1C70     		strb	r4, [r3]
 236:Core/Src/main.c ****   HAL_TIM_Base_Stop_IT(&htim6);
 1086              		.loc 1 236 3 is_stmt 1 view .LVU235
 1087 0012 0B48     		ldr	r0, .L67+4
 1088 0014 FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 1089              	.LVL104:
 237:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,0);
 1090              		.loc 1 237 3 view .LVU236
 1091 0018 0A4D     		ldr	r5, .L67+8
 1092 001a 2246     		mov	r2, r4
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 25


 1093 001c 1021     		movs	r1, #16
 1094 001e 2846     		mov	r0, r5
 1095 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1096              	.LVL105:
 238:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,0);
 1097              		.loc 1 238 3 view .LVU237
 1098 0024 2246     		mov	r2, r4
 1099 0026 2021     		movs	r1, #32
 1100 0028 2846     		mov	r0, r5
 1101 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1102              	.LVL106:
 239:Core/Src/main.c ****   printf("Soiya!!\r\n");
 1103              		.loc 1 239 3 view .LVU238
 1104 002e 0648     		ldr	r0, .L67+12
 1105 0030 FFF7FEFF 		bl	puts
 1106              	.LVL107:
 1107              	.L65:
 240:Core/Src/main.c ****   while(1) Blink(100);
 1108              		.loc 1 240 3 discriminator 1 view .LVU239
 1109              		.loc 1 240 12 discriminator 1 view .LVU240
 1110 0034 6420     		movs	r0, #100
 1111 0036 FFF7FEFF 		bl	Blink
 1112              	.LVL108:
 1113              		.loc 1 240 8 discriminator 1 view .LVU241
 1114 003a FBE7     		b	.L65
 1115              	.L68:
 1116              		.align	2
 1117              	.L67:
 1118 003c 00000000 		.word	.LANCHOR0
 1119 0040 00000000 		.word	htim6
 1120 0044 00040240 		.word	1073873920
 1121 0048 00000000 		.word	.LC0
 1122              		.cfi_endproc
 1123              	.LFE261:
 1125              		.section	.text.init,"ax",%progbits
 1126              		.align	1
 1127              		.global	init
 1128              		.syntax unified
 1129              		.thumb
 1130              		.thumb_func
 1132              	init:
 1133              	.LFB262:
 241:Core/Src/main.c **** }
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** void init(){
 1134              		.loc 1 243 12 view -0
 1135              		.cfi_startproc
 1136              		@ args = 0, pretend = 0, frame = 0
 1137              		@ frame_needed = 0, uses_anonymous_args = 0
 1138 0000 38B5     		push	{r3, r4, r5, lr}
 1139              	.LCFI15:
 1140              		.cfi_def_cfa_offset 16
 1141              		.cfi_offset 3, -16
 1142              		.cfi_offset 4, -12
 1143              		.cfi_offset 5, -8
 1144              		.cfi_offset 14, -4
 244:Core/Src/main.c ****   HAL_Delay(500);
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 26


 1145              		.loc 1 244 3 view .LVU243
 1146 0002 4FF4FA70 		mov	r0, #500
 1147 0006 FFF7FEFF 		bl	HAL_Delay
 1148              	.LVL109:
 245:Core/Src/main.c ****   
 246:Core/Src/main.c ****   //StartDMA
 247:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcval, 5);
 1149              		.loc 1 247 3 view .LVU244
 1150 000a 0522     		movs	r2, #5
 1151 000c 3C49     		ldr	r1, .L80
 1152 000e 3D48     		ldr	r0, .L80+4
 1153 0010 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1154              	.LVL110:
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   //InitEnc
 250:Core/Src/main.c ****   uint8_t errcnt = 0;
 1155              		.loc 1 250 3 view .LVU245
 251:Core/Src/main.c ****   AS5047P_Init(&encL, 0);
 1156              		.loc 1 251 3 view .LVU246
 1157 0014 0021     		movs	r1, #0
 1158 0016 3C48     		ldr	r0, .L80+8
 1159 0018 FFF7FEFF 		bl	AS5047P_Init
 1160              	.LVL111:
 252:Core/Src/main.c ****   AS5047P_Init(&encR, 1);
 1161              		.loc 1 252 3 view .LVU247
 1162 001c 0121     		movs	r1, #1
 1163 001e 3B48     		ldr	r0, .L80+12
 1164 0020 FFF7FEFF 		bl	AS5047P_Init
 1165              	.LVL112:
 253:Core/Src/main.c ****   while(AS5047P_ErrorPending(&encR) || AS5047P_ErrorPending(&encL)){
 1166              		.loc 1 253 3 view .LVU248
 250:Core/Src/main.c ****   AS5047P_Init(&encL, 0);
 1167              		.loc 1 250 11 is_stmt 0 view .LVU249
 1168 0024 0024     		movs	r4, #0
 1169              		.loc 1 253 8 view .LVU250
 1170 0026 0EE0     		b	.L70
 1171              	.LVL113:
 1172              	.L72:
 254:Core/Src/main.c ****     errcnt++;
 1173              		.loc 1 254 5 is_stmt 1 view .LVU251
 1174              		.loc 1 254 11 is_stmt 0 view .LVU252
 1175 0028 0134     		adds	r4, r4, #1
 1176              	.LVL114:
 1177              		.loc 1 254 11 view .LVU253
 1178 002a E4B2     		uxtb	r4, r4
 1179              	.LVL115:
 255:Core/Src/main.c ****     if(errcnt >= MAXINITERR) DoPanic();
 1180              		.loc 1 255 5 is_stmt 1 view .LVU254
 1181              		.loc 1 255 7 is_stmt 0 view .LVU255
 1182 002c 092C     		cmp	r4, #9
 1183 002e 27D8     		bhi	.L78
 256:Core/Src/main.c ****     AS5047P_Init(&encL, 0);
 1184              		.loc 1 256 5 is_stmt 1 view .LVU256
 1185 0030 0021     		movs	r1, #0
 1186 0032 3548     		ldr	r0, .L80+8
 1187 0034 FFF7FEFF 		bl	AS5047P_Init
 1188              	.LVL116:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 27


 257:Core/Src/main.c ****     AS5047P_Init(&encR, 1);
 1189              		.loc 1 257 5 view .LVU257
 1190 0038 0121     		movs	r1, #1
 1191 003a 3448     		ldr	r0, .L80+12
 1192 003c FFF7FEFF 		bl	AS5047P_Init
 1193              	.LVL117:
 258:Core/Src/main.c ****     HAL_Delay(100);
 1194              		.loc 1 258 5 view .LVU258
 1195 0040 6420     		movs	r0, #100
 1196 0042 FFF7FEFF 		bl	HAL_Delay
 1197              	.LVL118:
 1198              	.L70:
 253:Core/Src/main.c ****     errcnt++;
 1199              		.loc 1 253 8 view .LVU259
 253:Core/Src/main.c ****     errcnt++;
 1200              		.loc 1 253 9 is_stmt 0 view .LVU260
 1201 0046 3148     		ldr	r0, .L80+12
 1202 0048 FFF7FEFF 		bl	AS5047P_ErrorPending
 1203              	.LVL119:
 253:Core/Src/main.c ****     errcnt++;
 1204              		.loc 1 253 8 view .LVU261
 1205 004c 0028     		cmp	r0, #0
 1206 004e EBD1     		bne	.L72
 253:Core/Src/main.c ****     errcnt++;
 1207              		.loc 1 253 40 discriminator 1 view .LVU262
 1208 0050 2D48     		ldr	r0, .L80+8
 1209 0052 FFF7FEFF 		bl	AS5047P_ErrorPending
 1210              	.LVL120:
 253:Core/Src/main.c ****     errcnt++;
 1211              		.loc 1 253 37 discriminator 1 view .LVU263
 1212 0056 0028     		cmp	r0, #0
 1213 0058 E6D1     		bne	.L72
 259:Core/Src/main.c ****   }
 260:Core/Src/main.c ****   AS5047P_SetZeroPosition(&encL);
 1214              		.loc 1 260 3 is_stmt 1 view .LVU264
 1215 005a 2B48     		ldr	r0, .L80+8
 1216 005c FFF7FEFF 		bl	AS5047P_SetZeroPosition
 1217              	.LVL121:
 261:Core/Src/main.c ****   AS5047P_SetZeroPosition(&encR);
 1218              		.loc 1 261 3 view .LVU265
 1219 0060 2A48     		ldr	r0, .L80+12
 1220 0062 FFF7FEFF 		bl	AS5047P_SetZeroPosition
 1221              	.LVL122:
 262:Core/Src/main.c ****   errcnt = 0;
 1222              		.loc 1 262 3 view .LVU266
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   //InitIMU
 265:Core/Src/main.c ****   while(IMU_init() == 0){
 1223              		.loc 1 265 3 view .LVU267
 262:Core/Src/main.c ****   errcnt = 0;
 1224              		.loc 1 262 10 is_stmt 0 view .LVU268
 1225 0066 0024     		movs	r4, #0
 1226              	.LVL123:
 1227              	.L73:
 1228              		.loc 1 265 8 is_stmt 1 view .LVU269
 1229              		.loc 1 265 9 is_stmt 0 view .LVU270
 1230 0068 FFF7FEFF 		bl	IMU_init
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 28


 1231              	.LVL124:
 1232              		.loc 1 265 8 view .LVU271
 1233 006c 50B9     		cbnz	r0, .L79
 266:Core/Src/main.c ****     HAL_Delay(100);
 1234              		.loc 1 266 5 is_stmt 1 view .LVU272
 1235 006e 6420     		movs	r0, #100
 1236 0070 FFF7FEFF 		bl	HAL_Delay
 1237              	.LVL125:
 267:Core/Src/main.c ****     errcnt++;
 1238              		.loc 1 267 5 view .LVU273
 1239              		.loc 1 267 11 is_stmt 0 view .LVU274
 1240 0074 0134     		adds	r4, r4, #1
 1241              	.LVL126:
 1242              		.loc 1 267 11 view .LVU275
 1243 0076 E4B2     		uxtb	r4, r4
 1244              	.LVL127:
 268:Core/Src/main.c ****     if(errcnt >= MAXINITERR) DoPanic();
 1245              		.loc 1 268 5 is_stmt 1 view .LVU276
 1246              		.loc 1 268 7 is_stmt 0 view .LVU277
 1247 0078 092C     		cmp	r4, #9
 1248 007a F5D9     		bls	.L73
 1249              		.loc 1 268 30 is_stmt 1 discriminator 1 view .LVU278
 1250 007c FFF7FEFF 		bl	DoPanic
 1251              	.LVL128:
 1252              	.L78:
 255:Core/Src/main.c ****     AS5047P_Init(&encL, 0);
 1253              		.loc 1 255 30 discriminator 1 view .LVU279
 1254 0080 FFF7FEFF 		bl	DoPanic
 1255              	.LVL129:
 1256              	.L79:
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c ****   errcnt = 0;
 1257              		.loc 1 270 3 view .LVU280
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   r_yaw_ref = 0;
 1258              		.loc 1 272 3 view .LVU281
 1259              		.loc 1 272 13 is_stmt 0 view .LVU282
 1260 0084 224B     		ldr	r3, .L80+16
 1261 0086 0022     		movs	r2, #0
 1262 0088 1A60     		str	r2, [r3]	@ float
 273:Core/Src/main.c ****   int32_t r_yaw_ref_tmp = 0;
 1263              		.loc 1 273 3 is_stmt 1 view .LVU283
 1264              	.LVL130:
 274:Core/Src/main.c ****   for(uint16_t i = 0;i<GYROREFTIME;i++){
 1265              		.loc 1 274 3 view .LVU284
 1266              	.LBB6:
 1267              		.loc 1 274 7 view .LVU285
 1268              		.loc 1 274 16 is_stmt 0 view .LVU286
 1269 008a 0024     		movs	r4, #0
 1270              	.LBE6:
 273:Core/Src/main.c ****   int32_t r_yaw_ref_tmp = 0;
 1271              		.loc 1 273 11 view .LVU287
 1272 008c 2546     		mov	r5, r4
 1273              	.LBB7:
 1274              		.loc 1 274 3 view .LVU288
 1275 008e 07E0     		b	.L75
 1276              	.LVL131:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 29


 1277              	.L76:
 275:Core/Src/main.c ****     read_gyro_data();
 1278              		.loc 1 275 5 is_stmt 1 discriminator 3 view .LVU289
 1279 0090 FFF7FEFF 		bl	read_gyro_data
 1280              	.LVL132:
 276:Core/Src/main.c ****     r_yaw_ref_tmp += zg;
 1281              		.loc 1 276 5 discriminator 3 view .LVU290
 1282 0094 1F4B     		ldr	r3, .L80+20
 1283 0096 1B88     		ldrh	r3, [r3]
 1284              		.loc 1 276 19 is_stmt 0 discriminator 3 view .LVU291
 1285 0098 05FA83F5 		sxtah	r5, r5, r3
 1286              	.LVL133:
 274:Core/Src/main.c ****   for(uint16_t i = 0;i<GYROREFTIME;i++){
 1287              		.loc 1 274 36 is_stmt 1 discriminator 3 view .LVU292
 274:Core/Src/main.c ****   for(uint16_t i = 0;i<GYROREFTIME;i++){
 1288              		.loc 1 274 37 is_stmt 0 discriminator 3 view .LVU293
 1289 009c 0134     		adds	r4, r4, #1
 1290              	.LVL134:
 274:Core/Src/main.c ****   for(uint16_t i = 0;i<GYROREFTIME;i++){
 1291              		.loc 1 274 37 discriminator 3 view .LVU294
 1292 009e A4B2     		uxth	r4, r4
 1293              	.LVL135:
 1294              	.L75:
 274:Core/Src/main.c ****   for(uint16_t i = 0;i<GYROREFTIME;i++){
 1295              		.loc 1 274 22 is_stmt 1 discriminator 1 view .LVU295
 274:Core/Src/main.c ****   for(uint16_t i = 0;i<GYROREFTIME;i++){
 1296              		.loc 1 274 3 is_stmt 0 discriminator 1 view .LVU296
 1297 00a0 B4F57A7F 		cmp	r4, #1000
 1298 00a4 F4D3     		bcc	.L76
 1299              	.LBE7:
 277:Core/Src/main.c ****   }
 278:Core/Src/main.c ****   r_yaw_ref = (float)(r_yaw_ref_tmp / GYROREFTIME);
 1300              		.loc 1 278 3 is_stmt 1 view .LVU297
 1301              		.loc 1 278 37 is_stmt 0 view .LVU298
 1302 00a6 1C4B     		ldr	r3, .L80+24
 1303 00a8 83FB0523 		smull	r2, r3, r3, r5
 1304 00ac ED17     		asrs	r5, r5, #31
 1305              	.LVL136:
 1306              		.loc 1 278 37 view .LVU299
 1307 00ae C5EBA315 		rsb	r5, r5, r3, asr #6
 1308              		.loc 1 278 15 view .LVU300
 1309 00b2 07EE905A 		vmov	s15, r5	@ int
 1310 00b6 F8EEE77A 		vcvt.f32.s32	s15, s15
 1311              		.loc 1 278 13 view .LVU301
 1312 00ba 154B     		ldr	r3, .L80+16
 1313 00bc C3ED007A 		vstr.32	s15, [r3]
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   //Motor
 281:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 1314              		.loc 1 281 3 is_stmt 1 view .LVU302
 1315 00c0 164C     		ldr	r4, .L80+28
 1316              	.LVL137:
 1317              		.loc 1 281 3 is_stmt 0 view .LVU303
 1318 00c2 0421     		movs	r1, #4
 1319 00c4 2046     		mov	r0, r4
 1320 00c6 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1321              	.LVL138:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 30


 282:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 1322              		.loc 1 282 3 is_stmt 1 view .LVU304
 1323 00ca 0821     		movs	r1, #8
 1324 00cc 2046     		mov	r0, r4
 1325 00ce FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1326              	.LVL139:
 283:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 1327              		.loc 1 283 3 view .LVU305
 1328 00d2 0021     		movs	r1, #0
 1329 00d4 2046     		mov	r0, r4
 1330 00d6 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1331              	.LVL140:
 284:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 1332              		.loc 1 284 3 view .LVU306
 1333 00da 0821     		movs	r1, #8
 1334 00dc 1048     		ldr	r0, .L80+32
 1335 00de FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1336              	.LVL141:
 285:Core/Src/main.c ****   SetDutyRatio(0,0,0);
 1337              		.loc 1 285 3 view .LVU307
 1338 00e2 0022     		movs	r2, #0
 1339 00e4 1146     		mov	r1, r2
 1340 00e6 1046     		mov	r0, r2
 1341 00e8 FFF7FEFF 		bl	SetDutyRatio
 1342              	.LVL142:
 286:Core/Src/main.c ****   motpower = 0;
 1343              		.loc 1 286 3 view .LVU308
 1344              		.loc 1 286 12 is_stmt 0 view .LVU309
 1345 00ec 0020     		movs	r0, #0
 1346 00ee 0D4B     		ldr	r3, .L80+36
 1347 00f0 1870     		strb	r0, [r3]
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   //LED
 289:Core/Src/main.c ****   SetLED(0b000);
 1348              		.loc 1 289 3 is_stmt 1 view .LVU310
 1349 00f2 FFF7FEFF 		bl	SetLED
 1350              	.LVL143:
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   //Interrupt 1kHz
 292:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim6);
 1351              		.loc 1 292 3 view .LVU311
 1352 00f6 0C48     		ldr	r0, .L80+40
 1353 00f8 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1354              	.LVL144:
 293:Core/Src/main.c **** }
 1355              		.loc 1 293 1 is_stmt 0 view .LVU312
 1356 00fc 38BD     		pop	{r3, r4, r5, pc}
 1357              	.L81:
 1358 00fe 00BF     		.align	2
 1359              	.L80:
 1360 0100 00000000 		.word	.LANCHOR11
 1361 0104 00000000 		.word	hadc1
 1362 0108 00000000 		.word	.LANCHOR2
 1363 010c 00000000 		.word	.LANCHOR1
 1364 0110 00000000 		.word	.LANCHOR14
 1365 0114 00000000 		.word	zg
 1366 0118 D34D6210 		.word	274877907
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 31


 1367 011c 00000000 		.word	htim1
 1368 0120 00000000 		.word	htim2
 1369 0124 00000000 		.word	.LANCHOR0
 1370 0128 00000000 		.word	htim6
 1371              		.cfi_endproc
 1372              	.LFE262:
 1374              		.section	.text._write,"ax",%progbits
 1375              		.align	1
 1376              		.global	_write
 1377              		.syntax unified
 1378              		.thumb
 1379              		.thumb_func
 1381              	_write:
 1382              	.LVL145:
 1383              	.LFB265:
 294:Core/Src/main.c **** /* USER CODE END 0 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c **** /**
 297:Core/Src/main.c ****   * @brief  The application entry point.
 298:Core/Src/main.c ****   * @retval int
 299:Core/Src/main.c ****   */
 300:Core/Src/main.c **** int main(void)
 301:Core/Src/main.c **** {
 302:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /* USER CODE END 1 */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 309:Core/Src/main.c ****   HAL_Init();
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* USER CODE END Init */
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* Configure the system clock */
 316:Core/Src/main.c ****   SystemClock_Config();
 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE END SysInit */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* Initialize all configured peripherals */
 323:Core/Src/main.c ****   MX_GPIO_Init();
 324:Core/Src/main.c ****   MX_DMA_Init();
 325:Core/Src/main.c ****   MX_SPI2_Init();
 326:Core/Src/main.c ****   MX_ADC1_Init();
 327:Core/Src/main.c ****   MX_SPI1_Init();
 328:Core/Src/main.c ****   MX_USART6_UART_Init();
 329:Core/Src/main.c ****   MX_TIM1_Init();
 330:Core/Src/main.c ****   MX_TIM2_Init();
 331:Core/Src/main.c ****   MX_TIM6_Init();
 332:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 333:Core/Src/main.c ****   init();
 334:Core/Src/main.c ****   /* USER CODE END 2 */
 335:Core/Src/main.c **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 32


 336:Core/Src/main.c ****   /* Infinite loop */
 337:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 338:Core/Src/main.c ****   uint8_t mode = 7;
 339:Core/Src/main.c ****   while (1)
 340:Core/Src/main.c ****   {
 341:Core/Src/main.c ****     /* USER CODE END WHILE */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 344:Core/Src/main.c ****     if(spd > 0.1){
 345:Core/Src/main.c ****       mode++;
 346:Core/Src/main.c ****       Blink(5);
 347:Core/Src/main.c ****     }else if(spd < -0.1){
 348:Core/Src/main.c ****       mode--;
 349:Core/Src/main.c ****       Blink(5);
 350:Core/Src/main.c ****     }else if(sensval[0] + sensval[3] >= CONFIRM*2){
 351:Core/Src/main.c ****       switch (mode){
 352:Core/Src/main.c ****         case 1:
 353:Core/Src/main.c ****           while(1){
 354:Core/Src/main.c ****             printf("%fm/s\t%fdeg/s\t%fdeg\r\n",spd,angvel,deg);
 355:Core/Src/main.c ****             HAL_Delay(100);
 356:Core/Src/main.c ****           }
 357:Core/Src/main.c ****           break;
 358:Core/Src/main.c ****         case 2:
 359:Core/Src/main.c ****           SetLED(0b000);
 360:Core/Src/main.c ****           HAL_Delay(500);
 361:Core/Src/main.c ****           motpower = 1;
 362:Core/Src/main.c ****           tgt_spd = 0.2;
 363:Core/Src/main.c ****           tgt_deg = deg;
 364:Core/Src/main.c ****           HAL_Delay(1000);
 365:Core/Src/main.c ****           tgt_spd = 0.0;
 366:Core/Src/main.c ****           HAL_Delay(1000);
 367:Core/Src/main.c ****           break;
 368:Core/Src/main.c ****         case 3:
 369:Core/Src/main.c ****           motpower = 1;
 370:Core/Src/main.c ****           tgt_deg = 0.0;
 371:Core/Src/main.c ****           tgt_spd = 0;
 372:Core/Src/main.c ****           while (1);
 373:Core/Src/main.c ****           break;
 374:Core/Src/main.c ****         case 4:
 375:Core/Src/main.c ****           read_accel_data();
 376:Core/Src/main.c ****           printf("%d\t%d\t%d\r\n",xa,ya,za);
 377:Core/Src/main.c ****           HAL_Delay(10);
 378:Core/Src/main.c ****           break;
 379:Core/Src/main.c ****         case 5:
 380:Core/Src/main.c ****           SetLED(0b000);
 381:Core/Src/main.c ****           float avr_vbat = 0.0;
 382:Core/Src/main.c ****           for(int i = 0;i<100;i++){
 383:Core/Src/main.c ****             avr_vbat += vbat;
 384:Core/Src/main.c ****             HAL_Delay(1);
 385:Core/Src/main.c ****           }
 386:Core/Src/main.c ****           avr_vbat /= 100;
 387:Core/Src/main.c ****           printf("%.3fv\r\n",avr_vbat);
 388:Core/Src/main.c ****           printf("%d\r\n",adcval[4]);
 389:Core/Src/main.c ****           break;
 390:Core/Src/main.c ****         case 6:
 391:Core/Src/main.c ****           motpower=1;
 392:Core/Src/main.c ****           double cnt = 0;
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 33


 393:Core/Src/main.c ****           while(1){
 394:Core/Src/main.c ****             SetDutyRatio(1200*sin(cnt),1200*sin(cnt),0);
 395:Core/Src/main.c ****             cnt+=PI/2000;
 396:Core/Src/main.c ****             HAL_Delay(1);
 397:Core/Src/main.c ****             if(cnt>2*PI) cnt = 0;
 398:Core/Src/main.c ****           }
 399:Core/Src/main.c ****           break;
 400:Core/Src/main.c ****         case 7:
 401:Core/Src/main.c ****           motpower = 1;
 402:Core/Src/main.c ****           while(1){
 403:Core/Src/main.c ****             SetDutyRatio(500,500,0);
 404:Core/Src/main.c ****           }
 405:Core/Src/main.c ****           break;
 406:Core/Src/main.c ****         default:
 407:Core/Src/main.c ****           DoPanic();
 408:Core/Src/main.c ****           break;
 409:Core/Src/main.c ****       }
 410:Core/Src/main.c ****     }
 411:Core/Src/main.c ****     SetLED(mode);
 412:Core/Src/main.c ****   }
 413:Core/Src/main.c ****   /* USER CODE END 3 */
 414:Core/Src/main.c **** }
 415:Core/Src/main.c **** 
 416:Core/Src/main.c **** /**
 417:Core/Src/main.c ****   * @brief System Clock Configuration
 418:Core/Src/main.c ****   * @retval None
 419:Core/Src/main.c ****   */
 420:Core/Src/main.c **** void SystemClock_Config(void)
 421:Core/Src/main.c **** {
 422:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 423:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 426:Core/Src/main.c ****   */
 427:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 428:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 431:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 432:Core/Src/main.c ****   */
 433:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 434:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 435:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 436:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 437:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 10;
 438:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 439:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 440:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 441:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 442:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 443:Core/Src/main.c ****   {
 444:Core/Src/main.c ****     Error_Handler();
 445:Core/Src/main.c ****   }
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 448:Core/Src/main.c ****   */
 449:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 34


 450:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 451:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 452:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 453:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 454:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 457:Core/Src/main.c ****   {
 458:Core/Src/main.c ****     Error_Handler();
 459:Core/Src/main.c ****   }
 460:Core/Src/main.c **** }
 461:Core/Src/main.c **** 
 462:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 463:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 464:Core/Src/main.c **** {
 1384              		.loc 1 464 1 is_stmt 1 view -0
 1385              		.cfi_startproc
 1386              		@ args = 0, pretend = 0, frame = 0
 1387              		@ frame_needed = 0, uses_anonymous_args = 0
 1388              		@ link register save eliminated.
 1389              		.loc 1 464 1 is_stmt 0 view .LVU314
 1390 0000 1046     		mov	r0, r2
 1391              	.LVL146:
 465:Core/Src/main.c ****   int DataIdx;
 1392              		.loc 1 465 3 is_stmt 1 view .LVU315
 466:Core/Src/main.c ****   for(DataIdx=0; DataIdx<len; DataIdx++)
 1393              		.loc 1 466 3 view .LVU316
 1394              		.loc 1 466 14 is_stmt 0 view .LVU317
 1395 0002 4FF0000C 		mov	ip, #0
 1396              		.loc 1 466 3 view .LVU318
 1397 0006 0AE0     		b	.L83
 1398              	.LVL147:
 1399              	.L86:
 1400              	.LBB10:
 1401              	.LBB11:
 1402              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 35


  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 36


  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 37


 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 38


 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 39


 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 40


 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 41


 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 42


 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 43


 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 44


 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 45


 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 46


 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 47


 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 48


 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 49


 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 50


 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 51


 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 52


 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 53


1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 54


1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 55


1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 56


1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 57


1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 58


1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 59


1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 60


1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 61


1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 62


1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 63


1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 64


1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 65


1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 66


1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:Drivers/CMSIS/Include/core_cm4.h ****   }
1822:Drivers/CMSIS/Include/core_cm4.h ****   else
1823:Drivers/CMSIS/Include/core_cm4.h ****   {
1824:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:Drivers/CMSIS/Include/core_cm4.h ****   }
1826:Drivers/CMSIS/Include/core_cm4.h **** }
1827:Drivers/CMSIS/Include/core_cm4.h **** 
1828:Drivers/CMSIS/Include/core_cm4.h **** 
1829:Drivers/CMSIS/Include/core_cm4.h **** /**
1830:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:Drivers/CMSIS/Include/core_cm4.h ****  */
1838:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:Drivers/CMSIS/Include/core_cm4.h **** {
1840:Drivers/CMSIS/Include/core_cm4.h **** 
1841:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:Drivers/CMSIS/Include/core_cm4.h ****   {
1843:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:Drivers/CMSIS/Include/core_cm4.h ****   }
1845:Drivers/CMSIS/Include/core_cm4.h ****   else
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 67


1846:Drivers/CMSIS/Include/core_cm4.h ****   {
1847:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:Drivers/CMSIS/Include/core_cm4.h ****   }
1849:Drivers/CMSIS/Include/core_cm4.h **** }
1850:Drivers/CMSIS/Include/core_cm4.h **** 
1851:Drivers/CMSIS/Include/core_cm4.h **** 
1852:Drivers/CMSIS/Include/core_cm4.h **** /**
1853:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:Drivers/CMSIS/Include/core_cm4.h ****  */
1863:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:Drivers/CMSIS/Include/core_cm4.h **** {
1865:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:Drivers/CMSIS/Include/core_cm4.h **** 
1869:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1870:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1871:Drivers/CMSIS/Include/core_cm4.h **** 
1872:Drivers/CMSIS/Include/core_cm4.h ****   return (
1873:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:Drivers/CMSIS/Include/core_cm4.h ****          );
1876:Drivers/CMSIS/Include/core_cm4.h **** }
1877:Drivers/CMSIS/Include/core_cm4.h **** 
1878:Drivers/CMSIS/Include/core_cm4.h **** 
1879:Drivers/CMSIS/Include/core_cm4.h **** /**
1880:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1881:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:Drivers/CMSIS/Include/core_cm4.h ****  */
1890:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:Drivers/CMSIS/Include/core_cm4.h **** {
1892:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1895:Drivers/CMSIS/Include/core_cm4.h **** 
1896:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:Drivers/CMSIS/Include/core_cm4.h **** 
1899:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:Drivers/CMSIS/Include/core_cm4.h **** }
1902:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 68


1903:Drivers/CMSIS/Include/core_cm4.h **** 
1904:Drivers/CMSIS/Include/core_cm4.h **** /**
1905:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:Drivers/CMSIS/Include/core_cm4.h ****  */
1913:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:Drivers/CMSIS/Include/core_cm4.h **** {
1915:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:Drivers/CMSIS/Include/core_cm4.h **** }
1918:Drivers/CMSIS/Include/core_cm4.h **** 
1919:Drivers/CMSIS/Include/core_cm4.h **** 
1920:Drivers/CMSIS/Include/core_cm4.h **** /**
1921:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1925:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:Drivers/CMSIS/Include/core_cm4.h ****  */
1928:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:Drivers/CMSIS/Include/core_cm4.h **** {
1930:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:Drivers/CMSIS/Include/core_cm4.h **** }
1933:Drivers/CMSIS/Include/core_cm4.h **** 
1934:Drivers/CMSIS/Include/core_cm4.h **** 
1935:Drivers/CMSIS/Include/core_cm4.h **** /**
1936:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1937:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:Drivers/CMSIS/Include/core_cm4.h ****  */
1939:Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:Drivers/CMSIS/Include/core_cm4.h **** {
1941:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1942:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1943:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1944:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1945:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1947:Drivers/CMSIS/Include/core_cm4.h **** 
1948:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1949:Drivers/CMSIS/Include/core_cm4.h ****   {
1950:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
1951:Drivers/CMSIS/Include/core_cm4.h ****   }
1952:Drivers/CMSIS/Include/core_cm4.h **** }
1953:Drivers/CMSIS/Include/core_cm4.h **** 
1954:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1955:Drivers/CMSIS/Include/core_cm4.h **** 
1956:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:Drivers/CMSIS/Include/core_cm4.h **** 
1958:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 69


1960:Drivers/CMSIS/Include/core_cm4.h **** #include "mpu_armv7.h"
1961:Drivers/CMSIS/Include/core_cm4.h **** 
1962:Drivers/CMSIS/Include/core_cm4.h **** #endif
1963:Drivers/CMSIS/Include/core_cm4.h **** 
1964:Drivers/CMSIS/Include/core_cm4.h **** 
1965:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:Drivers/CMSIS/Include/core_cm4.h **** /**
1967:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1970:Drivers/CMSIS/Include/core_cm4.h ****   @{
1971:Drivers/CMSIS/Include/core_cm4.h ****  */
1972:Drivers/CMSIS/Include/core_cm4.h **** 
1973:Drivers/CMSIS/Include/core_cm4.h **** /**
1974:Drivers/CMSIS/Include/core_cm4.h ****   \brief   get FPU type
1975:Drivers/CMSIS/Include/core_cm4.h ****   \details returns the FPU type
1976:Drivers/CMSIS/Include/core_cm4.h ****   \returns
1977:Drivers/CMSIS/Include/core_cm4.h ****    - \b  0: No FPU
1978:Drivers/CMSIS/Include/core_cm4.h ****    - \b  1: Single precision FPU
1979:Drivers/CMSIS/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:Drivers/CMSIS/Include/core_cm4.h ****  */
1981:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1982:Drivers/CMSIS/Include/core_cm4.h **** {
1983:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t mvfr0;
1984:Drivers/CMSIS/Include/core_cm4.h **** 
1985:Drivers/CMSIS/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:Drivers/CMSIS/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:Drivers/CMSIS/Include/core_cm4.h ****   {
1988:Drivers/CMSIS/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:Drivers/CMSIS/Include/core_cm4.h ****   }
1990:Drivers/CMSIS/Include/core_cm4.h ****   else
1991:Drivers/CMSIS/Include/core_cm4.h ****   {
1992:Drivers/CMSIS/Include/core_cm4.h ****     return 0U;           /* No FPU */
1993:Drivers/CMSIS/Include/core_cm4.h ****   }
1994:Drivers/CMSIS/Include/core_cm4.h **** }
1995:Drivers/CMSIS/Include/core_cm4.h **** 
1996:Drivers/CMSIS/Include/core_cm4.h **** 
1997:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:Drivers/CMSIS/Include/core_cm4.h **** 
1999:Drivers/CMSIS/Include/core_cm4.h **** 
2000:Drivers/CMSIS/Include/core_cm4.h **** 
2001:Drivers/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:Drivers/CMSIS/Include/core_cm4.h **** /**
2003:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
2006:Drivers/CMSIS/Include/core_cm4.h ****   @{
2007:Drivers/CMSIS/Include/core_cm4.h ****  */
2008:Drivers/CMSIS/Include/core_cm4.h **** 
2009:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:Drivers/CMSIS/Include/core_cm4.h **** 
2011:Drivers/CMSIS/Include/core_cm4.h **** /**
2012:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
2013:Drivers/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:Drivers/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:Drivers/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 70


2017:Drivers/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
2018:Drivers/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:Drivers/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:Drivers/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:Drivers/CMSIS/Include/core_cm4.h ****  */
2022:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2023:Drivers/CMSIS/Include/core_cm4.h **** {
2024:Drivers/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
2025:Drivers/CMSIS/Include/core_cm4.h ****   {
2026:Drivers/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2027:Drivers/CMSIS/Include/core_cm4.h ****   }
2028:Drivers/CMSIS/Include/core_cm4.h **** 
2029:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
2030:Drivers/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
2031:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
2032:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
2033:Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2034:Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2035:Drivers/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
2036:Drivers/CMSIS/Include/core_cm4.h **** }
2037:Drivers/CMSIS/Include/core_cm4.h **** 
2038:Drivers/CMSIS/Include/core_cm4.h **** #endif
2039:Drivers/CMSIS/Include/core_cm4.h **** 
2040:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_SysTickFunctions */
2041:Drivers/CMSIS/Include/core_cm4.h **** 
2042:Drivers/CMSIS/Include/core_cm4.h **** 
2043:Drivers/CMSIS/Include/core_cm4.h **** 
2044:Drivers/CMSIS/Include/core_cm4.h **** /* ##################################### Debug In/Output function #################################
2045:Drivers/CMSIS/Include/core_cm4.h **** /**
2046:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2047:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
2048:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that access the ITM debug interface.
2049:Drivers/CMSIS/Include/core_cm4.h ****   @{
2050:Drivers/CMSIS/Include/core_cm4.h ****  */
2051:Drivers/CMSIS/Include/core_cm4.h **** 
2052:Drivers/CMSIS/Include/core_cm4.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
2053:Drivers/CMSIS/Include/core_cm4.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
2054:Drivers/CMSIS/Include/core_cm4.h **** 
2055:Drivers/CMSIS/Include/core_cm4.h **** 
2056:Drivers/CMSIS/Include/core_cm4.h **** /**
2057:Drivers/CMSIS/Include/core_cm4.h ****   \brief   ITM Send Character
2058:Drivers/CMSIS/Include/core_cm4.h ****   \details Transmits a character via the ITM channel 0, and
2059:Drivers/CMSIS/Include/core_cm4.h ****            \li Just returns when no debugger is connected that has booked the output.
2060:Drivers/CMSIS/Include/core_cm4.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
2061:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     ch  Character to transmit.
2062:Drivers/CMSIS/Include/core_cm4.h ****   \returns            Character to transmit.
2063:Drivers/CMSIS/Include/core_cm4.h ****  */
2064:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
2065:Drivers/CMSIS/Include/core_cm4.h **** {
2066:Drivers/CMSIS/Include/core_cm4.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
2067:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
2068:Drivers/CMSIS/Include/core_cm4.h ****   {
2069:Drivers/CMSIS/Include/core_cm4.h ****     while (ITM->PORT[0U].u32 == 0UL)
2070:Drivers/CMSIS/Include/core_cm4.h ****     {
2071:Drivers/CMSIS/Include/core_cm4.h ****       __NOP();
 1403              		.loc 2 2071 7 is_stmt 1 view .LVU319
 1404              		.syntax unified
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 71


 1405              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 1406 0008 00BF     		nop
 1407              	@ 0 "" 2
 1408              		.thumb
 1409              		.syntax unified
 1410              	.L85:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1411              		.loc 2 2069 11 view .LVU320
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1412              		.loc 2 2069 25 is_stmt 0 view .LVU321
 1413 000a 4FF06043 		mov	r3, #-536870912
 1414 000e 1B68     		ldr	r3, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1415              		.loc 2 2069 11 view .LVU322
 1416 0010 002B     		cmp	r3, #0
 1417 0012 F9D0     		beq	.L86
2072:Drivers/CMSIS/Include/core_cm4.h ****     }
2073:Drivers/CMSIS/Include/core_cm4.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
 1418              		.loc 2 2073 5 is_stmt 1 view .LVU323
 1419              		.loc 2 2073 22 is_stmt 0 view .LVU324
 1420 0014 4FF06043 		mov	r3, #-536870912
 1421 0018 1A70     		strb	r2, [r3]
 1422              	.L84:
2074:Drivers/CMSIS/Include/core_cm4.h ****   }
2075:Drivers/CMSIS/Include/core_cm4.h ****   return (ch);
 1423              		.loc 2 2075 3 is_stmt 1 view .LVU325
 1424              	.LVL148:
 1425              		.loc 2 2075 3 is_stmt 0 view .LVU326
 1426              	.LBE11:
 1427              	.LBE10:
 1428              		.loc 1 466 31 is_stmt 1 view .LVU327
 1429              		.loc 1 466 38 is_stmt 0 view .LVU328
 1430 001a 0CF1010C 		add	ip, ip, #1
 1431              	.LVL149:
 1432              	.L83:
 1433              		.loc 1 466 18 is_stmt 1 discriminator 1 view .LVU329
 1434              		.loc 1 466 3 is_stmt 0 discriminator 1 view .LVU330
 1435 001e 8445     		cmp	ip, r0
 1436 0020 10DA     		bge	.L88
 467:Core/Src/main.c ****   {
 468:Core/Src/main.c ****     ITM_SendChar(*ptr++);
 1437              		.loc 1 468 5 is_stmt 1 discriminator 3 view .LVU331
 1438              	.LVL150:
 1439              		.loc 1 468 18 is_stmt 0 discriminator 3 view .LVU332
 1440 0022 11F8012B 		ldrb	r2, [r1], #1	@ zero_extendqisi2
 1441              	.LVL151:
 1442              	.LBB13:
 1443              	.LBI10:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 1444              		.loc 2 2064 26 is_stmt 1 discriminator 3 view .LVU333
 1445              	.LBB12:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1446              		.loc 2 2066 3 discriminator 3 view .LVU334
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1447              		.loc 2 2066 12 is_stmt 0 discriminator 3 view .LVU335
 1448 0026 4FF06043 		mov	r3, #-536870912
 1449 002a D3F8803E 		ldr	r3, [r3, #3712]
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 72


2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1450              		.loc 2 2066 6 discriminator 3 view .LVU336
 1451 002e 13F0010F 		tst	r3, #1
 1452 0032 F2D0     		beq	.L84
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 1453              		.loc 2 2067 12 view .LVU337
 1454 0034 4FF06043 		mov	r3, #-536870912
 1455 0038 D3F8003E 		ldr	r3, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1456              		.loc 2 2066 48 view .LVU338
 1457 003c 13F0010F 		tst	r3, #1
 1458 0040 E3D1     		bne	.L85
 1459 0042 EAE7     		b	.L84
 1460              	.LVL152:
 1461              	.L88:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1462              		.loc 2 2066 48 view .LVU339
 1463              	.LBE12:
 1464              	.LBE13:
 469:Core/Src/main.c ****   }
 470:Core/Src/main.c ****   return len;
 1465              		.loc 1 470 3 is_stmt 1 view .LVU340
 471:Core/Src/main.c **** }
 1466              		.loc 1 471 1 is_stmt 0 view .LVU341
 1467 0044 7047     		bx	lr
 1468              		.cfi_endproc
 1469              	.LFE265:
 1471              		.section	.text.Error_Handler,"ax",%progbits
 1472              		.align	1
 1473              		.global	Error_Handler
 1474              		.syntax unified
 1475              		.thumb
 1476              		.thumb_func
 1478              	Error_Handler:
 1479              	.LFB266:
 472:Core/Src/main.c **** /* USER CODE END 4 */
 473:Core/Src/main.c **** 
 474:Core/Src/main.c **** /**
 475:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 476:Core/Src/main.c ****   * @retval None
 477:Core/Src/main.c ****   */
 478:Core/Src/main.c **** void Error_Handler(void)
 479:Core/Src/main.c **** {
 1480              		.loc 1 479 1 is_stmt 1 view -0
 1481              		.cfi_startproc
 1482              		@ Volatile: function does not return.
 1483              		@ args = 0, pretend = 0, frame = 0
 1484              		@ frame_needed = 0, uses_anonymous_args = 0
 1485              		@ link register save eliminated.
 480:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 481:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 482:Core/Src/main.c ****   __disable_irq();
 1486              		.loc 1 482 3 view .LVU343
 1487              	.LBB14:
 1488              	.LBI14:
 1489              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 73


   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 74


  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 75


 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1490              		.loc 3 140 27 view .LVU344
 1491              	.LBB15:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1492              		.loc 3 142 3 view .LVU345
 1493              		.syntax unified
 1494              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1495 0000 72B6     		cpsid i
 1496              	@ 0 "" 2
 1497              		.thumb
 1498              		.syntax unified
 1499              	.L90:
 1500              	.LBE15:
 1501              	.LBE14:
 483:Core/Src/main.c ****   while (1)
 1502              		.loc 1 483 3 discriminator 1 view .LVU346
 484:Core/Src/main.c ****   {
 485:Core/Src/main.c ****   }
 1503              		.loc 1 485 3 discriminator 1 view .LVU347
 483:Core/Src/main.c ****   while (1)
 1504              		.loc 1 483 9 discriminator 1 view .LVU348
 1505 0002 FEE7     		b	.L90
 1506              		.cfi_endproc
 1507              	.LFE266:
 1509              		.section	.text.SystemClock_Config,"ax",%progbits
 1510              		.align	1
 1511              		.global	SystemClock_Config
 1512              		.syntax unified
 1513              		.thumb
 1514              		.thumb_func
 1516              	SystemClock_Config:
 1517              	.LFB264:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 76


 421:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1518              		.loc 1 421 1 view -0
 1519              		.cfi_startproc
 1520              		@ args = 0, pretend = 0, frame = 80
 1521              		@ frame_needed = 0, uses_anonymous_args = 0
 1522 0000 00B5     		push	{lr}
 1523              	.LCFI16:
 1524              		.cfi_def_cfa_offset 4
 1525              		.cfi_offset 14, -4
 1526 0002 95B0     		sub	sp, sp, #84
 1527              	.LCFI17:
 1528              		.cfi_def_cfa_offset 88
 422:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1529              		.loc 1 422 3 view .LVU350
 422:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1530              		.loc 1 422 22 is_stmt 0 view .LVU351
 1531 0004 3422     		movs	r2, #52
 1532 0006 0021     		movs	r1, #0
 1533 0008 07A8     		add	r0, sp, #28
 1534 000a FFF7FEFF 		bl	memset
 1535              	.LVL153:
 423:Core/Src/main.c **** 
 1536              		.loc 1 423 3 is_stmt 1 view .LVU352
 423:Core/Src/main.c **** 
 1537              		.loc 1 423 22 is_stmt 0 view .LVU353
 1538 000e 0023     		movs	r3, #0
 1539 0010 0293     		str	r3, [sp, #8]
 1540 0012 0393     		str	r3, [sp, #12]
 1541 0014 0493     		str	r3, [sp, #16]
 1542 0016 0593     		str	r3, [sp, #20]
 1543 0018 0693     		str	r3, [sp, #24]
 427:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1544              		.loc 1 427 3 is_stmt 1 view .LVU354
 1545              	.LBB16:
 427:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1546              		.loc 1 427 3 view .LVU355
 1547 001a 0093     		str	r3, [sp]
 427:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1548              		.loc 1 427 3 view .LVU356
 1549 001c 1F4A     		ldr	r2, .L97
 1550 001e 116C     		ldr	r1, [r2, #64]
 1551 0020 41F08051 		orr	r1, r1, #268435456
 1552 0024 1164     		str	r1, [r2, #64]
 427:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1553              		.loc 1 427 3 view .LVU357
 1554 0026 126C     		ldr	r2, [r2, #64]
 1555 0028 02F08052 		and	r2, r2, #268435456
 1556 002c 0092     		str	r2, [sp]
 427:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1557              		.loc 1 427 3 view .LVU358
 1558 002e 009A     		ldr	r2, [sp]
 1559              	.LBE16:
 427:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1560              		.loc 1 427 3 view .LVU359
 428:Core/Src/main.c **** 
 1561              		.loc 1 428 3 view .LVU360
 1562              	.LBB17:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 77


 428:Core/Src/main.c **** 
 1563              		.loc 1 428 3 view .LVU361
 1564 0030 0193     		str	r3, [sp, #4]
 428:Core/Src/main.c **** 
 1565              		.loc 1 428 3 view .LVU362
 1566 0032 1B4B     		ldr	r3, .L97+4
 1567 0034 1A68     		ldr	r2, [r3]
 1568 0036 42F44042 		orr	r2, r2, #49152
 1569 003a 1A60     		str	r2, [r3]
 428:Core/Src/main.c **** 
 1570              		.loc 1 428 3 view .LVU363
 1571 003c 1B68     		ldr	r3, [r3]
 1572 003e 03F44043 		and	r3, r3, #49152
 1573 0042 0193     		str	r3, [sp, #4]
 428:Core/Src/main.c **** 
 1574              		.loc 1 428 3 view .LVU364
 1575 0044 019B     		ldr	r3, [sp, #4]
 1576              	.LBE17:
 428:Core/Src/main.c **** 
 1577              		.loc 1 428 3 view .LVU365
 433:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 1578              		.loc 1 433 3 view .LVU366
 433:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 1579              		.loc 1 433 36 is_stmt 0 view .LVU367
 1580 0046 0123     		movs	r3, #1
 1581 0048 0793     		str	r3, [sp, #28]
 434:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1582              		.loc 1 434 3 is_stmt 1 view .LVU368
 434:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1583              		.loc 1 434 30 is_stmt 0 view .LVU369
 1584 004a 4FF4A023 		mov	r3, #327680
 1585 004e 0893     		str	r3, [sp, #32]
 435:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1586              		.loc 1 435 3 is_stmt 1 view .LVU370
 435:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1587              		.loc 1 435 34 is_stmt 0 view .LVU371
 1588 0050 0223     		movs	r3, #2
 1589 0052 0D93     		str	r3, [sp, #52]
 436:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 10;
 1590              		.loc 1 436 3 is_stmt 1 view .LVU372
 436:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 10;
 1591              		.loc 1 436 35 is_stmt 0 view .LVU373
 1592 0054 4FF48002 		mov	r2, #4194304
 1593 0058 0E92     		str	r2, [sp, #56]
 437:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 1594              		.loc 1 437 3 is_stmt 1 view .LVU374
 437:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 1595              		.loc 1 437 30 is_stmt 0 view .LVU375
 1596 005a 0A22     		movs	r2, #10
 1597 005c 0F92     		str	r2, [sp, #60]
 438:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1598              		.loc 1 438 3 is_stmt 1 view .LVU376
 438:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1599              		.loc 1 438 30 is_stmt 0 view .LVU377
 1600 005e 6422     		movs	r2, #100
 1601 0060 1092     		str	r2, [sp, #64]
 439:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 78


 1602              		.loc 1 439 3 is_stmt 1 view .LVU378
 439:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 1603              		.loc 1 439 30 is_stmt 0 view .LVU379
 1604 0062 1193     		str	r3, [sp, #68]
 440:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1605              		.loc 1 440 3 is_stmt 1 view .LVU380
 440:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1606              		.loc 1 440 30 is_stmt 0 view .LVU381
 1607 0064 1293     		str	r3, [sp, #72]
 441:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1608              		.loc 1 441 3 is_stmt 1 view .LVU382
 441:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1609              		.loc 1 441 30 is_stmt 0 view .LVU383
 1610 0066 1393     		str	r3, [sp, #76]
 442:Core/Src/main.c ****   {
 1611              		.loc 1 442 3 is_stmt 1 view .LVU384
 442:Core/Src/main.c ****   {
 1612              		.loc 1 442 7 is_stmt 0 view .LVU385
 1613 0068 07A8     		add	r0, sp, #28
 1614 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1615              	.LVL154:
 442:Core/Src/main.c ****   {
 1616              		.loc 1 442 6 view .LVU386
 1617 006e 88B9     		cbnz	r0, .L95
 449:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1618              		.loc 1 449 3 is_stmt 1 view .LVU387
 449:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1619              		.loc 1 449 31 is_stmt 0 view .LVU388
 1620 0070 0F23     		movs	r3, #15
 1621 0072 0293     		str	r3, [sp, #8]
 451:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1622              		.loc 1 451 3 is_stmt 1 view .LVU389
 451:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1623              		.loc 1 451 34 is_stmt 0 view .LVU390
 1624 0074 0223     		movs	r3, #2
 1625 0076 0393     		str	r3, [sp, #12]
 452:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1626              		.loc 1 452 3 is_stmt 1 view .LVU391
 452:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1627              		.loc 1 452 35 is_stmt 0 view .LVU392
 1628 0078 0023     		movs	r3, #0
 1629 007a 0493     		str	r3, [sp, #16]
 453:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1630              		.loc 1 453 3 is_stmt 1 view .LVU393
 453:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1631              		.loc 1 453 36 is_stmt 0 view .LVU394
 1632 007c 4FF48052 		mov	r2, #4096
 1633 0080 0592     		str	r2, [sp, #20]
 454:Core/Src/main.c **** 
 1634              		.loc 1 454 3 is_stmt 1 view .LVU395
 454:Core/Src/main.c **** 
 1635              		.loc 1 454 36 is_stmt 0 view .LVU396
 1636 0082 0693     		str	r3, [sp, #24]
 456:Core/Src/main.c ****   {
 1637              		.loc 1 456 3 is_stmt 1 view .LVU397
 456:Core/Src/main.c ****   {
 1638              		.loc 1 456 7 is_stmt 0 view .LVU398
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 79


 1639 0084 0321     		movs	r1, #3
 1640 0086 02A8     		add	r0, sp, #8
 1641 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1642              	.LVL155:
 456:Core/Src/main.c ****   {
 1643              		.loc 1 456 6 view .LVU399
 1644 008c 20B9     		cbnz	r0, .L96
 460:Core/Src/main.c **** 
 1645              		.loc 1 460 1 view .LVU400
 1646 008e 15B0     		add	sp, sp, #84
 1647              	.LCFI18:
 1648              		.cfi_remember_state
 1649              		.cfi_def_cfa_offset 4
 1650              		@ sp needed
 1651 0090 5DF804FB 		ldr	pc, [sp], #4
 1652              	.L95:
 1653              	.LCFI19:
 1654              		.cfi_restore_state
 444:Core/Src/main.c ****   }
 1655              		.loc 1 444 5 is_stmt 1 view .LVU401
 1656 0094 FFF7FEFF 		bl	Error_Handler
 1657              	.LVL156:
 1658              	.L96:
 458:Core/Src/main.c ****   }
 1659              		.loc 1 458 5 view .LVU402
 1660 0098 FFF7FEFF 		bl	Error_Handler
 1661              	.LVL157:
 1662              	.L98:
 1663              		.align	2
 1664              	.L97:
 1665 009c 00380240 		.word	1073887232
 1666 00a0 00700040 		.word	1073770496
 1667              		.cfi_endproc
 1668              	.LFE264:
 1670              		.global	__aeabi_dcmpgt
 1671              		.global	__aeabi_dcmplt
 1672              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1673              		.align	2
 1674              	.LC1:
 1675 0000 25666D2F 		.ascii	"%fm/s\011%fdeg/s\011%fdeg\015\012\000"
 1675      73092566 
 1675      6465672F 
 1675      73092566 
 1675      6465670D 
 1676 0016 0000     		.align	2
 1677              	.LC2:
 1678 0018 25640925 		.ascii	"%d\011%d\011%d\015\012\000"
 1678      64092564 
 1678      0D0A00
 1679 0023 00       		.align	2
 1680              	.LC3:
 1681 0024 252E3366 		.ascii	"%.3fv\015\012\000"
 1681      760D0A00 
 1682              		.align	2
 1683              	.LC4:
 1684 002c 25640D0A 		.ascii	"%d\015\012\000"
 1684      00
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 80


 1685              		.global	__aeabi_d2iz
 1686              		.section	.text.main,"ax",%progbits
 1687              		.align	1
 1688              		.global	main
 1689              		.syntax unified
 1690              		.thumb
 1691              		.thumb_func
 1693              	main:
 1694              	.LFB263:
 301:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1695              		.loc 1 301 1 view -0
 1696              		.cfi_startproc
 1697              		@ args = 0, pretend = 0, frame = 0
 1698              		@ frame_needed = 0, uses_anonymous_args = 0
 1699 0000 70B5     		push	{r4, r5, r6, lr}
 1700              	.LCFI20:
 1701              		.cfi_def_cfa_offset 16
 1702              		.cfi_offset 4, -16
 1703              		.cfi_offset 5, -12
 1704              		.cfi_offset 6, -8
 1705              		.cfi_offset 14, -4
 1706 0002 2DED028B 		vpush.64	{d8}
 1707              	.LCFI21:
 1708              		.cfi_def_cfa_offset 24
 1709              		.cfi_offset 80, -24
 1710              		.cfi_offset 81, -20
 1711 0006 84B0     		sub	sp, sp, #16
 1712              	.LCFI22:
 1713              		.cfi_def_cfa_offset 40
 309:Core/Src/main.c **** 
 1714              		.loc 1 309 3 view .LVU404
 1715 0008 FFF7FEFF 		bl	HAL_Init
 1716              	.LVL158:
 316:Core/Src/main.c **** 
 1717              		.loc 1 316 3 view .LVU405
 1718 000c FFF7FEFF 		bl	SystemClock_Config
 1719              	.LVL159:
 323:Core/Src/main.c ****   MX_DMA_Init();
 1720              		.loc 1 323 3 view .LVU406
 1721 0010 FFF7FEFF 		bl	MX_GPIO_Init
 1722              	.LVL160:
 324:Core/Src/main.c ****   MX_SPI2_Init();
 1723              		.loc 1 324 3 view .LVU407
 1724 0014 FFF7FEFF 		bl	MX_DMA_Init
 1725              	.LVL161:
 325:Core/Src/main.c ****   MX_ADC1_Init();
 1726              		.loc 1 325 3 view .LVU408
 1727 0018 FFF7FEFF 		bl	MX_SPI2_Init
 1728              	.LVL162:
 326:Core/Src/main.c ****   MX_SPI1_Init();
 1729              		.loc 1 326 3 view .LVU409
 1730 001c FFF7FEFF 		bl	MX_ADC1_Init
 1731              	.LVL163:
 327:Core/Src/main.c ****   MX_USART6_UART_Init();
 1732              		.loc 1 327 3 view .LVU410
 1733 0020 FFF7FEFF 		bl	MX_SPI1_Init
 1734              	.LVL164:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 81


 328:Core/Src/main.c ****   MX_TIM1_Init();
 1735              		.loc 1 328 3 view .LVU411
 1736 0024 FFF7FEFF 		bl	MX_USART6_UART_Init
 1737              	.LVL165:
 329:Core/Src/main.c ****   MX_TIM2_Init();
 1738              		.loc 1 329 3 view .LVU412
 1739 0028 FFF7FEFF 		bl	MX_TIM1_Init
 1740              	.LVL166:
 330:Core/Src/main.c ****   MX_TIM6_Init();
 1741              		.loc 1 330 3 view .LVU413
 1742 002c FFF7FEFF 		bl	MX_TIM2_Init
 1743              	.LVL167:
 331:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1744              		.loc 1 331 3 view .LVU414
 1745 0030 FFF7FEFF 		bl	MX_TIM6_Init
 1746              	.LVL168:
 333:Core/Src/main.c ****   /* USER CODE END 2 */
 1747              		.loc 1 333 3 view .LVU415
 1748 0034 FFF7FEFF 		bl	init
 1749              	.LVL169:
 338:Core/Src/main.c ****   while (1)
 1750              		.loc 1 338 3 view .LVU416
 338:Core/Src/main.c ****   while (1)
 1751              		.loc 1 338 11 is_stmt 0 view .LVU417
 1752 0038 0726     		movs	r6, #7
 1753 003a 07E0     		b	.L121
 1754              	.LVL170:
 1755              	.L128:
 345:Core/Src/main.c ****       Blink(5);
 1756              		.loc 1 345 7 is_stmt 1 view .LVU418
 345:Core/Src/main.c ****       Blink(5);
 1757              		.loc 1 345 11 is_stmt 0 view .LVU419
 1758 003c 0136     		adds	r6, r6, #1
 1759              	.LVL171:
 345:Core/Src/main.c ****       Blink(5);
 1760              		.loc 1 345 11 view .LVU420
 1761 003e F6B2     		uxtb	r6, r6
 1762              	.LVL172:
 346:Core/Src/main.c ****     }else if(spd < -0.1){
 1763              		.loc 1 346 7 is_stmt 1 view .LVU421
 1764 0040 0520     		movs	r0, #5
 1765 0042 FFF7FEFF 		bl	Blink
 1766              	.LVL173:
 1767              	.L102:
 411:Core/Src/main.c ****   }
 1768              		.loc 1 411 5 view .LVU422
 1769 0046 3046     		mov	r0, r6
 1770 0048 FFF7FEFF 		bl	SetLED
 1771              	.LVL174:
 339:Core/Src/main.c ****   {
 1772              		.loc 1 339 9 view .LVU423
 1773              	.L121:
 339:Core/Src/main.c ****   {
 1774              		.loc 1 339 3 view .LVU424
 344:Core/Src/main.c ****       mode++;
 1775              		.loc 1 344 5 view .LVU425
 344:Core/Src/main.c ****       mode++;
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 82


 1776              		.loc 1 344 12 is_stmt 0 view .LVU426
 1777 004c 784B     		ldr	r3, .L130+32
 1778 004e 1868     		ldr	r0, [r3]	@ float
 1779 0050 FFF7FEFF 		bl	__aeabi_f2d
 1780              	.LVL175:
 1781 0054 0446     		mov	r4, r0
 1782 0056 0D46     		mov	r5, r1
 344:Core/Src/main.c ****       mode++;
 1783              		.loc 1 344 7 view .LVU427
 1784 0058 6DA3     		adr	r3, .L130
 1785 005a D3E90023 		ldrd	r2, [r3]
 1786 005e FFF7FEFF 		bl	__aeabi_dcmpgt
 1787              	.LVL176:
 1788 0062 0028     		cmp	r0, #0
 1789 0064 EAD1     		bne	.L128
 347:Core/Src/main.c ****       mode--;
 1790              		.loc 1 347 11 is_stmt 1 view .LVU428
 347:Core/Src/main.c ****       mode--;
 1791              		.loc 1 347 13 is_stmt 0 view .LVU429
 1792 0066 6CA3     		adr	r3, .L130+8
 1793 0068 D3E90023 		ldrd	r2, [r3]
 1794 006c 2046     		mov	r0, r4
 1795 006e 2946     		mov	r1, r5
 1796 0070 FFF7FEFF 		bl	__aeabi_dcmplt
 1797              	.LVL177:
 1798 0074 88B9     		cbnz	r0, .L129
 350:Core/Src/main.c ****       switch (mode){
 1799              		.loc 1 350 11 is_stmt 1 view .LVU430
 350:Core/Src/main.c ****       switch (mode){
 1800              		.loc 1 350 21 is_stmt 0 view .LVU431
 1801 0076 6F4A     		ldr	r2, .L130+36
 1802 0078 1388     		ldrh	r3, [r2]
 350:Core/Src/main.c ****       switch (mode){
 1803              		.loc 1 350 34 view .LVU432
 1804 007a D288     		ldrh	r2, [r2, #6]
 350:Core/Src/main.c ****       switch (mode){
 1805              		.loc 1 350 25 view .LVU433
 1806 007c 1344     		add	r3, r3, r2
 350:Core/Src/main.c ****       switch (mode){
 1807              		.loc 1 350 13 view .LVU434
 1808 007e 41F26F72 		movw	r2, #5999
 1809 0082 9342     		cmp	r3, r2
 1810 0084 DFDD     		ble	.L102
 351:Core/Src/main.c ****         case 1:
 1811              		.loc 1 351 7 is_stmt 1 view .LVU435
 1812 0086 731E     		subs	r3, r6, #1
 1813 0088 062B     		cmp	r3, #6
 1814 008a 00F2BC80 		bhi	.L105
 1815 008e DFE803F0 		tbb	[pc, r3]
 1816              	.L107:
 1817 0092 0A       		.byte	(.L113-.L107)/2
 1818 0093 25       		.byte	(.L112-.L107)/2
 1819 0094 41       		.byte	(.L111-.L107)/2
 1820 0095 4A       		.byte	(.L110-.L107)/2
 1821 0096 5C       		.byte	(.L109-.L107)/2
 1822 0097 81       		.byte	(.L108-.L107)/2
 1823 0098 B0       		.byte	(.L106-.L107)/2
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 83


 1824 0099 00       		.p2align 1
 1825              	.L129:
 348:Core/Src/main.c ****       Blink(5);
 1826              		.loc 1 348 7 view .LVU436
 348:Core/Src/main.c ****       Blink(5);
 1827              		.loc 1 348 11 is_stmt 0 view .LVU437
 1828 009a 013E     		subs	r6, r6, #1
 1829              	.LVL178:
 348:Core/Src/main.c ****       Blink(5);
 1830              		.loc 1 348 11 view .LVU438
 1831 009c F6B2     		uxtb	r6, r6
 1832              	.LVL179:
 349:Core/Src/main.c ****     }else if(sensval[0] + sensval[3] >= CONFIRM*2){
 1833              		.loc 1 349 7 is_stmt 1 view .LVU439
 1834 009e 0520     		movs	r0, #5
 1835 00a0 FFF7FEFF 		bl	Blink
 1836              	.LVL180:
 1837 00a4 CFE7     		b	.L102
 1838              	.L113:
 1839              	.LBB18:
 353:Core/Src/main.c ****             printf("%fm/s\t%fdeg/s\t%fdeg\r\n",spd,angvel,deg);
 1840              		.loc 1 353 11 discriminator 1 view .LVU440
 354:Core/Src/main.c ****             HAL_Delay(100);
 1841              		.loc 1 354 13 discriminator 1 view .LVU441
 1842 00a6 624B     		ldr	r3, .L130+32
 1843 00a8 1868     		ldr	r0, [r3]	@ float
 1844 00aa FFF7FEFF 		bl	__aeabi_f2d
 1845              	.LVL181:
 1846 00ae 0446     		mov	r4, r0
 1847 00b0 0D46     		mov	r5, r1
 1848 00b2 614B     		ldr	r3, .L130+40
 1849 00b4 1868     		ldr	r0, [r3]	@ float
 1850 00b6 FFF7FEFF 		bl	__aeabi_f2d
 1851              	.LVL182:
 1852 00ba CDE90201 		strd	r0, [sp, #8]
 1853 00be 5F4B     		ldr	r3, .L130+44
 1854 00c0 1868     		ldr	r0, [r3]	@ float
 1855 00c2 FFF7FEFF 		bl	__aeabi_f2d
 1856              	.LVL183:
 1857 00c6 CDE90001 		strd	r0, [sp]
 1858 00ca 2246     		mov	r2, r4
 1859 00cc 2B46     		mov	r3, r5
 1860 00ce 5C48     		ldr	r0, .L130+48
 1861 00d0 FFF7FEFF 		bl	printf
 1862              	.LVL184:
 355:Core/Src/main.c ****           }
 1863              		.loc 1 355 13 discriminator 1 view .LVU442
 1864 00d4 6420     		movs	r0, #100
 1865 00d6 FFF7FEFF 		bl	HAL_Delay
 1866              	.LVL185:
 353:Core/Src/main.c ****             printf("%fm/s\t%fdeg/s\t%fdeg\r\n",spd,angvel,deg);
 1867              		.loc 1 353 16 discriminator 1 view .LVU443
 1868 00da E4E7     		b	.L113
 1869              	.L112:
 357:Core/Src/main.c ****         case 2:
 1870              		.loc 1 357 11 view .LVU444
 359:Core/Src/main.c ****           HAL_Delay(500);
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 84


 1871              		.loc 1 359 11 view .LVU445
 1872 00dc 0020     		movs	r0, #0
 1873 00de FFF7FEFF 		bl	SetLED
 1874              	.LVL186:
 360:Core/Src/main.c ****           motpower = 1;
 1875              		.loc 1 360 11 view .LVU446
 1876 00e2 4FF4FA70 		mov	r0, #500
 1877 00e6 FFF7FEFF 		bl	HAL_Delay
 1878              	.LVL187:
 361:Core/Src/main.c ****           tgt_spd = 0.2;
 1879              		.loc 1 361 11 view .LVU447
 361:Core/Src/main.c ****           tgt_spd = 0.2;
 1880              		.loc 1 361 20 is_stmt 0 view .LVU448
 1881 00ea 564B     		ldr	r3, .L130+52
 1882 00ec 0122     		movs	r2, #1
 1883 00ee 1A70     		strb	r2, [r3]
 362:Core/Src/main.c ****           tgt_deg = deg;
 1884              		.loc 1 362 11 is_stmt 1 view .LVU449
 362:Core/Src/main.c ****           tgt_deg = deg;
 1885              		.loc 1 362 19 is_stmt 0 view .LVU450
 1886 00f0 554C     		ldr	r4, .L130+56
 1887 00f2 564B     		ldr	r3, .L130+60
 1888 00f4 2360     		str	r3, [r4]	@ float
 363:Core/Src/main.c ****           HAL_Delay(1000);
 1889              		.loc 1 363 11 is_stmt 1 view .LVU451
 363:Core/Src/main.c ****           HAL_Delay(1000);
 1890              		.loc 1 363 19 is_stmt 0 view .LVU452
 1891 00f6 504B     		ldr	r3, .L130+40
 1892 00f8 1A68     		ldr	r2, [r3]	@ float
 1893 00fa 554B     		ldr	r3, .L130+64
 1894 00fc 1A60     		str	r2, [r3]	@ float
 364:Core/Src/main.c ****           tgt_spd = 0.0;
 1895              		.loc 1 364 11 is_stmt 1 view .LVU453
 1896 00fe 4FF47A70 		mov	r0, #1000
 1897 0102 FFF7FEFF 		bl	HAL_Delay
 1898              	.LVL188:
 365:Core/Src/main.c ****           HAL_Delay(1000);
 1899              		.loc 1 365 11 view .LVU454
 365:Core/Src/main.c ****           HAL_Delay(1000);
 1900              		.loc 1 365 19 is_stmt 0 view .LVU455
 1901 0106 0023     		movs	r3, #0
 1902 0108 2360     		str	r3, [r4]	@ float
 366:Core/Src/main.c ****           break;
 1903              		.loc 1 366 11 is_stmt 1 view .LVU456
 1904 010a 4FF47A70 		mov	r0, #1000
 1905 010e FFF7FEFF 		bl	HAL_Delay
 1906              	.LVL189:
 367:Core/Src/main.c ****         case 3:
 1907              		.loc 1 367 11 view .LVU457
 1908 0112 98E7     		b	.L102
 1909              	.L111:
 369:Core/Src/main.c ****           tgt_deg = 0.0;
 1910              		.loc 1 369 11 view .LVU458
 369:Core/Src/main.c ****           tgt_deg = 0.0;
 1911              		.loc 1 369 20 is_stmt 0 view .LVU459
 1912 0114 4B4B     		ldr	r3, .L130+52
 1913 0116 0122     		movs	r2, #1
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 85


 1914 0118 1A70     		strb	r2, [r3]
 370:Core/Src/main.c ****           tgt_spd = 0;
 1915              		.loc 1 370 11 is_stmt 1 view .LVU460
 370:Core/Src/main.c ****           tgt_spd = 0;
 1916              		.loc 1 370 19 is_stmt 0 view .LVU461
 1917 011a 0023     		movs	r3, #0
 1918 011c 4C4A     		ldr	r2, .L130+64
 1919 011e 1360     		str	r3, [r2]	@ float
 371:Core/Src/main.c ****           while (1);
 1920              		.loc 1 371 11 is_stmt 1 view .LVU462
 371:Core/Src/main.c ****           while (1);
 1921              		.loc 1 371 19 is_stmt 0 view .LVU463
 1922 0120 494A     		ldr	r2, .L130+56
 1923 0122 1360     		str	r3, [r2]	@ float
 1924              	.L114:
 372:Core/Src/main.c ****           break;
 1925              		.loc 1 372 11 is_stmt 1 discriminator 1 view .LVU464
 372:Core/Src/main.c ****           break;
 1926              		.loc 1 372 20 discriminator 1 view .LVU465
 372:Core/Src/main.c ****           break;
 1927              		.loc 1 372 17 discriminator 1 view .LVU466
 1928 0124 FEE7     		b	.L114
 1929              	.L110:
 373:Core/Src/main.c ****         case 4:
 1930              		.loc 1 373 11 view .LVU467
 375:Core/Src/main.c ****           printf("%d\t%d\t%d\r\n",xa,ya,za);
 1931              		.loc 1 375 11 view .LVU468
 1932 0126 FFF7FEFF 		bl	read_accel_data
 1933              	.LVL190:
 376:Core/Src/main.c ****           HAL_Delay(10);
 1934              		.loc 1 376 11 view .LVU469
 1935 012a 4A4B     		ldr	r3, .L130+68
 1936 012c 1988     		ldrh	r1, [r3]
 1937 012e 4A4B     		ldr	r3, .L130+72
 1938 0130 1A88     		ldrh	r2, [r3]
 1939 0132 4A4B     		ldr	r3, .L130+76
 1940 0134 1B88     		ldrh	r3, [r3]
 1941 0136 1BB2     		sxth	r3, r3
 1942 0138 12B2     		sxth	r2, r2
 1943 013a 09B2     		sxth	r1, r1
 1944 013c 4848     		ldr	r0, .L130+80
 1945 013e FFF7FEFF 		bl	printf
 1946              	.LVL191:
 377:Core/Src/main.c ****           break;
 1947              		.loc 1 377 11 view .LVU470
 1948 0142 0A20     		movs	r0, #10
 1949 0144 FFF7FEFF 		bl	HAL_Delay
 1950              	.LVL192:
 378:Core/Src/main.c ****         case 5:
 1951              		.loc 1 378 11 view .LVU471
 1952 0148 7DE7     		b	.L102
 1953              	.L109:
 380:Core/Src/main.c ****           float avr_vbat = 0.0;
 1954              		.loc 1 380 11 view .LVU472
 1955 014a 0020     		movs	r0, #0
 1956 014c FFF7FEFF 		bl	SetLED
 1957              	.LVL193:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 86


 381:Core/Src/main.c ****           for(int i = 0;i<100;i++){
 1958              		.loc 1 381 11 view .LVU473
 382:Core/Src/main.c ****             avr_vbat += vbat;
 1959              		.loc 1 382 11 view .LVU474
 1960              	.LBB19:
 382:Core/Src/main.c ****             avr_vbat += vbat;
 1961              		.loc 1 382 15 view .LVU475
 382:Core/Src/main.c ****             avr_vbat += vbat;
 1962              		.loc 1 382 19 is_stmt 0 view .LVU476
 1963 0150 0024     		movs	r4, #0
 1964              	.LBE19:
 381:Core/Src/main.c ****           for(int i = 0;i<100;i++){
 1965              		.loc 1 381 17 view .LVU477
 1966 0152 9FED448A 		vldr.32	s16, .L130+84
 1967              	.LBB20:
 382:Core/Src/main.c ****             avr_vbat += vbat;
 1968              		.loc 1 382 11 view .LVU478
 1969 0156 08E0     		b	.L115
 1970              	.LVL194:
 1971              	.L116:
 383:Core/Src/main.c ****             HAL_Delay(1);
 1972              		.loc 1 383 13 is_stmt 1 discriminator 3 view .LVU479
 383:Core/Src/main.c ****             HAL_Delay(1);
 1973              		.loc 1 383 22 is_stmt 0 discriminator 3 view .LVU480
 1974 0158 434B     		ldr	r3, .L130+88
 1975 015a D3ED007A 		vldr.32	s15, [r3]
 1976 015e 38EE278A 		vadd.f32	s16, s16, s15
 1977              	.LVL195:
 384:Core/Src/main.c ****           }
 1978              		.loc 1 384 13 is_stmt 1 discriminator 3 view .LVU481
 1979 0162 0120     		movs	r0, #1
 1980 0164 FFF7FEFF 		bl	HAL_Delay
 1981              	.LVL196:
 382:Core/Src/main.c ****             avr_vbat += vbat;
 1982              		.loc 1 382 31 discriminator 3 view .LVU482
 382:Core/Src/main.c ****             avr_vbat += vbat;
 1983              		.loc 1 382 32 is_stmt 0 discriminator 3 view .LVU483
 1984 0168 0134     		adds	r4, r4, #1
 1985              	.LVL197:
 1986              	.L115:
 382:Core/Src/main.c ****             avr_vbat += vbat;
 1987              		.loc 1 382 25 is_stmt 1 discriminator 1 view .LVU484
 382:Core/Src/main.c ****             avr_vbat += vbat;
 1988              		.loc 1 382 11 is_stmt 0 discriminator 1 view .LVU485
 1989 016a 632C     		cmp	r4, #99
 1990 016c F4DD     		ble	.L116
 1991              	.LBE20:
 386:Core/Src/main.c ****           printf("%.3fv\r\n",avr_vbat);
 1992              		.loc 1 386 11 is_stmt 1 view .LVU486
 1993              	.LVL198:
 387:Core/Src/main.c ****           printf("%d\r\n",adcval[4]);
 1994              		.loc 1 387 11 view .LVU487
 1995 016e DFED3F7A 		vldr.32	s15, .L130+92
 1996 0172 C8EE277A 		vdiv.f32	s15, s16, s15
 1997              	.LVL199:
 387:Core/Src/main.c ****           printf("%d\r\n",adcval[4]);
 1998              		.loc 1 387 11 is_stmt 0 view .LVU488
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 87


 1999 0176 17EE900A 		vmov	r0, s15
 2000 017a FFF7FEFF 		bl	__aeabi_f2d
 2001              	.LVL200:
 387:Core/Src/main.c ****           printf("%d\r\n",adcval[4]);
 2002              		.loc 1 387 11 view .LVU489
 2003 017e 0246     		mov	r2, r0
 2004 0180 0B46     		mov	r3, r1
 2005 0182 3B48     		ldr	r0, .L130+96
 2006 0184 FFF7FEFF 		bl	printf
 2007              	.LVL201:
 388:Core/Src/main.c ****           break;
 2008              		.loc 1 388 11 is_stmt 1 view .LVU490
 2009 0188 3A4B     		ldr	r3, .L130+100
 2010 018a 1989     		ldrh	r1, [r3, #8]
 2011 018c 3A48     		ldr	r0, .L130+104
 2012 018e FFF7FEFF 		bl	printf
 2013              	.LVL202:
 389:Core/Src/main.c ****         case 6:
 2014              		.loc 1 389 11 view .LVU491
 2015 0192 58E7     		b	.L102
 2016              	.LVL203:
 2017              	.L108:
 391:Core/Src/main.c ****           double cnt = 0;
 2018              		.loc 1 391 11 view .LVU492
 391:Core/Src/main.c ****           double cnt = 0;
 2019              		.loc 1 391 19 is_stmt 0 view .LVU493
 2020 0194 2B4B     		ldr	r3, .L130+52
 2021 0196 0122     		movs	r2, #1
 2022 0198 1A70     		strb	r2, [r3]
 392:Core/Src/main.c ****           while(1){
 2023              		.loc 1 392 11 is_stmt 1 view .LVU494
 2024              	.LVL204:
 392:Core/Src/main.c ****           while(1){
 2025              		.loc 1 392 18 is_stmt 0 view .LVU495
 2026 019a 0024     		movs	r4, #0
 2027 019c 0025     		movs	r5, #0
 2028 019e 01E0     		b	.L117
 2029              	.LVL205:
 2030              	.L122:
 397:Core/Src/main.c ****           }
 2031              		.loc 1 397 30 view .LVU496
 2032 01a0 0024     		movs	r4, #0
 2033              	.LVL206:
 397:Core/Src/main.c ****           }
 2034              		.loc 1 397 30 view .LVU497
 2035 01a2 0025     		movs	r5, #0
 2036              	.L117:
 2037              	.LVL207:
 393:Core/Src/main.c ****             SetDutyRatio(1200*sin(cnt),1200*sin(cnt),0);
 2038              		.loc 1 393 11 is_stmt 1 view .LVU498
 394:Core/Src/main.c ****             cnt+=PI/2000;
 2039              		.loc 1 394 13 view .LVU499
 394:Core/Src/main.c ****             cnt+=PI/2000;
 2040              		.loc 1 394 31 is_stmt 0 view .LVU500
 2041 01a4 45EC104B 		vmov	d0, r4, r5
 2042 01a8 FFF7FEFF 		bl	sin
 2043              	.LVL208:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 88


 2044 01ac 51EC100B 		vmov	r0, r1, d0
 394:Core/Src/main.c ****             cnt+=PI/2000;
 2045              		.loc 1 394 30 view .LVU501
 2046 01b0 0022     		movs	r2, #0
 2047 01b2 324B     		ldr	r3, .L130+108
 2048 01b4 FFF7FEFF 		bl	__aeabi_dmul
 2049              	.LVL209:
 394:Core/Src/main.c ****             cnt+=PI/2000;
 2050              		.loc 1 394 13 view .LVU502
 2051 01b8 FFF7FEFF 		bl	__aeabi_d2iz
 2052              	.LVL210:
 2053 01bc 00B2     		sxth	r0, r0
 2054 01be 0022     		movs	r2, #0
 2055 01c0 0146     		mov	r1, r0
 2056 01c2 FFF7FEFF 		bl	SetDutyRatio
 2057              	.LVL211:
 395:Core/Src/main.c ****             HAL_Delay(1);
 2058              		.loc 1 395 13 is_stmt 1 view .LVU503
 395:Core/Src/main.c ****             HAL_Delay(1);
 2059              		.loc 1 395 16 is_stmt 0 view .LVU504
 2060 01c6 16A3     		adr	r3, .L130+16
 2061 01c8 D3E90023 		ldrd	r2, [r3]
 2062 01cc 2046     		mov	r0, r4
 2063 01ce 2946     		mov	r1, r5
 2064 01d0 FFF7FEFF 		bl	__aeabi_dadd
 2065              	.LVL212:
 2066 01d4 0446     		mov	r4, r0
 2067              	.LVL213:
 395:Core/Src/main.c ****             HAL_Delay(1);
 2068              		.loc 1 395 16 view .LVU505
 2069 01d6 0D46     		mov	r5, r1
 2070              	.LVL214:
 396:Core/Src/main.c ****             if(cnt>2*PI) cnt = 0;
 2071              		.loc 1 396 13 is_stmt 1 view .LVU506
 2072 01d8 0120     		movs	r0, #1
 2073 01da FFF7FEFF 		bl	HAL_Delay
 2074              	.LVL215:
 397:Core/Src/main.c ****           }
 2075              		.loc 1 397 13 view .LVU507
 397:Core/Src/main.c ****           }
 2076              		.loc 1 397 15 is_stmt 0 view .LVU508
 2077 01de 12A3     		adr	r3, .L130+24
 2078 01e0 D3E90023 		ldrd	r2, [r3]
 2079 01e4 2046     		mov	r0, r4
 2080 01e6 2946     		mov	r1, r5
 2081 01e8 FFF7FEFF 		bl	__aeabi_dcmpgt
 2082              	.LVL216:
 2083 01ec 0028     		cmp	r0, #0
 2084 01ee D7D1     		bne	.L122
 2085 01f0 D8E7     		b	.L117
 2086              	.LVL217:
 2087              	.L106:
 399:Core/Src/main.c ****         case 7:
 2088              		.loc 1 399 11 is_stmt 1 view .LVU509
 401:Core/Src/main.c ****           while(1){
 2089              		.loc 1 401 11 view .LVU510
 401:Core/Src/main.c ****           while(1){
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 89


 2090              		.loc 1 401 20 is_stmt 0 view .LVU511
 2091 01f2 144B     		ldr	r3, .L130+52
 2092 01f4 0122     		movs	r2, #1
 2093 01f6 1A70     		strb	r2, [r3]
 2094              	.L120:
 402:Core/Src/main.c ****             SetDutyRatio(500,500,0);
 2095              		.loc 1 402 11 is_stmt 1 discriminator 1 view .LVU512
 403:Core/Src/main.c ****           }
 2096              		.loc 1 403 13 discriminator 1 view .LVU513
 2097 01f8 0022     		movs	r2, #0
 2098 01fa 4FF4FA71 		mov	r1, #500
 2099 01fe 0846     		mov	r0, r1
 2100 0200 FFF7FEFF 		bl	SetDutyRatio
 2101              	.LVL218:
 402:Core/Src/main.c ****             SetDutyRatio(500,500,0);
 2102              		.loc 1 402 16 discriminator 1 view .LVU514
 2103 0204 F8E7     		b	.L120
 2104              	.L105:
 405:Core/Src/main.c ****         default:
 2105              		.loc 1 405 11 view .LVU515
 407:Core/Src/main.c ****           break;
 2106              		.loc 1 407 11 view .LVU516
 2107 0206 FFF7FEFF 		bl	DoPanic
 2108              	.LVL219:
 2109              	.L131:
 2110 020a 00BFAFF3 		.align	3
 2110      0080
 2111              	.L130:
 2112 0210 9A999999 		.word	-1717986918
 2113 0214 9999B93F 		.word	1069128089
 2114 0218 9A999999 		.word	-1717986918
 2115 021c 9999B9BF 		.word	-1078355559
 2116 0220 000000C0 		.word	-1073741824
 2117 0224 65BC593F 		.word	1062845541
 2118 0228 00000060 		.word	1610612736
 2119 022c FB211940 		.word	1075388923
 2120 0230 00000000 		.word	.LANCHOR9
 2121 0234 00000000 		.word	.LANCHOR12
 2122 0238 00000000 		.word	.LANCHOR20
 2123 023c 00000000 		.word	.LANCHOR19
 2124 0240 00000000 		.word	.LC1
 2125 0244 00000000 		.word	.LANCHOR0
 2126 0248 00000000 		.word	.LANCHOR21
 2127 024c CDCC4C3E 		.word	1045220557
 2128 0250 00000000 		.word	.LANCHOR22
 2129 0254 00000000 		.word	xa
 2130 0258 00000000 		.word	ya
 2131 025c 00000000 		.word	za
 2132 0260 18000000 		.word	.LC2
 2133 0264 00000000 		.word	0
 2134 0268 00000000 		.word	.LANCHOR13
 2135 026c 0000C842 		.word	1120403456
 2136 0270 24000000 		.word	.LC3
 2137 0274 00000000 		.word	.LANCHOR11
 2138 0278 2C000000 		.word	.LC4
 2139 027c 00C09240 		.word	1083359232
 2140              	.LBE18:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 90


 2141              		.cfi_endproc
 2142              	.LFE263:
 2144              		.global	tgt_deg
 2145              		.global	tgt_spd
 2146              		.global	r_b_yaw
 2147              		.global	r_yaw_ref
 2148              		.global	r_yaw_new
 2149              		.global	r_yaw
 2150              		.global	b_angvel
 2151              		.global	angvel
 2152              		.global	deg
 2153              		.global	vbat
 2154              		.global	offval
 2155              		.global	sensval
 2156              		.global	adcval
 2157              		.global	senstype
 2158              		.global	b_spdL
 2159              		.global	b_spdR
 2160              		.global	spdL
 2161              		.global	spdR
 2162              		.global	b_encL_val
 2163              		.global	b_encR_val
 2164              		.global	spd
 2165              		.global	encL
 2166              		.global	encR
 2167              		.global	motpower
 2168              		.section	.bss.adcval,"aw",%nobits
 2169              		.align	2
 2170              		.set	.LANCHOR11,. + 0
 2173              	adcval:
 2174 0000 00000000 		.space	10
 2174      00000000 
 2174      0000
 2175              		.section	.bss.angvel,"aw",%nobits
 2176              		.align	2
 2177              		.set	.LANCHOR19,. + 0
 2180              	angvel:
 2181 0000 00000000 		.space	4
 2182              		.section	.bss.b_angvel,"aw",%nobits
 2183              		.align	2
 2184              		.set	.LANCHOR18,. + 0
 2187              	b_angvel:
 2188 0000 00000000 		.space	4
 2189              		.section	.bss.b_encL_val,"aw",%nobits
 2190              		.align	1
 2191              		.set	.LANCHOR4,. + 0
 2194              	b_encL_val:
 2195 0000 0000     		.space	2
 2196              		.section	.bss.b_encR_val,"aw",%nobits
 2197              		.align	1
 2198              		.set	.LANCHOR3,. + 0
 2201              	b_encR_val:
 2202 0000 0000     		.space	2
 2203              		.section	.bss.b_spdL,"aw",%nobits
 2204              		.align	2
 2205              		.set	.LANCHOR8,. + 0
 2208              	b_spdL:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 91


 2209 0000 00000000 		.space	4
 2210              		.section	.bss.b_spdR,"aw",%nobits
 2211              		.align	2
 2212              		.set	.LANCHOR6,. + 0
 2215              	b_spdR:
 2216 0000 00000000 		.space	4
 2217              		.section	.bss.deg,"aw",%nobits
 2218              		.align	2
 2219              		.set	.LANCHOR20,. + 0
 2222              	deg:
 2223 0000 00000000 		.space	4
 2224              		.section	.bss.encL,"aw",%nobits
 2225              		.align	2
 2226              		.set	.LANCHOR2,. + 0
 2229              	encL:
 2230 0000 00000000 		.space	16
 2230      00000000 
 2230      00000000 
 2230      00000000 
 2231              		.section	.bss.encR,"aw",%nobits
 2232              		.align	2
 2233              		.set	.LANCHOR1,. + 0
 2236              	encR:
 2237 0000 00000000 		.space	16
 2237      00000000 
 2237      00000000 
 2237      00000000 
 2238              		.section	.bss.motpower,"aw",%nobits
 2239              		.set	.LANCHOR0,. + 0
 2242              	motpower:
 2243 0000 00       		.space	1
 2244              		.section	.bss.offval,"aw",%nobits
 2245              		.align	2
 2248              	offval:
 2249 0000 00000000 		.space	8
 2249      00000000 
 2250              		.section	.bss.r_b_yaw,"aw",%nobits
 2251              		.align	2
 2252              		.set	.LANCHOR17,. + 0
 2255              	r_b_yaw:
 2256 0000 00000000 		.space	4
 2257              		.section	.bss.r_yaw,"aw",%nobits
 2258              		.align	2
 2259              		.set	.LANCHOR16,. + 0
 2262              	r_yaw:
 2263 0000 00000000 		.space	4
 2264              		.section	.bss.r_yaw_new,"aw",%nobits
 2265              		.align	2
 2266              		.set	.LANCHOR15,. + 0
 2269              	r_yaw_new:
 2270 0000 00000000 		.space	4
 2271              		.section	.bss.r_yaw_ref,"aw",%nobits
 2272              		.align	2
 2273              		.set	.LANCHOR14,. + 0
 2276              	r_yaw_ref:
 2277 0000 00000000 		.space	4
 2278              		.section	.bss.senstype,"aw",%nobits
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 92


 2279              		.set	.LANCHOR10,. + 0
 2282              	senstype:
 2283 0000 00       		.space	1
 2284              		.section	.bss.sensval,"aw",%nobits
 2285              		.align	2
 2286              		.set	.LANCHOR12,. + 0
 2289              	sensval:
 2290 0000 00000000 		.space	8
 2290      00000000 
 2291              		.section	.bss.spd,"aw",%nobits
 2292              		.align	2
 2293              		.set	.LANCHOR9,. + 0
 2296              	spd:
 2297 0000 00000000 		.space	4
 2298              		.section	.bss.spdL,"aw",%nobits
 2299              		.align	2
 2300              		.set	.LANCHOR7,. + 0
 2303              	spdL:
 2304 0000 00000000 		.space	4
 2305              		.section	.bss.spdR,"aw",%nobits
 2306              		.align	2
 2307              		.set	.LANCHOR5,. + 0
 2310              	spdR:
 2311 0000 00000000 		.space	4
 2312              		.section	.bss.tgt_deg,"aw",%nobits
 2313              		.align	2
 2314              		.set	.LANCHOR22,. + 0
 2317              	tgt_deg:
 2318 0000 00000000 		.space	4
 2319              		.section	.bss.tgt_spd,"aw",%nobits
 2320              		.align	2
 2321              		.set	.LANCHOR21,. + 0
 2324              	tgt_spd:
 2325 0000 00000000 		.space	4
 2326              		.section	.bss.vbat,"aw",%nobits
 2327              		.align	2
 2328              		.set	.LANCHOR13,. + 0
 2331              	vbat:
 2332 0000 00000000 		.space	4
 2333              		.text
 2334              	.Letext0:
 2335              		.file 4 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_type
 2336              		.file 5 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 2337              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f412cx.h"
 2338              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2339              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2340              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2341              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2342              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2343              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2344              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2345              		.file 14 "Core/Inc/adc.h"
 2346              		.file 15 "Core/Inc/tim.h"
 2347              		.file 16 "Core/Inc/ICM_20648.h"
 2348              		.file 17 "Core/Inc/as5047p.h"
 2349              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2350              		.file 19 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\stdio.h"
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 93


 2351              		.file 20 "Core/Inc/gpio.h"
 2352              		.file 21 "Core/Inc/dma.h"
 2353              		.file 22 "Core/Inc/spi.h"
 2354              		.file 23 "Core/Inc/usart.h"
 2355              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2356              		.file 25 "<built-in>"
 2357              		.file 26 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\math.h"
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 94


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:20     .text.SetLED:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:26     .text.SetLED:00000000 SetLED
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:74     .text.SetLED:00000044 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:79     .text.SetDutyRatio:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:85     .text.SetDutyRatio:00000000 SetDutyRatio
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:232    .text.SetDutyRatio:00000090 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:243    .text.GetSpeed:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:249    .text.GetSpeed:00000000 GetSpeed
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:556    .text.GetSpeed:000001d0 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:575    .text.GetWallSens:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:581    .text.GetWallSens:00000000 GetWallSens
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:663    .text.GetWallSens:0000005c $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:672    .text.GetBattVoltage:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:678    .text.GetBattVoltage:00000000 GetBattVoltage
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:730    .text.GetBattVoltage:00000048 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:742    .text.GetYawDeg:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:748    .text.GetYawDeg:00000000 GetYawDeg
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:883    .text.GetYawDeg:000000d0 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:905    .text.ControlDuty:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:911    .text.ControlDuty:00000000 ControlDuty
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:928    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:934    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:976    .text.HAL_TIM_PeriodElapsedCallback:0000001c $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:981    .text.Blink:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:987    .text.Blink:00000000 Blink
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1053   .rodata.DoPanic.str1.4:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1057   .text.DoPanic:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1063   .text.DoPanic:00000000 DoPanic
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1118   .text.DoPanic:0000003c $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1126   .text.init:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1132   .text.init:00000000 init
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1360   .text.init:00000100 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1375   .text._write:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1381   .text._write:00000000 _write
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1472   .text.Error_Handler:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1478   .text.Error_Handler:00000000 Error_Handler
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1510   .text.SystemClock_Config:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1516   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1665   .text.SystemClock_Config:0000009c $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1673   .rodata.main.str1.4:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1687   .text.main:00000000 $t
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1693   .text.main:00000000 main
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1817   .text.main:00000092 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2112   .text.main:00000210 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2317   .bss.tgt_deg:00000000 tgt_deg
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2324   .bss.tgt_spd:00000000 tgt_spd
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2255   .bss.r_b_yaw:00000000 r_b_yaw
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2276   .bss.r_yaw_ref:00000000 r_yaw_ref
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2269   .bss.r_yaw_new:00000000 r_yaw_new
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2262   .bss.r_yaw:00000000 r_yaw
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2187   .bss.b_angvel:00000000 b_angvel
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2180   .bss.angvel:00000000 angvel
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2222   .bss.deg:00000000 deg
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2331   .bss.vbat:00000000 vbat
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2248   .bss.offval:00000000 offval
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 95


C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2289   .bss.sensval:00000000 sensval
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2173   .bss.adcval:00000000 adcval
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2282   .bss.senstype:00000000 senstype
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2208   .bss.b_spdL:00000000 b_spdL
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2215   .bss.b_spdR:00000000 b_spdR
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2303   .bss.spdL:00000000 spdL
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2310   .bss.spdR:00000000 spdR
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2194   .bss.b_encL_val:00000000 b_encL_val
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2201   .bss.b_encR_val:00000000 b_encR_val
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2296   .bss.spd:00000000 spd
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2229   .bss.encL:00000000 encL
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2236   .bss.encR:00000000 encR
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2242   .bss.motpower:00000000 motpower
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2169   .bss.adcval:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2176   .bss.angvel:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2183   .bss.b_angvel:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2190   .bss.b_encL_val:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2197   .bss.b_encR_val:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2204   .bss.b_spdL:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2211   .bss.b_spdR:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2218   .bss.deg:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2225   .bss.encL:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2232   .bss.encR:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2243   .bss.motpower:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2245   .bss.offval:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2251   .bss.r_b_yaw:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2258   .bss.r_yaw:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2265   .bss.r_yaw_new:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2272   .bss.r_yaw_ref:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2283   .bss.senstype:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2285   .bss.sensval:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2292   .bss.spd:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2299   .bss.spdL:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2306   .bss.spdR:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2313   .bss.tgt_deg:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2320   .bss.tgt_spd:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:2327   .bss.vbat:00000000 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1824   .text.main:00000099 $d
C:\Users\neko2\AppData\Local\Temp\ccGhROub.s:1824   .text.main:0000009a $t

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
htim1
htim2
__aeabi_f2d
__aeabi_dmul
__aeabi_dadd
__aeabi_d2f
AS5047P_ReadPosition
AS5047P_ErrorPending
AS5047P_ErrorAck
__aeabi_i2d
__aeabi_ddiv
read_gyro_data
zg
htim6
HAL_Delay
ARM GAS  C:\Users\neko2\AppData\Local\Temp\ccGhROub.s 			page 96


HAL_TIM_Base_Stop_IT
puts
HAL_ADC_Start_DMA
AS5047P_Init
AS5047P_SetZeroPosition
IMU_init
HAL_TIM_PWM_Start
HAL_TIM_Base_Start_IT
hadc1
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_dcmpgt
__aeabi_dcmplt
__aeabi_d2iz
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_SPI2_Init
MX_ADC1_Init
MX_SPI1_Init
MX_USART6_UART_Init
MX_TIM1_Init
MX_TIM2_Init
MX_TIM6_Init
printf
read_accel_data
sin
xa
ya
za
