# 16-bit-cpu
16-bit custom CPU implemented in Verilog with full datapath architecture, waveform simulation, and Python-based simulation GUI.
