BEOL Transistor Processes

This sheet outlines the process steps used to model the fabrication process for the BEOL IGZO and CNT transistors. Each step is provided, along with the tool, material, and deposition thickness (as appropriate) used in the source referenced for the step. This is then matched to a process step (dry etch, EUV lithography, wet etch, or deposition), along with the corresponding step energy. This is summed to obtain total fabrication energy for a transistor layer.

| IGZO Process                                     | Step summary                                             | Tool               | Material       | Thickness | Equivalent imec process | Energy/step (kWh/step) | Total (kWh/wafer) |
|--------------------------------------------------|----------------------------------------------------------|-------------------|----------------|-----------|-------------------------|------------------------|-------------------|
| 1                                                | SiO2 deposition                                          | PECVD             | SiO2           | 73nm      | Deposition              | 1.333333333            |                   |
| 2                                                | IGZO deposition                                          | RF sputter        | Amorphous IGZO | 40 nm     | Deposition              | 1.333333333            |                   |
| 3                                                | Lithographic patterning of active region                 |                   |                |           | Lithography (EUV)      | 3.333333333            |                   |
| 4                                                | Wet etch patterning of active region                     | Lift-off          |                |           | Wet etch                | 0.333333333            |                   |
| 5                                                | Gate dielectric deposition                               | ALD               | Al2O3          | 70 nm     | Deposition              | 1.333333333            |                   |
| 6                                                | Lithographic patterning for gate                         | E-beam            |                |           | Lithography (EUV)      | 3.333333333            |                   |
| 7                                                | Gate deposition                                          | E-beam evaporation|                | ~50 nm    | Deposition              | 1.333333333            |                   |
| 8                                                | Dry etch of gate dielectric (gate as mask, also creates n+ doped regions) | Ar plasma         |                |           | Dry etch                | 2                      |                   |
| 9                                                | Lithographic patterning for S/D                          |                   |                |           | Lithography (EUV)      | 3.333333333            |                   |
| 10                                               | Deposition of S/D                                        | E-beam evaporation| Mo             | 50nm      | Deposition              | 1.333333333            |                   |
| 11                                               | Wet etch (lift off)                                      | Lift-off          |                |           | Wet etch                | 0.333333333            | 19.33333333       |

| CNT Process                                      | Step summary                                            | Tool                | Material           | Thickness | Equivalent imec process | Energy/step (kWh/step) | Total (kWh/wafer) |
|--------------------------------------------------|----------------------------------------------------------|---------------------|--------------------|-----------|-------------------------|------------------------|-------------------|
| 1                                                | SiO2 deposition                                          | PECVD               | SiO2               | 73nm      | Deposition              | 1.333333333            |                   |
| 2                                                | CNT transfer                                             | Wet processing - CNT incubation |                 |           |                         | 0                      |                   |
| 3                                                | Lithographic patterning of S/D contact                   |                     |                    |           | Lithography (EUV)      | 3.333333333            |                   |
| 4                                                | S/D contact deposition                                   | E-beam evaporation  | Ti (adhesion); Pt  | 10nm      | Deposition              | 1.333333333            |                   |
| 5                                                | Wet etch (lift-off)                                      |                     |                    |           | Wet etch                | 0.333333333            |                   |
| 6                                                | Lithographic patterning of active region                 |                     |                    |           | Lithography (EUV)      | 3.333333333            |                   |
| 7                                                | Dry etch of active region                                | O2 plasma           |                    |           | Dry etch                | 2                      |                   |
| 8                                                | Gate dielectric deposition                               | ALD                 | TiO2/HfO2          | 3nm       | Deposition              | 1.333333333            |                   |
| 9                                                | Lithographic patterning of gate region                   |                     |                    |           | Lithography (EUV)      | 3.333333333            |                   |
| 10                                               | Gate deposition                                          | E-beam evaporation  | Ti (adhesion); Pt  | 40nm      | Deposition              | 1.333333333            |                   |
| 11                                               | Wet etch to expose S/D                                   | 2% HF               |                    |           | Wet etch                | 0.333333333            | 18                |
