#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-UPLLRGT

# Sat Jul  9 20:06:09 2022

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Registers\Registers.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":1:8:1:17|Synthesizing module Structures in library work.
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":1:0:1:5|Synthesizing module work_C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v_unit in library work.
Selecting top level module Test
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v":3:7:3:21|Synthesizing module WriteController in library work.
Running optimization stage 1 on WriteController .......
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":3:7:3:20|Synthesizing module ReadController in library work.
Running optimization stage 1 on ReadController .......
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":32:2:32:7|Register bit opTxStream.Length[0] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":32:2:32:7|Register bit opTxStream.Length[1] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":32:2:32:7|Register bit opTxStream.Length[2] is always 1.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":32:2:32:7|Register bit opTxStream.Length[3] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":32:2:32:7|Register bit opTxStream.Length[4] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":32:2:32:7|Register bit opTxStream.Length[5] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":32:2:32:7|Register bit opTxStream.Length[6] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":32:2:32:7|Register bit opTxStream.Length[7] is always 0.
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Registers\Registers.v":9:7:9:15|Synthesizing module Registers in library work.
Running optimization stage 1 on Registers .......
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":19:7:19:10|Synthesizing module UART in library work.
Running optimization stage 1 on UART .......
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":4:7:4:18|Synthesizing module UART_Packets in library work.
Running optimization stage 1 on UART_Packets .......
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":67:1:67:6|Pruning unused register UART_TxData_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":67:1:67:6|Pruning unused register UART_TxData_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":67:1:67:6|Pruning unused register UART_TxData_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":67:1:67:6|Pruning unused register UART_TxData_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":67:1:67:6|Pruning unused register UART_TxData_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":67:1:67:6|Pruning unused register UART_TxData_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":67:1:67:6|Pruning unused register UART_TxData_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":67:1:67:6|Pruning unused register UART_TxData_cl[0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Test\Test.v":3:7:3:10|Synthesizing module Test in library work.
@W: CG133 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":3:14:3:23|Object readRegisters.ClockTicks is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on Test .......
Running optimization stage 2 on Test .......
@A: CL153 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Structures\Structures.v":3:14:3:23|*Unassigned bits of readRegisters.ClockTicks[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on UART_Packets .......
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":18:9:18:13|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":18:9:18:13|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":18:9:18:13|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":18:9:18:13|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":18:9:18:13|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":18:9:18:13|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":18:9:18:13|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":67:1:67:6|Trying to extract state machine for register txState.
Extracted state machine for register txState
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":67:1:67:6|Trying to extract state machine for register rxState.
Extracted state machine for register rxState
State machine has 5 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
@W: CL246 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART_PACKETS\UART_packets.v":7:25:7:34|Input port bits 10 to 9 of ipTxStream[34:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on UART .......
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Register bit rxCounter[10] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Register bit txCounter[10] is always 0.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Pruning register bit 10 of txCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Pruning register bit 10 of rxCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Register bit rxCounter[9] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Register bit txCounter[9] is always 0.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Pruning register bit 9 of txCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Pruning register bit 9 of rxCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\UART\UART.v":53:1:53:6|Trying to extract state machine for register txState.
Extracted state machine for register txState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
Running optimization stage 2 on Registers .......
@W: CL246 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\Registers\Registers.v":16:22:16:29|Input port bits 31 to 8 of ipWrData[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ReadController .......
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":32:2:32:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@W: CL246 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\ReadController\ReadController.v":10:23:10:32|Input port bits 18 to 9 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on WriteController .......
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v":22:2:22:7|Register bit dataLength[3] is always 0.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v":22:2:22:7|Pruning register bit 3 of dataLength[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v":22:2:22:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000010
@W: CL246 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\WriteController\WriteController.v":6:24:6:33|Input port bits 26 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 98MB peak: 99MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jul  9 20:06:12 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jul  9 20:06:12 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synwork\ReadAnWrite_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sat Jul  9 20:06:12 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jul  9 20:06:13 2022

###########################################################]
Premap Report

# Sat Jul  9 20:06:14 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\ReadAnWrite_impl1_scck.rpt 
See clock summary report "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\ReadAnWrite_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N: FX493 |Applying initial value "00" on instance edgeDetector[1:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@A: FX681 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Initial value on register dataLength[3:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "0100" on instance dataLength[3:0].
@N: FX493 |Applying initial value "00" on instance edgeDetector[1:0].
@N: FX493 |Applying initial value "0" on instance clockEnable.
@A: FX681 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Initial value on register txBitCounter[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "01001" on instance txBitCounter[4:0].
@A: FX681 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Initial value on register txCounter[8:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "110110001" on instance txCounter[8:0].
@A: FX681 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Initial value on register rxCounter[8:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "110110001" on instance rxCounter[8:0].
@N: FX493 |Applying initial value "0" on instance reset.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Source_cl_7[0] because it is equivalent to instance readController.opTxStream.Source_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Source_cl_6[0] because it is equivalent to instance readController.opTxStream.Source_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Source_cl_5[0] because it is equivalent to instance readController.opTxStream.Source_cl_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Source_cl_4[0] because it is equivalent to instance readController.opTxStream.Source_cl_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Source_cl_3[0] because it is equivalent to instance readController.opTxStream.Source_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Source_cl_2[0] because it is equivalent to instance readController.opTxStream.Source_cl_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Source_cl_1[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Destination_cl_7[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Destination_cl_6[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Destination_cl_5[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Destination_cl_4[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Destination_cl_3[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Destination_cl_2[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Destination_cl_1[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream.Destination_cl[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart_packets\uart_packets.v":67:1:67:6|Removing sequential instance opRxStream\.Length[7:0] (in view: work.UART_Packets(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[24] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[25] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[26] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[27] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[28] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[29] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[30] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[31] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_12[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_23[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_16[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_8[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_14[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_17[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_13[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_22[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[16] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[17] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[18] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[19] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[20] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[21] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[22] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[23] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_21[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_20[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_19[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_10[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_18[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_9[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_11[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_15[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[8] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[9] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[10] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[11] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[12] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[13] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[14] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_1[15] (in view: work.WriteController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_2[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_1[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_3[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_6[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_5[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_4[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_7[0] (in view: work.WriteController(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance opTxStream\.SoP (in view: work.ReadController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance opTxStream\.EoP (in view: work.ReadController(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_55[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_54[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_52[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_51[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_49[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_48[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_47[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_46[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_45[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_44[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_43[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_42[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_41[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_36[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_35[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_34[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_33[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_32[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_31[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_29[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_28[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_27[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_26[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance opWrData_cl_24[0] (in view: work.WriteController(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine state[1:0] (in view: work.WriteController(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000010 -> 1
@N: MO225 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|There are no possible illegal states for state machine state[1:0] (in view: work.WriteController(verilog)); safe FSM implementation is not required.
Encoding state machine state[1:0] (in view: work.ReadController(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|There are no possible illegal states for state machine state[1:0] (in view: work.ReadController(verilog)); safe FSM implementation is not required.
Encoding state machine txState[1:0] (in view: work.UART(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|There are no possible illegal states for state machine txState[1:0] (in view: work.UART(verilog)); safe FSM implementation is not required.
Encoding state machine txState[5:0] (in view: work.UART_Packets(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@N: FX493 |Applying initial value "1" on instance txState[0].
@N: FX493 |Applying initial value "0" on instance txState[1].
@N: FX493 |Applying initial value "0" on instance txState[2].
@N: FX493 |Applying initial value "0" on instance txState[3].
@N: FX493 |Applying initial value "0" on instance txState[4].
@N: FX493 |Applying initial value "0" on instance txState[5].
Encoding state machine rxState[4:0] (in view: work.UART_Packets(verilog))
original code -> new code
   00000000000000000000000000000000 -> 00001
   00000000000000000000000000000001 -> 00010
   00000000000000000000000000000010 -> 00100
   00000000000000000000000000000011 -> 01000
   00000000000000000000000000000100 -> 10000
@N: FX493 |Applying initial value "1" on instance rxState[0].
@N: FX493 |Applying initial value "0" on instance rxState[1].
@N: FX493 |Applying initial value "0" on instance rxState[2].
@N: FX493 |Applying initial value "0" on instance rxState[3].
@N: FX493 |Applying initial value "0" on instance rxState[4].

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=9 on top level netlist Test 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)



Clock Summary
******************

          Start          Requested     Requested     Clock        Clock                   Clock
Level     Clock          Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------
0 -       Test|ipClk     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     282  
===============================================================================================



Clock Load Summary
***********************

               Clock     Source          Clock Pin                         Non-clock Pin     Non-clock Pin
Clock          Load      Pin             Seq Example                       Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------
Test|ipClk     282       ipClk(port)     readRegisters\.Buttons[3:0].C     -                 -            
==========================================================================================================

@W: MT529 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Found inferred clock Test|ipClk which controls 282 sequential elements including writeController.state[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 282 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@KP:ckid0_0       ipClk               port                   282        readRegisters\.Buttons[3:0]
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 93MB peak: 175MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Jul  9 20:06:16 2022

###########################################################]
Map & Optimize Report

# Sat Jul  9 20:06:16 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)

Fixing fake multiple drivers on net ipAddress[0].
Fixing fake multiple drivers on net ipAddress[1].
Fixing fake multiple drivers on net ipAddress[2].
Fixing fake multiple drivers on net ipAddress[3].
Fixing fake multiple drivers on net ipAddress[4].
Fixing fake multiple drivers on net ipAddress[5].
Fixing fake multiple drivers on net ipAddress[6].
Fixing fake multiple drivers on net ipAddress[7].

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opWrData_cl_53[0] because it is equivalent to instance writeController.opWrData_cl_50[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opWrData_cl_50[0] because it is equivalent to instance writeController.opWrData_cl_39[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opWrData_cl_40[0] because it is equivalent to instance writeController.opWrData_cl_38[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opWrData_cl_39[0] because it is equivalent to instance writeController.opWrData_cl_37[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opWrData_cl_38[0] because it is equivalent to instance writeController.opWrData_cl_30[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opWrData_cl_37[0] because it is equivalent to instance writeController.opWrData_cl_25[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opAddress_cl_7[0] because it is equivalent to instance writeController.un1_opAddress_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opAddress_cl_6[0] because it is equivalent to instance writeController.un1_opAddress_cl_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opAddress_cl_5[0] because it is equivalent to instance writeController.un1_opAddress_cl_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opAddress_cl_4[0] because it is equivalent to instance writeController.un1_opAddress_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opAddress_cl_3[0] because it is equivalent to instance writeController.un1_opAddress_cl_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opAddress_cl_2[0] because it is equivalent to instance writeController.un1_opAddress_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opWrData_cl_55[0] because it is equivalent to instance writeController.un1_opWrData_cl_53[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":28:4:28:5|Removing user instance writeController.opWrData_cl_80[0] because it is equivalent to instance writeController.opWrData_cl_81[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opWrData_cl_30[0] because it is equivalent to instance writeController.opWrData_cl_25[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opWrData_cl_51[0] because it is equivalent to instance writeController.un1_opWrData_cl_49[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opWrData_cl_50[0] because it is equivalent to instance writeController.un1_opWrData_cl_44[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opWrData_cl_49[0] because it is equivalent to instance writeController.un1_opWrData_cl_36[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opWrData_cl_54[0] because it is equivalent to instance writeController.un1_opWrData_cl_53[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opWrData_cl_53[0] because it is equivalent to instance writeController.un1_opWrData_cl_36[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opWrData_cl_36[0] because it is equivalent to instance writeController.un1_opWrData_cl_44[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":28:4:28:5|Removing user instance writeController.opWrData_cl_78[0] because it is equivalent to instance writeController.opWrData_cl_76[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":28:4:28:5|Removing user instance writeController.opWrData_cl_77[0] because it is equivalent to instance writeController.opWrData_cl_74[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":28:4:28:5|Removing user instance writeController.opAddress_cl_8[0] because it is equivalent to instance writeController.opAddress_cl_13[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":28:4:28:5|Removing user instance writeController.opAddress_cl_11[0] because it is equivalent to instance writeController.opAddress_cl_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":28:4:28:5|Removing user instance writeController.opAddress_cl_13[0] because it is equivalent to instance writeController.opAddress_cl_15[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":28:4:28:5|Removing user instance writeController.opAddress_cl_15[0] because it is equivalent to instance writeController.opAddress_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":28:4:28:5|Removing user instance writeController.opAddress_cl_12[0] because it is equivalent to instance writeController.opAddress_cl_14[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":28:4:28:5|Removing user instance writeController.opAddress_cl_9[0] because it is equivalent to instance writeController.opAddress_cl_10[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_cl_7[0] because it is equivalent to instance writeController.opAddress_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_cl_5[0] because it is equivalent to instance writeController.opAddress_cl_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_cl_4[0] because it is equivalent to instance writeController.opAddress_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_cl_2[0] because it is equivalent to instance writeController.opAddress_cl_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_cl_6[0] because it is equivalent to instance writeController.opAddress_cl_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_cl_3[0] because it is equivalent to instance writeController.opAddress_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":18:6:18:10|Removing user instance writeController.un1_opAddress_cl_1[0] because it is equivalent to instance writeController.un1_opAddress_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":28:4:28:5|Removing user instance writeController.opAddress_cl_14[0] because it is equivalent to instance writeController.opAddress_cl_10[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_cl_1[0] because it is equivalent to instance writeController.opAddress_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":57:2:57:3|Removing user instance uartPackets.UART_INST.opRxData_cl_23[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_22[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":57:2:57:3|Removing user instance uartPackets.UART_INST.opRxData_cl_22[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_20[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":57:2:57:3|Removing user instance uartPackets.UART_INST.opRxData_cl_21[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_19[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":57:2:57:3|Removing user instance uartPackets.UART_INST.opRxData_cl_20[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_18[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":57:2:57:3|Removing user instance uartPackets.UART_INST.opRxData_cl_19[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_17[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":57:2:57:3|Removing user instance uartPackets.UART_INST.opRxData_cl_18[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_16[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Removing sequential instance uartPackets.UART_INST.opRxData_cl_7[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Removing sequential instance uartPackets.UART_INST.opRxData_cl_6[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Removing sequential instance uartPackets.UART_INST.opRxData_cl_5[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Removing sequential instance uartPackets.UART_INST.opRxData_cl_4[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Removing sequential instance uartPackets.UART_INST.opRxData_cl_3[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Removing sequential instance uartPackets.UART_INST.opRxData_cl_2[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":113:3:113:4|Removing user instance uartPackets.UART_INST.opRxData_cl_15[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_14[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":113:3:113:4|Removing user instance uartPackets.UART_INST.opRxData_cl_14[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":113:3:113:4|Removing user instance uartPackets.UART_INST.opRxData_cl_13[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":57:2:57:3|Removing user instance uartPackets.UART_INST.opRxData_cl_16[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_17[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":113:3:113:4|Removing user instance uartPackets.UART_INST.opRxData_cl_11[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Removing sequential instance uartPackets.UART_INST.opRxData_cl_1[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)

@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Sequential instance registers.opRdData[31] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart_packets\uart_packets.v":67:1:67:6|Found counter in view:work.UART_Packets(verilog) instance localTxLength[7:0] 
@N: MO231 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart_packets\uart_packets.v":67:1:67:6|Found counter in view:work.UART_Packets(verilog) instance receiveDataLength[7:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing instance readController.reset because it is equivalent to instance registers.Reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing instance writeController.reset because it is equivalent to instance registers.Reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_cl[0] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_1[0] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_1[1] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_1[2] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_1[3] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_1[4] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_1[5] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_1[6] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opAddress_1[7] (in view: work.Test(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Removing sequential instance uartPackets.UART_INST.opRxData_cl[0] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\readcontroller\readcontroller.v":32:2:32:7|Removing sequential instance readController.opTxStream\.Source_cl[0] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\writecontroller\writecontroller.v":22:2:22:7|Removing sequential instance writeController.opWrData_cl_25[0] (in view: work.Test(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     0.04ns		 218 /       223
   2		0h:00m:02s		     0.04ns		 213 /       223

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Boundary register registers.opWrRegisters\.LEDs_7_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Boundary register registers.opWrRegisters\.LEDs_6_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Boundary register registers.opWrRegisters\.LEDs_5_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Boundary register registers.opWrRegisters\.LEDs_4_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Boundary register registers.opWrRegisters\.LEDs_3_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Boundary register registers.opWrRegisters\.LEDs_2_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Boundary register registers.opWrRegisters\.LEDs_1_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\registers\registers.v":24:0:24:5|Boundary register registers.opWrRegisters\.LEDs_0_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\uart\uart.v":53:1:53:6|Boundary register uartPackets.UART_INST.opTx.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 181MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 181MB)

Writing Analyst data base C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synwork\ReadAnWrite_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 182MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\ReadAnWrite_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 187MB peak: 187MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 185MB peak: 187MB)

@W: MT420 |Found inferred clock Test|ipClk with period 5.00ns. Please declare a user-defined clock on port ipClk.


##### START OF TIMING REPORT #####[
# Timing report written on Sat Jul  9 20:06:21 2022
#


Top view:               Test
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.534

                   Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------
Test|ipClk         200.0 MHz     180.7 MHz     5.000         5.534         -0.534     inferred     Inferred_clkgroup_0
======================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
Test|ipClk  Test|ipClk  |  5.000       -0.534  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Test|ipClk
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                Arrival           
Instance                               Reference      Type        Pin     Net                  Time        Slack 
                                       Clock                                                                     
-----------------------------------------------------------------------------------------------------------------
uartPackets.UART_INST.txState[0]       Test|ipClk     FD1S3AX     Q       txState[0]           1.156       -0.534
uartPackets.UART_INST.clockEnable      Test|ipClk     FD1S3AX     Q       clockEnable          1.075       -0.453
uartPackets.UART_INST.rxCounter[7]     Test|ipClk     FD1S3AY     Q       rxCounter[7]         0.994       0.247 
uartPackets.UART_INST.rxCounter[8]     Test|ipClk     FD1S3AY     Q       rxCounter[8]         0.929       0.312 
uartPackets.UART_INST.reset            Test|ipClk     FD1S3AX     Q       reset                1.164       0.448 
uartPackets.localTxLength[0]           Test|ipClk     FD1P3AX     Q       localTxLength[0]     0.994       0.472 
uartPackets.UART_INST.txCounter[0]     Test|ipClk     FD1S3AY     Q       txCounter[0]         0.994       0.472 
uartPackets.localTxLength[1]           Test|ipClk     FD1P3AX     Q       localTxLength[1]     0.994       0.545 
uartPackets.localTxLength[2]           Test|ipClk     FD1P3AX     Q       localTxLength[2]     0.994       0.545 
uartPackets.UART_INST.txCounter[1]     Test|ipClk     FD1S3AX     Q       txCounter[1]         0.929       0.610 
=================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                 Required           
Instance                                  Reference      Type        Pin     Net                   Time         Slack 
                                          Clock                                                                       
----------------------------------------------------------------------------------------------------------------------
uartPackets.UART_INST.txBitCounter[3]     Test|ipClk     FD1S3AY     D       txBitCounter_s[3]     4.389        -0.534
uartPackets.UART_INST.txBitCounter[4]     Test|ipClk     FD1S3AX     D       txBitCounter_r[4]     4.389        -0.534
uartPackets.UART_INST.txBitCounter[1]     Test|ipClk     FD1S3AX     D       txBitCounter_r[1]     4.389        -0.461
uartPackets.UART_INST.txBitCounter[2]     Test|ipClk     FD1S3AX     D       txBitCounter_r[2]     4.389        -0.461
uartPackets.UART_INST.rxCounter[0]        Test|ipClk     FD1S3AY     D       rxCounter_RNO[0]      4.389        0.247 
uartPackets.UART_INST.rxCounter[1]        Test|ipClk     FD1S3AX     D       rxCounter_m1_e        4.389        0.247 
uartPackets.UART_INST.rxCounter[2]        Test|ipClk     FD1S3AX     D       rxCounter_r[2]        4.389        0.247 
uartPackets.UART_INST.rxCounter[3]        Test|ipClk     FD1S3AX     D       rxCounter_r[3]        4.389        0.247 
uartPackets.UART_INST.rxCounter[4]        Test|ipClk     FD1S3AY     D       rxCounter_s[4]        4.389        0.247 
uartPackets.UART_INST.rxCounter[5]        Test|ipClk     FD1S3AY     D       rxCounter_s[5]        4.389        0.247 
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.923
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.534

    Number of logic level(s):                5
    Starting point:                          uartPackets.UART_INST.txState[0] / Q
    Ending point:                            uartPackets.UART_INST.txBitCounter[4] / D
    The start point is clocked by            Test|ipClk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Test|ipClk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
uartPackets.UART_INST.txState[0]                     FD1S3AX      Q        Out     1.156     1.156 r     -         
txState[0]                                           Net          -        -       -         -           16        
uartPackets.UART_INST.txBitCounter_2_sqmuxa_0_a2     ORCALUT4     B        In      0.000     1.156 r     -         
uartPackets.UART_INST.txBitCounter_2_sqmuxa_0_a2     ORCALUT4     Z        Out     0.989     2.146 f     -         
txBitCounter_2_sqmuxa                                Net          -        -       -         -           7         
uartPackets.UART_INST.un1_txBitCounter_5_cry_0_0     CCU2B        B1       In      0.000     2.146 f     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_0_0     CCU2B        COUT     Out     1.056     3.201 r     -         
un1_txBitCounter_5_cry_0                             Net          -        -       -         -           1         
uartPackets.UART_INST.un1_txBitCounter_5_cry_1_0     CCU2B        CIN      In      0.000     3.201 r     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_1_0     CCU2B        COUT     Out     0.073     3.274 r     -         
un1_txBitCounter_5_cry_2                             Net          -        -       -         -           1         
uartPackets.UART_INST.un1_txBitCounter_5_cry_3_0     CCU2B        CIN      In      0.000     3.274 r     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_3_0     CCU2B        S1       Out     1.234     4.508 r     -         
un1_txBitCounter_5_cry_3_0_S1                        Net          -        -       -         -           1         
uartPackets.UART_INST.txBitCounter_r[4]              ORCALUT4     B        In      0.000     4.508 r     -         
uartPackets.UART_INST.txBitCounter_r[4]              ORCALUT4     Z        Out     0.415     4.923 r     -         
txBitCounter_r[4]                                    Net          -        -       -         -           1         
uartPackets.UART_INST.txBitCounter[4]                FD1S3AX      D        In      0.000     4.923 r     -         
===================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.923
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.534

    Number of logic level(s):                5
    Starting point:                          uartPackets.UART_INST.txState[0] / Q
    Ending point:                            uartPackets.UART_INST.txBitCounter[3] / D
    The start point is clocked by            Test|ipClk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Test|ipClk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
uartPackets.UART_INST.txState[0]                     FD1S3AX      Q        Out     1.156     1.156 r     -         
txState[0]                                           Net          -        -       -         -           16        
uartPackets.UART_INST.txBitCounter_2_sqmuxa_0_a2     ORCALUT4     B        In      0.000     1.156 r     -         
uartPackets.UART_INST.txBitCounter_2_sqmuxa_0_a2     ORCALUT4     Z        Out     0.989     2.146 f     -         
txBitCounter_2_sqmuxa                                Net          -        -       -         -           7         
uartPackets.UART_INST.un1_txBitCounter_5_cry_0_0     CCU2B        B1       In      0.000     2.146 f     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_0_0     CCU2B        COUT     Out     1.056     3.201 r     -         
un1_txBitCounter_5_cry_0                             Net          -        -       -         -           1         
uartPackets.UART_INST.un1_txBitCounter_5_cry_1_0     CCU2B        CIN      In      0.000     3.201 r     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_1_0     CCU2B        COUT     Out     0.073     3.274 r     -         
un1_txBitCounter_5_cry_2                             Net          -        -       -         -           1         
uartPackets.UART_INST.un1_txBitCounter_5_cry_3_0     CCU2B        CIN      In      0.000     3.274 r     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_3_0     CCU2B        S0       Out     1.234     4.508 r     -         
un1_txBitCounter_5_cry_3_0_S0                        Net          -        -       -         -           1         
uartPackets.UART_INST.txBitCounter_s[3]              ORCALUT4     B        In      0.000     4.508 r     -         
uartPackets.UART_INST.txBitCounter_s[3]              ORCALUT4     Z        Out     0.415     4.923 r     -         
txBitCounter_s[3]                                    Net          -        -       -         -           1         
uartPackets.UART_INST.txBitCounter[3]                FD1S3AY      D        In      0.000     4.923 r     -         
===================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.850
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.461

    Number of logic level(s):                4
    Starting point:                          uartPackets.UART_INST.txState[0] / Q
    Ending point:                            uartPackets.UART_INST.txBitCounter[4] / D
    The start point is clocked by            Test|ipClk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Test|ipClk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
uartPackets.UART_INST.txState[0]                     FD1S3AX      Q        Out     1.156     1.156 r     -         
txState[0]                                           Net          -        -       -         -           16        
uartPackets.UART_INST.txBitCounter_2_sqmuxa_0_a2     ORCALUT4     B        In      0.000     1.156 r     -         
uartPackets.UART_INST.txBitCounter_2_sqmuxa_0_a2     ORCALUT4     Z        Out     0.989     2.146 f     -         
txBitCounter_2_sqmuxa                                Net          -        -       -         -           7         
uartPackets.UART_INST.un1_txBitCounter_5_cry_1_0     CCU2B        B1       In      0.000     2.146 f     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_1_0     CCU2B        COUT     Out     1.056     3.201 r     -         
un1_txBitCounter_5_cry_2                             Net          -        -       -         -           1         
uartPackets.UART_INST.un1_txBitCounter_5_cry_3_0     CCU2B        CIN      In      0.000     3.201 r     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_3_0     CCU2B        S1       Out     1.234     4.435 r     -         
un1_txBitCounter_5_cry_3_0_S1                        Net          -        -       -         -           1         
uartPackets.UART_INST.txBitCounter_r[4]              ORCALUT4     B        In      0.000     4.435 r     -         
uartPackets.UART_INST.txBitCounter_r[4]              ORCALUT4     Z        Out     0.415     4.850 r     -         
txBitCounter_r[4]                                    Net          -        -       -         -           1         
uartPackets.UART_INST.txBitCounter[4]                FD1S3AX      D        In      0.000     4.850 r     -         
===================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.850
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.461

    Number of logic level(s):                4
    Starting point:                          uartPackets.UART_INST.txState[0] / Q
    Ending point:                            uartPackets.UART_INST.txBitCounter[4] / D
    The start point is clocked by            Test|ipClk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Test|ipClk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
uartPackets.UART_INST.txState[0]                     FD1S3AX      Q        Out     1.156     1.156 r     -         
txState[0]                                           Net          -        -       -         -           16        
uartPackets.UART_INST.txBitCounter_2_sqmuxa_0_a2     ORCALUT4     B        In      0.000     1.156 r     -         
uartPackets.UART_INST.txBitCounter_2_sqmuxa_0_a2     ORCALUT4     Z        Out     0.989     2.146 f     -         
txBitCounter_2_sqmuxa                                Net          -        -       -         -           7         
uartPackets.UART_INST.un1_txBitCounter_5_cry_1_0     CCU2B        B0       In      0.000     2.146 f     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_1_0     CCU2B        COUT     Out     1.056     3.201 r     -         
un1_txBitCounter_5_cry_2                             Net          -        -       -         -           1         
uartPackets.UART_INST.un1_txBitCounter_5_cry_3_0     CCU2B        CIN      In      0.000     3.201 r     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_3_0     CCU2B        S1       Out     1.234     4.435 r     -         
un1_txBitCounter_5_cry_3_0_S1                        Net          -        -       -         -           1         
uartPackets.UART_INST.txBitCounter_r[4]              ORCALUT4     B        In      0.000     4.435 r     -         
uartPackets.UART_INST.txBitCounter_r[4]              ORCALUT4     Z        Out     0.415     4.850 r     -         
txBitCounter_r[4]                                    Net          -        -       -         -           1         
uartPackets.UART_INST.txBitCounter[4]                FD1S3AX      D        In      0.000     4.850 r     -         
===================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.389

    - Propagation time:                      4.850
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.461

    Number of logic level(s):                4
    Starting point:                          uartPackets.UART_INST.txState[0] / Q
    Ending point:                            uartPackets.UART_INST.txBitCounter[1] / D
    The start point is clocked by            Test|ipClk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Test|ipClk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
uartPackets.UART_INST.txState[0]                     FD1S3AX      Q        Out     1.156     1.156 r     -         
txState[0]                                           Net          -        -       -         -           16        
uartPackets.UART_INST.txBitCounter_2_sqmuxa_0_a2     ORCALUT4     B        In      0.000     1.156 r     -         
uartPackets.UART_INST.txBitCounter_2_sqmuxa_0_a2     ORCALUT4     Z        Out     0.989     2.146 f     -         
txBitCounter_2_sqmuxa                                Net          -        -       -         -           7         
uartPackets.UART_INST.un1_txBitCounter_5_cry_0_0     CCU2B        B1       In      0.000     2.146 f     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_0_0     CCU2B        COUT     Out     1.056     3.201 r     -         
un1_txBitCounter_5_cry_0                             Net          -        -       -         -           1         
uartPackets.UART_INST.un1_txBitCounter_5_cry_1_0     CCU2B        CIN      In      0.000     3.201 r     -         
uartPackets.UART_INST.un1_txBitCounter_5_cry_1_0     CCU2B        S0       Out     1.234     4.435 r     -         
un1_txBitCounter_5_cry_1_0_S0                        Net          -        -       -         -           1         
uartPackets.UART_INST.txBitCounter_r[1]              ORCALUT4     B        In      0.000     4.435 r     -         
uartPackets.UART_INST.txBitCounter_r[1]              ORCALUT4     Z        Out     0.415     4.850 r     -         
txBitCounter_r[1]                                    Net          -        -       -         -           1         
uartPackets.UART_INST.txBitCounter[1]                FD1S3AX      D        In      0.000     4.850 r     -         
===================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 185MB peak: 187MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 185MB peak: 187MB)

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-6

Register bits: 223 of 4752 (5%)
PIC Latch:       0
I/O cells:       16


Details:
CCU2B:          18
FD1P3AX:        129
FD1P3IX:        11
FD1P3JX:        11
FD1S3AX:        42
FD1S3AY:        15
FD1S3IX:        7
FD1S3JX:        1
GSR:            1
IB:             7
IFS1P3DX:       6
INV:            3
OB:             9
OFS1P3JX:       1
ORCALUT4:       209
PFUMX:          1
PUR:            1
VHI:            6
VLO:            6
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 68MB peak: 187MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Jul  9 20:06:21 2022

###########################################################]
