#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("stop", 32, hls_in, 0, "ap_none", "in_data", 1),
	Port_Property("ppl", 32, hls_in, 1, "ap_none", "in_data", 1),
	Port_Property("leftRight", 1, hls_in, 2, "ap_none", "in_data", 1),
	Port_Property("n_patches_i", 8, hls_in, 3, "ap_ovld", "in_data", 1),
	Port_Property("n_patches_o", 8, hls_out, 3, "ap_ovld", "out_data", 1),
	Port_Property("n_patches_o_ap_vld", 1, hls_out, 3, "ap_ovld", "out_vld", 1),
	Port_Property("GDarray_address0", 11, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("GDarray_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("GDarray_q0", 64, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("GDn_points_0", 32, hls_in, 5, "ap_none", "in_data", 1),
	Port_Property("GDn_points_1", 32, hls_in, 6, "ap_none", "in_data", 1),
	Port_Property("GDn_points_2", 32, hls_in, 7, "ap_none", "in_data", 1),
	Port_Property("GDn_points_3", 32, hls_in, 8, "ap_none", "in_data", 1),
	Port_Property("GDn_points_4", 32, hls_in, 9, "ap_none", "in_data", 1),
	Port_Property("patches_superpoints_0_address0", 8, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_0_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_0_we0", 1, hls_out, 10, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_0_d0", 64, hls_out, 10, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_0_q0", 64, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_0_address1", 8, hls_out, 10, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_0_ce1", 1, hls_out, 10, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_0_we1", 1, hls_out, 10, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_0_d1", 64, hls_out, 10, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_0_q1", 64, hls_in, 10, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_1_address0", 8, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_1_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_1_we0", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_1_d0", 64, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_1_q0", 64, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_1_address1", 8, hls_out, 11, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_1_ce1", 1, hls_out, 11, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_1_we1", 1, hls_out, 11, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_1_d1", 64, hls_out, 11, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_1_q1", 64, hls_in, 11, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_2_address0", 8, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_2_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_2_we0", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_2_d0", 64, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_2_q0", 64, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_2_address1", 8, hls_out, 12, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_2_ce1", 1, hls_out, 12, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_2_we1", 1, hls_out, 12, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_2_d1", 64, hls_out, 12, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_2_q1", 64, hls_in, 12, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_3_address0", 8, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_3_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_3_we0", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_3_d0", 64, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_3_q0", 64, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_3_address1", 8, hls_out, 13, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_3_ce1", 1, hls_out, 13, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_3_we1", 1, hls_out, 13, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_3_d1", 64, hls_out, 13, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_3_q1", 64, hls_in, 13, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_4_address0", 8, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_4_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_4_we0", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_4_d0", 64, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_4_q0", 64, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_4_address1", 8, hls_out, 14, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_4_ce1", 1, hls_out, 14, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_4_we1", 1, hls_out, 14, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_4_d1", 64, hls_out, 14, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_4_q1", 64, hls_in, 14, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_5_address0", 8, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_5_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_5_we0", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_5_d0", 64, hls_out, 15, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_5_q0", 64, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_5_address1", 8, hls_out, 15, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_5_ce1", 1, hls_out, 15, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_5_we1", 1, hls_out, 15, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_5_d1", 64, hls_out, 15, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_5_q1", 64, hls_in, 15, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_6_address0", 8, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_6_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_6_we0", 1, hls_out, 16, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_6_d0", 64, hls_out, 16, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_6_q0", 64, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_6_address1", 8, hls_out, 16, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_6_ce1", 1, hls_out, 16, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_6_we1", 1, hls_out, 16, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_6_d1", 64, hls_out, 16, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_6_q1", 64, hls_in, 16, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_7_address0", 8, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_7_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_7_we0", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_7_d0", 64, hls_out, 17, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_7_q0", 64, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_7_address1", 8, hls_out, 17, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_7_ce1", 1, hls_out, 17, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_7_we1", 1, hls_out, 17, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_7_d1", 64, hls_out, 17, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_7_q1", 64, hls_in, 17, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_8_address0", 8, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_8_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_8_we0", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_8_d0", 64, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_8_q0", 64, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_8_address1", 8, hls_out, 18, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_8_ce1", 1, hls_out, 18, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_8_we1", 1, hls_out, 18, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_8_d1", 64, hls_out, 18, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_8_q1", 64, hls_in, 18, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_9_address0", 8, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_9_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_9_we0", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_9_d0", 64, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_9_q0", 64, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_9_address1", 8, hls_out, 19, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_9_ce1", 1, hls_out, 19, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_9_we1", 1, hls_out, 19, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_9_d1", 64, hls_out, 19, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_9_q1", 64, hls_in, 19, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_10_address0", 8, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_10_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_10_we0", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_10_d0", 64, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_10_q0", 64, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_10_address1", 8, hls_out, 20, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_10_ce1", 1, hls_out, 20, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_10_we1", 1, hls_out, 20, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_10_d1", 64, hls_out, 20, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_10_q1", 64, hls_in, 20, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_11_address0", 8, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_11_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_11_we0", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_11_d0", 64, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_11_q0", 64, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_11_address1", 8, hls_out, 21, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_11_ce1", 1, hls_out, 21, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_11_we1", 1, hls_out, 21, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_11_d1", 64, hls_out, 21, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_11_q1", 64, hls_in, 21, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_12_address0", 8, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_12_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_12_we0", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_12_d0", 64, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_12_q0", 64, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_12_address1", 8, hls_out, 22, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_12_ce1", 1, hls_out, 22, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_12_we1", 1, hls_out, 22, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_12_d1", 64, hls_out, 22, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_12_q1", 64, hls_in, 22, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_13_address0", 8, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_13_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_13_we0", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_13_d0", 64, hls_out, 23, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_13_q0", 64, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_13_address1", 8, hls_out, 23, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_13_ce1", 1, hls_out, 23, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_13_we1", 1, hls_out, 23, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_13_d1", 64, hls_out, 23, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_13_q1", 64, hls_in, 23, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_14_address0", 8, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_14_ce0", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_14_we0", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_14_d0", 64, hls_out, 24, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_14_q0", 64, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_14_address1", 8, hls_out, 24, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_14_ce1", 1, hls_out, 24, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_14_we1", 1, hls_out, 24, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_14_d1", 64, hls_out, 24, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_14_q1", 64, hls_in, 24, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("patches_superpoints_15_address0", 8, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("patches_superpoints_15_ce0", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("patches_superpoints_15_we0", 1, hls_out, 25, "ap_memory", "mem_we", 1),
	Port_Property("patches_superpoints_15_d0", 64, hls_out, 25, "ap_memory", "mem_din", 1),
	Port_Property("patches_superpoints_15_q0", 64, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("patches_superpoints_15_address1", 8, hls_out, 25, "ap_memory", "MemPortADDR2", 1),
	Port_Property("patches_superpoints_15_ce1", 1, hls_out, 25, "ap_memory", "MemPortCE2", 1),
	Port_Property("patches_superpoints_15_we1", 1, hls_out, 25, "ap_memory", "MemPortWE2", 1),
	Port_Property("patches_superpoints_15_d1", 64, hls_out, 25, "ap_memory", "MemPortDIN2", 1),
	Port_Property("patches_superpoints_15_q1", 64, hls_in, 25, "ap_memory", "MemPortDOUT2", 1),
};
const char* HLS_Design_Meta::dut_name = "makePatches_ShadowQuilt_fromEdges";
