 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : uart_top
Version: M-2016.12-SP2
Date   : Wed Jul  4 09:45:35 2018
****************************************


  Startpoint: srx_pad_i (input port clocked by CLK)
  Endpoint: regs_i_uart_sync_flops_flop_0_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  srx_pad_i (in)                                          0.00       0.00 f
  regs_i_uart_sync_flops_flop_0_reg_0_/D (DFFSQ_X1M_A9TH)     0.00     0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regs_i_uart_sync_flops_flop_0_reg_0_/CK (DFFSQ_X1M_A9TH)     0.00     0.00 r
  library hold time                                       0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: wb_stb_i (input port clocked by CLK)
  Endpoint: wb_interface_wb_stb_is_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_stb_i (in)                                           0.00       0.00 f
  wb_interface_wb_stb_is_reg/D (DFFRPQ_X1M_A9TH)          0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_stb_is_reg/CK (DFFRPQ_X1M_A9TH)         0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_cyc_i (input port clocked by CLK)
  Endpoint: wb_interface_wb_cyc_is_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_cyc_i (in)                                           0.00       0.00 f
  wb_interface_wb_cyc_is_reg/D (DFFRPQ_X1M_A9TH)          0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_cyc_is_reg/CK (DFFRPQ_X1M_A9TH)         0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_we_i (input port clocked by CLK)
  Endpoint: wb_interface_wb_we_is_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_we_i (in)                                            0.00       0.00 f
  wb_interface_wb_we_is_reg/D (DFFRPQ_X1M_A9TH)           0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_we_is_reg/CK (DFFRPQ_X1M_A9TH)          0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_adr_i[0]
              (input port clocked by CLK)
  Endpoint: wb_interface_wb_adr_is_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_adr_i[0] (in)                                        0.00       0.00 f
  wb_interface_wb_adr_is_reg_0_/D (DFFRPQ_X1M_A9TH)       0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_adr_is_reg_0_/CK (DFFRPQ_X1M_A9TH)      0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_adr_i[1]
              (input port clocked by CLK)
  Endpoint: wb_interface_wb_adr_is_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_adr_i[1] (in)                                        0.00       0.00 f
  wb_interface_wb_adr_is_reg_1_/D (DFFRPQ_X1M_A9TH)       0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_adr_is_reg_1_/CK (DFFRPQ_X1M_A9TH)      0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_adr_i[2]
              (input port clocked by CLK)
  Endpoint: wb_interface_wb_adr_is_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_adr_i[2] (in)                                        0.00       0.00 f
  wb_interface_wb_adr_is_reg_2_/D (DFFRPQ_X1M_A9TH)       0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_adr_is_reg_2_/CK (DFFRPQ_X1M_A9TH)      0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_dat_i[0]
              (input port clocked by CLK)
  Endpoint: wb_interface_wb_dat_is_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_dat_i[0] (in)                                        0.00       0.00 f
  wb_interface_wb_dat_is_reg_0_/D (DFFRPQ_X1M_A9TH)       0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_dat_is_reg_0_/CK (DFFRPQ_X1M_A9TH)      0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_dat_i[1]
              (input port clocked by CLK)
  Endpoint: wb_interface_wb_dat_is_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_dat_i[1] (in)                                        0.00       0.00 f
  wb_interface_wb_dat_is_reg_1_/D (DFFRPQ_X1M_A9TH)       0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_dat_is_reg_1_/CK (DFFRPQ_X1M_A9TH)      0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_dat_i[2]
              (input port clocked by CLK)
  Endpoint: wb_interface_wb_dat_is_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_dat_i[2] (in)                                        0.00       0.00 f
  wb_interface_wb_dat_is_reg_2_/D (DFFRPQ_X1M_A9TH)       0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_dat_is_reg_2_/CK (DFFRPQ_X1M_A9TH)      0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_dat_i[3]
              (input port clocked by CLK)
  Endpoint: wb_interface_wb_dat_is_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_dat_i[3] (in)                                        0.00       0.00 f
  wb_interface_wb_dat_is_reg_3_/D (DFFRPQ_X1M_A9TH)       0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_dat_is_reg_3_/CK (DFFRPQ_X1M_A9TH)      0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_dat_i[4]
              (input port clocked by CLK)
  Endpoint: wb_interface_wb_dat_is_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_dat_i[4] (in)                                        0.00       0.00 f
  wb_interface_wb_dat_is_reg_4_/D (DFFRPQ_X1M_A9TH)       0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_dat_is_reg_4_/CK (DFFRPQ_X1M_A9TH)      0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_dat_i[5]
              (input port clocked by CLK)
  Endpoint: wb_interface_wb_dat_is_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_dat_i[5] (in)                                        0.00       0.00 f
  wb_interface_wb_dat_is_reg_5_/D (DFFRPQ_X1M_A9TH)       0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_dat_is_reg_5_/CK (DFFRPQ_X1M_A9TH)      0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_dat_i[6]
              (input port clocked by CLK)
  Endpoint: wb_interface_wb_dat_is_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_dat_i[6] (in)                                        0.00       0.00 f
  wb_interface_wb_dat_is_reg_6_/D (DFFRPQ_X1M_A9TH)       0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_dat_is_reg_6_/CK (DFFRPQ_X1M_A9TH)      0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: wb_dat_i[7]
              (input port clocked by CLK)
  Endpoint: wb_interface_wb_dat_is_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  wb_dat_i[7] (in)                                        0.00       0.00 f
  wb_interface_wb_dat_is_reg_7_/D (DFFRPQ_X1M_A9TH)       0.00       0.00 f
  data arrival time                                                  0.00

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wb_interface_wb_dat_is_reg_7_/CK (DFFRPQ_X1M_A9TH)      0.00       0.00 r
  library hold time                                       0.03       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


1
