#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Feb 16 01:28:46 2016
# Process ID: 4957
# Current directory: /home/cis371/cis371
# Command line: vivado
# Log file: /home/cis371/cis371/vivado.log
# Journal file: /home/cis371/cis371/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab2 /home/cis371/cis371/lab2 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files {/home/cis371/cis371/lab2/lc4_alu.v /home/cis371/cis371/lab2/lc4_single.v /home/cis371/cis371/lab2/lc4_divider.v /home/cis371/cis371/lab2/lc4_regfile.v /home/cis371/cis371/lab2/lc4_system.v /home/cis371/cis371/lab2/include}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/cis371/cis371/lab2/test_lc4_regfile.tf
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse /home/cis371/cis371/lab2/constraints/lc4_system.xdc
remove_files /home/cis371/cis371/lab2/lc4_system.v
add_files -norecurse {/home/cis371/cis371/lab2/lc4_single.v /home/cis371/cis371/lab2/lc4_divider.v}
WARNING: [filemgmt 56-12] File '/home/cis371/cis371/lab2/lc4_single.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/cis371/cis371/lab2/lc4_divider.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse /home/cis371/cis371/lab2/lc4_single.v
WARNING: [filemgmt 56-12] File '/home/cis371/cis371/lab2/lc4_single.v' cannot be added to the project because it already exists in the project, skipping this file
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/bram.v" into library work [/home/cis371/cis371/lab2/include/bram.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/cis371/cis371/lab2/include/../set_testcase.v" included at line 4. [/home/cis371/cis371/lab2/include/bram.v:4]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/clkdiv.v" into library work [/home/cis371/cis371/lab2/include/clkdiv.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/clkgen.v" into library work [/home/cis371/cis371/lab2/include/clkgen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/clock_util.v" into library work [/home/cis371/cis371/lab2/include/clock_util.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/delay_eight_cycles.v" into library work [/home/cis371/cis371/lab2/include/delay_eight_cycles.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/fake_pb_kbd.v" into library work [/home/cis371/cis371/lab2/include/fake_pb_kbd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/lc4_alu.v" into library work [/home/cis371/cis371/lab2/lc4_alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/lc4_decoder.v" into library work [/home/cis371/cis371/lab2/include/lc4_decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/lc4_divider.v" into library work [/home/cis371/cis371/lab2/lc4_divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/lc4_memory.v" into library work [/home/cis371/cis371/lab2/include/lc4_memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/lc4_prettyprint_errors.v" into library work [/home/cis371/cis371/lab2/include/lc4_prettyprint_errors.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/lc4_regfile.v" into library work [/home/cis371/cis371/lab2/lc4_regfile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/lc4_single.v" into library work [/home/cis371/cis371/lab2/lc4_single.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/lc4_system.v" into library work [/home/cis371/cis371/lab2/include/lc4_system.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/one_pulse.v" into library work [/home/cis371/cis371/lab2/include/one_pulse.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/register.v" into library work [/home/cis371/cis371/lab2/include/register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/set_testcase.v" into library work [/home/cis371/cis371/lab2/include/set_testcase.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/svga_timing_generation.v" into library work [/home/cis371/cis371/lab2/include/svga_timing_generation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/timer.v" into library work [/home/cis371/cis371/lab2/include/timer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/vga_controller.v" into library work [/home/cis371/cis371/lab2/include/vga_controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/cis371/cis371/lab2/include/video_out.v" into library work [/home/cis371/cis371/lab2/include/video_out.v:1]
[Tue Feb 16 01:44:20 2016] Launched synth_1...
Run output will be captured here: /home/cis371/cis371/lab2/lab2.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 01:45:15 2016...
