INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:36:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 2.097ns (33.373%)  route 4.187ns (66.627%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1793, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X26Y203        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=52, routed)          0.440     1.164    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X25Y203        LUT5 (Prop_lut5_I0_O)        0.043     1.207 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.207    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X25Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.458 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.458    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X25Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.507 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.507    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X25Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.556 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.556    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X25Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.605 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.605    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X25Y207        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.750 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.170     1.920    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X24Y206        LUT3 (Prop_lut3_I0_O)        0.120     2.040 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_17/O
                         net (fo=34, routed)          0.447     2.487    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_17_n_0
    SLICE_X26Y208        LUT6 (Prop_lut6_I0_O)        0.043     2.530 r  lsq1/handshake_lsq_lsq1_core/dataReg[0]_i_3/O
                         net (fo=2, routed)           0.343     2.873    lsq1/handshake_lsq_lsq1_core/dataReg[0]_i_3_n_0
    SLICE_X26Y208        LUT6 (Prop_lut6_I4_O)        0.043     2.916 r  lsq1/handshake_lsq_lsq1_core/level5_c1[3]_i_2/O
                         net (fo=7, routed)           0.458     3.374    lsq1/handshake_lsq_lsq1_core/level5_c1[3]_i_2_n_0
    SLICE_X25Y211        LUT4 (Prop_lut4_I1_O)        0.043     3.417 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9/O
                         net (fo=1, routed)           0.354     3.771    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_9_n_0
    SLICE_X22Y211        LUT6 (Prop_lut6_I2_O)        0.043     3.814 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.313     4.127    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X22Y212        LUT5 (Prop_lut5_I4_O)        0.043     4.170 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.212     4.381    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X23Y211        LUT3 (Prop_lut3_I0_O)        0.043     4.424 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.424    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X23Y211        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.611 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.611    addf0/operator/ltOp_carry__2_n_0
    SLICE_X23Y212        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.738 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=75, routed)          0.490     5.228    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X24Y213        LUT2 (Prop_lut2_I0_O)        0.135     5.363 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.363    addf0/operator/p_1_in[2]
    SLICE_X24Y213        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.160     5.523 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.523    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X24Y214        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     5.668 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.395     6.063    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X26Y213        LUT5 (Prop_lut5_I3_O)        0.120     6.183 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.255     6.439    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X28Y213        LUT3 (Prop_lut3_I1_O)        0.043     6.482 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.310     6.792    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X28Y213        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1793, unset)         0.483     7.183    addf0/operator/RightShifterComponent/clk
    SLICE_X28Y213        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X28Y213        FDRE (Setup_fdre_C_R)       -0.295     6.852    addf0/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.061    




