// Seed: 4185374508
module module_0 ();
  wire id_1;
  assign module_2.id_4 = 0;
  wire id_2;
endmodule
program module_1 (
    input wand id_0
);
  logic [7:0] id_2;
  wire id_3, id_4;
  assign id_2[1] = 1;
  module_0 modCall_1 ();
  wire id_5, id_6;
  wire id_7, id_8, id_9, id_10 = 1;
endmodule
module module_2 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    input wire id_3,
    output uwire id_4,
    output tri0 id_5,
    output wand id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri id_10,
    input wor id_11,
    output supply1 id_12,
    input tri0 id_13,
    input tri id_14,
    output tri id_15,
    output supply0 id_16,
    input uwire id_17,
    output supply1 id_18,
    input tri1 id_19,
    input wor id_20,
    input wand id_21
);
  assign id_12 = id_9;
  module_0 modCall_1 ();
endmodule
