\hypertarget{structLPC__UART__TypeDef}{}\section{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def Struct Reference}
\label{structLPC__UART__TypeDef}\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}


{\ttfamily \#include $<$L\+P\+C17xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{LPC17xx_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint8\_t \hyperlink{structLPC__UART__TypeDef_ada047e44cafc48942e2c094f11e422ce}{RBR}\\
\>\hyperlink{LPC17xx_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint8\_t \hyperlink{structLPC__UART__TypeDef_a5e587bae4b1f3a14cbdeec2e2a3e84a7}{THR}\\
\>\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint8\_t \hyperlink{structLPC__UART__TypeDef_a49326fc2883951237f3c06ea41f5f3bf}{DLL}\\
\>uint32\_t \hyperlink{structLPC__UART__TypeDef_a83e56087b281e86c37a25efd473bad96}{RESERVED0}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint8\_t \hyperlink{structLPC__UART__TypeDef_af8faf171fe8979361fb515e2eb230767}{DLM}\\
\>\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structLPC__UART__TypeDef_afc1b84e9e3670126ce7bc52a44cf0315}{IER}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{LPC17xx_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structLPC__UART__TypeDef_a360b5c67d6e31dd5f6a9c6f3ad57b8a0}{IIR}\\
\>\hyperlink{LPC17xx_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint8\_t \hyperlink{structLPC__UART__TypeDef_ab64a3a7ef281715892c038fe97e89dbc}{FCR}\\
\}; \\

\end{tabbing}\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_aea64c20a7e4728f9df04beb1984af859}{L\+CR}
\item 
uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_a173e22851cead2066201c3e67295dd2f}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}7\mbox{]}
\item 
\hyperlink{LPC17xx_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_a5b30039ff0f16a3b240caed193de1a5e}{L\+SR}
\item 
uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_a64adf657c55c28932456be765e128c4a}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}7\mbox{]}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_a0c0d836bbcf6de3752b0db2146d54aff}{S\+CR}
\item 
uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_a0a1b19f1bfa0c04d2d438be05a9a302a}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}3\mbox{]}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__UART__TypeDef_a7d5c974d92ad63ce7f5e212a7b4bfcd0}{A\+CR}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_a4ac74674757385ade3cc489a4f6f1d8a}{I\+CR}
\item 
uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_ab2e7c1f79d81cbdc6e8f97d712974b6a}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}3\mbox{]}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_a64c00ea759f830212bbd1680d05b9527}{F\+DR}
\item 
uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_ab4df110da4829f54d9b0a997197ebb2b}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}7\mbox{]}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_a9669e26ff888ff51aad1218a052a7bcb}{T\+ER}
\item 
uint8\+\_\+t \hyperlink{structLPC__UART__TypeDef_a02f6e44a93ef057eb9094bb8e625598e}{R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}39\mbox{]}
\item 
\hyperlink{LPC17xx_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__UART__TypeDef_a2b47223b216fd9b72aa6bfc6ee14c5b1}{F\+I\+F\+O\+L\+VL}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\subsubsection[{\texorpdfstring{"@34}{@34}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{structLPC__UART__TypeDef_addac49f5ad5d32565982299ef7a05255}{}\label{structLPC__UART__TypeDef_addac49f5ad5d32565982299ef7a05255}
\subsubsection[{\texorpdfstring{"@36}{@36}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{structLPC__UART__TypeDef_ad7614b8d6f7ee964067c7aa168c4358f}{}\label{structLPC__UART__TypeDef_ad7614b8d6f7ee964067c7aa168c4358f}
\subsubsection[{\texorpdfstring{"@38}{@38}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{structLPC__UART__TypeDef_ad3c3c6c2fdc7fdd59bdd946647794c8e}{}\label{structLPC__UART__TypeDef_ad3c3c6c2fdc7fdd59bdd946647794c8e}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!A\+CR@{A\+CR}}
\index{A\+CR@{A\+CR}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+CR}{ACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+A\+CR}\hypertarget{structLPC__UART__TypeDef_a7d5c974d92ad63ce7f5e212a7b4bfcd0}{}\label{structLPC__UART__TypeDef_a7d5c974d92ad63ce7f5e212a7b4bfcd0}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!D\+LL@{D\+LL}}
\index{D\+LL@{D\+LL}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+LL}{DLL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+D\+LL}\hypertarget{structLPC__UART__TypeDef_a49326fc2883951237f3c06ea41f5f3bf}{}\label{structLPC__UART__TypeDef_a49326fc2883951237f3c06ea41f5f3bf}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!D\+LM@{D\+LM}}
\index{D\+LM@{D\+LM}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+LM}{DLM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+D\+LM}\hypertarget{structLPC__UART__TypeDef_af8faf171fe8979361fb515e2eb230767}{}\label{structLPC__UART__TypeDef_af8faf171fe8979361fb515e2eb230767}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!F\+CR@{F\+CR}}
\index{F\+CR@{F\+CR}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+CR}{FCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+F\+CR}\hypertarget{structLPC__UART__TypeDef_ab64a3a7ef281715892c038fe97e89dbc}{}\label{structLPC__UART__TypeDef_ab64a3a7ef281715892c038fe97e89dbc}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!F\+DR@{F\+DR}}
\index{F\+DR@{F\+DR}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+DR}{FDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+F\+DR}\hypertarget{structLPC__UART__TypeDef_a64c00ea759f830212bbd1680d05b9527}{}\label{structLPC__UART__TypeDef_a64c00ea759f830212bbd1680d05b9527}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!F\+I\+F\+O\+L\+VL@{F\+I\+F\+O\+L\+VL}}
\index{F\+I\+F\+O\+L\+VL@{F\+I\+F\+O\+L\+VL}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+I\+F\+O\+L\+VL}{FIFOLVL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+F\+I\+F\+O\+L\+VL}\hypertarget{structLPC__UART__TypeDef_a2b47223b216fd9b72aa6bfc6ee14c5b1}{}\label{structLPC__UART__TypeDef_a2b47223b216fd9b72aa6bfc6ee14c5b1}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+I\+CR}\hypertarget{structLPC__UART__TypeDef_a4ac74674757385ade3cc489a4f6f1d8a}{}\label{structLPC__UART__TypeDef_a4ac74674757385ade3cc489a4f6f1d8a}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+I\+ER}\hypertarget{structLPC__UART__TypeDef_afc1b84e9e3670126ce7bc52a44cf0315}{}\label{structLPC__UART__TypeDef_afc1b84e9e3670126ce7bc52a44cf0315}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!I\+IR@{I\+IR}}
\index{I\+IR@{I\+IR}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+IR}{IIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+I\+IR}\hypertarget{structLPC__UART__TypeDef_a360b5c67d6e31dd5f6a9c6f3ad57b8a0}{}\label{structLPC__UART__TypeDef_a360b5c67d6e31dd5f6a9c6f3ad57b8a0}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!L\+CR@{L\+CR}}
\index{L\+CR@{L\+CR}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+CR}{LCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+L\+CR}\hypertarget{structLPC__UART__TypeDef_aea64c20a7e4728f9df04beb1984af859}{}\label{structLPC__UART__TypeDef_aea64c20a7e4728f9df04beb1984af859}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!L\+SR@{L\+SR}}
\index{L\+SR@{L\+SR}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+SR}{LSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+L\+SR}\hypertarget{structLPC__UART__TypeDef_a5b30039ff0f16a3b240caed193de1a5e}{}\label{structLPC__UART__TypeDef_a5b30039ff0f16a3b240caed193de1a5e}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!R\+BR@{R\+BR}}
\index{R\+BR@{R\+BR}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+BR}{RBR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+BR}\hypertarget{structLPC__UART__TypeDef_ada047e44cafc48942e2c094f11e422ce}{}\label{structLPC__UART__TypeDef_ada047e44cafc48942e2c094f11e422ce}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{structLPC__UART__TypeDef_a83e56087b281e86c37a25efd473bad96}{}\label{structLPC__UART__TypeDef_a83e56087b281e86c37a25efd473bad96}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}7\mbox{]}}\hypertarget{structLPC__UART__TypeDef_a173e22851cead2066201c3e67295dd2f}{}\label{structLPC__UART__TypeDef_a173e22851cead2066201c3e67295dd2f}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}7\mbox{]}}\hypertarget{structLPC__UART__TypeDef_a64adf657c55c28932456be765e128c4a}{}\label{structLPC__UART__TypeDef_a64adf657c55c28932456be765e128c4a}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}3\mbox{]}}\hypertarget{structLPC__UART__TypeDef_a0a1b19f1bfa0c04d2d438be05a9a302a}{}\label{structLPC__UART__TypeDef_a0a1b19f1bfa0c04d2d438be05a9a302a}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}3\mbox{]}}\hypertarget{structLPC__UART__TypeDef_ab2e7c1f79d81cbdc6e8f97d712974b6a}{}\label{structLPC__UART__TypeDef_ab2e7c1f79d81cbdc6e8f97d712974b6a}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D5\mbox{[}7\mbox{]}}\hypertarget{structLPC__UART__TypeDef_ab4df110da4829f54d9b0a997197ebb2b}{}\label{structLPC__UART__TypeDef_ab4df110da4829f54d9b0a997197ebb2b}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D6\mbox{[}39\mbox{]}}\hypertarget{structLPC__UART__TypeDef_a02f6e44a93ef057eb9094bb8e625598e}{}\label{structLPC__UART__TypeDef_a02f6e44a93ef057eb9094bb8e625598e}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+CR}{SCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+S\+CR}\hypertarget{structLPC__UART__TypeDef_a0c0d836bbcf6de3752b0db2146d54aff}{}\label{structLPC__UART__TypeDef_a0c0d836bbcf6de3752b0db2146d54aff}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!T\+ER@{T\+ER}}
\index{T\+ER@{T\+ER}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+ER}{TER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+T\+ER}\hypertarget{structLPC__UART__TypeDef_a9669e26ff888ff51aad1218a052a7bcb}{}\label{structLPC__UART__TypeDef_a9669e26ff888ff51aad1218a052a7bcb}
\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}!T\+HR@{T\+HR}}
\index{T\+HR@{T\+HR}!L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+HR}{THR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint8\+\_\+t L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def\+::\+T\+HR}\hypertarget{structLPC__UART__TypeDef_a5e587bae4b1f3a14cbdeec2e2a3e84a7}{}\label{structLPC__UART__TypeDef_a5e587bae4b1f3a14cbdeec2e2a3e84a7}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/var/www/html/\+S\+J\+S\+U-\/\+D\+E\+V-\/\+Linux/firmware/default/lib/\+L0\+\_\+\+Low\+Level/\hyperlink{LPC17xx_8h}{L\+P\+C17xx.\+h}\end{DoxyCompactItemize}
