var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"Lab6","ref":false,"files":[{"name":"ert_main.c","type":"source","group":"main","path":"G:\\mo2aa\\Courses\\Lab6_ert_rtw","tag":"","groupDisplay":"Main file","code":"/*\r\n * File: ert_main.c\r\n *\r\n * Code generated for Simulink model 'Lab6'.\r\n *\r\n * Model version                  : 1.1\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Thu Jul 31 22:45:47 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives:\r\n *    1. RAM efficiency\r\n *    2. Execution efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include <stddef.h>\r\n#include <stdio.h>            /* This example main program uses printf/fflush */\r\n#include \"Lab6.h\"                      /* Model header file */\r\n\r\n/*\r\n * Associating rt_OneStep with a real-time clock or interrupt service routine\r\n * is what makes the generated code \"real-time\".  The function rt_OneStep is\r\n * always associated with the base rate of the model.  Subrates are managed\r\n * by the base rate from inside the generated code.  Enabling/disabling\r\n * interrupts and floating point context switches are target specific.  This\r\n * example code indicates where these should take place relative to executing\r\n * the generated code step function.  Overrun behavior should be tailored to\r\n * your application needs.  This example simply sets an error status in the\r\n * real-time model and returns from rt_OneStep.\r\n */\r\nvoid rt_OneStep(void);\r\nvoid rt_OneStep(void)\r\n{\r\n  static boolean_T OverrunFlag = false;\r\n\r\n  /* Disable interrupts here */\r\n\r\n  /* Check for overrun */\r\n  if (OverrunFlag) {\r\n    return;\r\n  }\r\n\r\n  OverrunFlag = true;\r\n\r\n  /* Save FPU context here (if necessary) */\r\n  /* Re-enable timer or interrupt here */\r\n  /* Set model inputs here */\r\n\r\n  /* Step the model */\r\n  Lab6_step();\r\n\r\n  /* Get model outputs here */\r\n\r\n  /* Indicate task complete */\r\n  OverrunFlag = false;\r\n\r\n  /* Disable interrupts here */\r\n  /* Restore FPU context here (if necessary) */\r\n  /* Enable interrupts here */\r\n}\r\n\r\n/*\r\n * The example main function illustrates what is required by your\r\n * application code to initialize, execute, and terminate the generated code.\r\n * Attaching rt_OneStep to a real-time clock is target specific. This example\r\n * illustrates how you do this relative to initializing the model.\r\n */\r\nint_T main(int_T argc, const char *argv[])\r\n{\r\n  /* Unused arguments */\r\n  (void)(argc);\r\n  (void)(argv);\r\n\r\n  /* Initialize model */\r\n  Lab6_initialize();\r\n\r\n  /* Attach rt_OneStep to a timer or interrupt service routine with\r\n   * period 1.0 seconds (base rate of the model) here.\r\n   * The call syntax for rt_OneStep is\r\n   *\r\n   *  rt_OneStep();\r\n   */\r\n  printf(\"Warning: The simulation will run forever. \"\r\n         \"Generated ERT main won't simulate model step behavior. \"\r\n         \"To change this behavior select the 'MAT-file logging' option.\\n\");\r\n  fflush((NULL));\r\n  while (1) {\r\n    /*  Perform application tasks here */\r\n  }\r\n\r\n  /* The option 'Remove error status field in real-time model data structure'\r\n   * is selected, therefore the following code does not need to execute.\r\n   */\r\n  return 0;\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"Lab6.c","type":"source","group":"model","path":"G:\\mo2aa\\Courses\\Lab6_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: Lab6.c\r\n *\r\n * Code generated for Simulink model 'Lab6'.\r\n *\r\n * Model version                  : 1.1\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Thu Jul 31 22:45:47 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives:\r\n *    1. RAM efficiency\r\n *    2. Execution efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"Lab6.h\"\r\n\r\n/* Block signals and states (default storage) */\r\nDW rtDW;\r\n\r\n/* Model step function */\r\nvoid Lab6_step(void)\r\n{\r\n  /* If: '<S1>/If' incorporates:\r\n   *  Constant: '<S1>/Lower_Threshold'\r\n   *  Constant: '<S1>/Upper_Threshold'\r\n   *  DiscreteIntegrator: '<Root>/Discrete-Time Integrator'\r\n   *  RelationalOperator: '<S1>/Relational Operator'\r\n   *  RelationalOperator: '<S1>/Relational Operator1'\r\n   */\r\n  if (rtDW.DiscreteTimeIntegrator_DSTATE > 50.0) {\r\n    /* Outputs for IfAction SubSystem: '<S1>/If Action Subsystem' incorporates:\r\n     *  ActionPort: '<S2>/Action Port'\r\n     */\r\n    /* Merge: '<S1>/Merge' incorporates:\r\n     *  Constant: '<S1>/Constant'\r\n     *  SignalConversion generated from: '<S2>/In1'\r\n     */\r\n    rtDW.Memory_PreviousInput = 0.0;\r\n\r\n    /* End of Outputs for SubSystem: '<S1>/If Action Subsystem' */\r\n  } else if (rtDW.DiscreteTimeIntegrator_DSTATE < 30.0) {\r\n    /* Outputs for IfAction SubSystem: '<S1>/If Action Subsystem1' incorporates:\r\n     *  ActionPort: '<S3>/Action Port'\r\n     */\r\n    /* Merge: '<S1>/Merge' incorporates:\r\n     *  Constant: '<S1>/Constant1'\r\n     *  SignalConversion generated from: '<S3>/In1'\r\n     */\r\n    rtDW.Memory_PreviousInput = 1.0;\r\n\r\n    /* End of Outputs for SubSystem: '<S1>/If Action Subsystem1' */\r\n  }\r\n\r\n  /* End of If: '<S1>/If' */\r\n\r\n  /* Update for DiscreteIntegrator: '<Root>/Discrete-Time Integrator' incorporates:\r\n   *  Constant: '<Root>/Constant'\r\n   *  Gain: '<Root>/Gain'\r\n   *  Gain: '<Root>/Gain1'\r\n   *  Sum: '<Root>/Sum'\r\n   *  Sum: '<Root>/Sum1'\r\n   */\r\n  rtDW.DiscreteTimeIntegrator_DSTATE += 5.0 * rtDW.Memory_PreviousInput -\r\n    (rtDW.DiscreteTimeIntegrator_DSTATE - 20.0) * 0.01;\r\n}\r\n\r\n/* Model initialize function */\r\nvoid Lab6_initialize(void)\r\n{\r\n  /* (no initialization code required) */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"Lab6.h","type":"header","group":"model","path":"G:\\mo2aa\\Courses\\Lab6_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: Lab6.h\r\n *\r\n * Code generated for Simulink model 'Lab6'.\r\n *\r\n * Model version                  : 1.1\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Thu Jul 31 22:45:47 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives:\r\n *    1. RAM efficiency\r\n *    2. Execution efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_Lab6_h_\r\n#define RTW_HEADER_Lab6_h_\r\n#ifndef Lab6_COMMON_INCLUDES_\r\n#define Lab6_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#endif                                 /* Lab6_COMMON_INCLUDES_ */\r\n\r\n/* Block signals and states (default storage) for system '<Root>' */\r\ntypedef struct {\r\n  real_T DiscreteTimeIntegrator_DSTATE;/* '<Root>/Discrete-Time Integrator' */\r\n  real_T Memory_PreviousInput;         /* '<Root>/Memory' */\r\n} DW;\r\n\r\n/* Block signals and states (default storage) */\r\nextern DW rtDW;\r\n\r\n/* Model entry point functions */\r\nextern void Lab6_initialize(void);\r\nextern void Lab6_step(void);\r\n\r\n/*-\r\n * These blocks were eliminated from the model due to optimizations:\r\n *\r\n * Block '<Root>/Scope' : Unused code path elimination\r\n */\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Use the MATLAB hilite_system command to trace the generated code back\r\n * to the model.  For example,\r\n *\r\n * hilite_system('<S3>')    - opens system 3\r\n * hilite_system('<S3>/Kp') - opens and selects block Kp which resides in S3\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'Lab6'\r\n * '<S1>'   : 'Lab6/Control Logic'\r\n * '<S2>'   : 'Lab6/Control Logic/If Action Subsystem'\r\n * '<S3>'   : 'Lab6/Control Logic/If Action Subsystem1'\r\n * '<S4>'   : 'Lab6/Control Logic/If Action Subsystem2'\r\n */\r\n#endif                                 /* RTW_HEADER_Lab6_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtwtypes.h","type":"header","group":"utility","path":"G:\\mo2aa\\Courses\\Lab6_ert_rtw","tag":"","groupDisplay":"Utility files","code":"/*\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'Lab6'.\r\n *\r\n * Model version                  : 1.1\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Thu Jul 31 22:45:47 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives:\r\n *    1. RAM efficiency\r\n *    2. Execution efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: Texas Instruments->C2000\r\n *   Number of bits:     char:  16    short:   16    int:  16\r\n *                       long:  32\r\n *                       native word size:  16\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *   real32_T, real64_T           - 32 and 64 bit floating point numbers *\r\n *                                                                       *\r\n *                                                                       *\r\n *   Note:  Because the specified hardware does not have native support  *\r\n *          for all data sizes, some data types are actually typedef'ed  *\r\n *          from larger native data sizes.  The following data types are *\r\n *          not in the ideal native data types:                          *\r\n *                                                                       *\r\n *          int8_T, uint8_T                                              *\r\n *=======================================================================*/\r\ntypedef int int8_T;\r\ntypedef unsigned int uint8_T;\r\ntypedef int int16_T;\r\ntypedef unsigned int uint16_T;\r\ntypedef long int32_T;\r\ntypedef unsigned long uint32_T;\r\ntypedef float real32_T;\r\ntypedef double real64_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           real_T, time_T, ulong_T.                        *\r\n *===========================================================================*/\r\ntypedef double real_T;\r\ntypedef double time_T;\r\ntypedef unsigned int boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647L))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647L-1L))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFUL))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"}],"coverage":[{"id":"SimulinkCoverage","name":"Simulink Coverage","files":[]},{"id":"Bullseye","name":"Bullseye Coverage","files":[]},{"id":"LDRA","name":"LDRA Testbed","files":[]}],"features":{"annotation":false,"coverage":true,"profiling":true,"tooltip":true,"coverageTooltip":true,"showJustificationLinks":true,"useMWTable":false,"showProfilingInfo":true,"showTaskSummary":true}};