.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000010010000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000011111000000000
000001111000000001
000000000000001110
000000000000110000
000000000000000100
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 7 0
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 8 0
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000110010
000000001000010000
000000000000000100
000011010000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000010000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000011010000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000111000000000
000000001000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000001111000000010
000100000000000000
000001110000000001
100000000000000001
000001110000110001
000000001001010000
001100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000001110
000000000000111000
000000011000000100
000000001000000001
000000000000000010
000000000000000000

.io_tile 19 0
100000000000000010
100100000000000000
000000000000000000
000000000000000001
000000000001110101
000000000001111100
001100000000000100
000000000000000000
000010000000000000
100110110000000000
000000000000001100
000000000000001100
000011010000000100
000000111000000001
000000011000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000011001
000000000000000010
000011010000000000

.io_tile 23 0
000000000000000010
001100000000000000
000000111000000000
100000001000000001
000000000001100001
000000000001010000
001100000000000100
000000000000010000
010000111000000000
001111110000000000
000001110001001110
100000000011111100
000001011000000100
000000000000000001
000000000000000001
000000000000000000

.io_tile 24 0
000000000000000010
000100000000000000
000001111001000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001011000000010
000000000000110000
000000000000000100
000000000000010001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000000000000111101001011110110000110000001001
000000010000000000000010000011100000110000110000000000
111000000000001000000000011111011100110000110000001000
100000000000000011000011110101010000110000110010000000
000000000000000111000000011101011010110000110000001000
000000000100001111100011111001010000110000110010000000
000000000000001000000000011001101110110000110000001001
000000000000001111000011111111010000110000110000000000
000001000000000111100000010111001110110000110000001000
000000000000000111100011110011100000110000110010000000
000000000000001111100111101101011110110000110000001000
000000000000001011000111100011000000110000110010000000
000000000000000001000010001101011100110000110000001000
000000000000000111100011101111110000110000110000000010
000000000000001111100111100011001000110000110000001000
000000000000001011000110000011110000110000110010000000

.logic_tile 1 1
000000000000000111100000001111111001000001000010000000
000000000000000000100011100111011010101001000000000000
000001000000000111100111001111001011010000110010000000
000010100000000000100000000101111110000000010000000000
000000100010000111000111000111111000101000010000000001
000001000000000111000000000111001111001000000000000000
000000001110000011100011101101001110100001010000000000
000000000000000111100000000111011100010000000010000000
000000000000000011100000001011111110101000000000000000
000000000000010111000000001101101111100100000000000001
000000001110000011100111001011101110101000010001000000
000000000000001111000000000011011000000000010000000000
000000000000000011100010000111101010101000010001000000
000000000000000000100011100011001111001000000000000000
000000001110000011100000001111001000100000010001000000
000000000000001111100000000111111111010100000000000000

.logic_tile 2 1
000000000000000000000011100000000001001111000010000000
000000000000000000000011100000001011001111000000000000
111000000000000111100011100101011111101000000010000000
100000000000000000100000001001011001100000010000000000
010000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010001011000101000000000000000
000000000000000001000011100101101101010000100010000000
000000000000000000000000001011101010010100000001000000
000000000000000000000011111111101001011000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000001100000100000100000000
000000000000000000000011100000000000000000000000000000

.logic_tile 3 1
000000000100000000000000000001100000000000000100000000
000000000010010000000000000000000000000001000000000000
111000000000000011100000000000011110000100000100000000
100000000000000000100000000000010000000000000000000000
110000000000000111000000001011111111010101000000000000
110000000000000000100000000011111010111110000000000000
000000001010000001100011111011011101010100110000000000
000000000000000000000110001101001111100100110000000000
000000000010001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000000110000101000000000000000100000000
000000000000001001000000000000000000000001000000000000
000000000000100000000011101000000000000000000100000000
000000000000000000000100001101000000000010000000000000
110001000000100000000011100000000000000000000100000000
100010100001010000000010000011000000000010000000000000

.logic_tile 4 1
000000001010000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000111101101111100010010000000000001
000000000000000000000000001001001101000111100000000000
000000000000000000000000001001101101000100110000000000
000010100001000000000000000101111100010000100000000001
000001000000000111100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000111101001101101001100100000000000
000000000000000000000000000011111010010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111100100100000010000000
000000000000000000000000001001001101100000100000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000010100000000101000000000011111100110000010000000000
000001000001000000100010110011011010010000000010000000
000000000000000000000000000011101011010100000010000000
000000000000000000000000001111001100011000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000100001000111100000000000000000000000000000
000000000000011001100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000001100000111111110000000100

.logic_tile 8 1
000000000000100000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 12 1
000001000000000000000110000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000001
000000000000000000000000000000001000001111000000000000
000000000110000000000000000111111000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000001000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000

.logic_tile 13 1
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000010110100000000000
000000000000000101000000001011000000101001010000000000
000000000000000000000010100111100000010110100000000000
000000000000000000000100000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000100000000001101000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000000000110000000
100010100000000000000000000000100000000001000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001100000100000000000000000000000000000000000000000
110010000000010000000010110000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001111000000000000001011000000000000000000
000000000010000000000111000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000001101000000000010000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000110
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000111011100000001010000000000
000000000000000000000000000101100000010111110000000010
111000000000000000000011100000000001000000100100000000
100000001100000000000000000000001101000000000000000000
010000000000000001100111110000011000000100000100000000
110000000000000000000110000000010000000000000000000000
000000000111000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011100011100000011100001001110000000000
000000000000001001100000001101001111000110110000000000
000000000000000000000011100000011110000100000100000000
000000100000000000000011110000010000000000000010000000
110000000000000000000011100111000000011001100000000000
100000000000000000000111101011101111010110100000000000

.ramb_tile 19 1
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111010000000000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000001010000000000000010011011110010100000010000000
000000000000000000000011100111000000111101010000000000
111000000000100000000000000000000000000000000100000000
100000000001000000000000000111000000000010000000000000
010000001010000000000000000011000000000000000100000000
010000100001010000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000011100111000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000101000000000000000000000000000000000000000
100000000001010111000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000010110101101001010110100000000000
000000000000000000000111110101011101100001010000000000
111000000000000101000110011001101010100000100000000000
100000001100000000100010000001111101100000000000000000
010000000000000001100010101001101111100000000000100000
010000000000000000000100000101011111100000010000000000
000000000000001001100000000111111100101001010000000000
000000001110000001000000001111110000101000000000000000
000001000000000000000110000000000001010000100000000000
000000000000000000000000001111001111100000010000000000
000001000001011000000000010011100001010000100000000000
000000101010100011000011010000101111010000100000000000
000000000000000000000011101001111011111001010100000000
000000000000000000000010010011101010111111110000000000
110000000000000011100011111001100000010000100000000000
110000000000000000000010000001101101000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001100010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000001010000000000111100000000000000000000000000000
110000000001010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000

.logic_tile 23 1
000000000000000111100000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000010111001111000001000000000000
000000000000001001000011100001101100010010100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000001010000000000000001011101011000100000000000000
000000100000000000000011101111011100101100000000100000
000000000000000011100000001011011010000000100010000000
000000000000000001100000000011111000010000110000000000
000000000001010001000111101101011101101000010000000001
000010100000100000000000000001101001000000010000000000
000000000000010000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000

.logic_tile 24 1
000000000000000000000010000011101010010000110000000000
000000000001010001000110000111101011000000010001000000
000000000000000000000111101001011011110000010000000000
000000000000001001000000001011111001100000000000100000
000000001000000111100111100011111011100000010000000000
000000000001000001100100001101101000010100000001000000
000000000000000111100011101001011011101000010010000000
000000000000000001100100001001001101000100000000000000
000001000000000101000010100001011100100000010000000000
000010000000000001100100000011111011100000100000000100
000000000000000001000111001101011111000000010010000000
000000000000001001100100000011101101001001010000000000
000000000000000001000000000011001100111101010000000001
000010100000000000000000000000010000111101010000000000
000000000000000001000000001011101011101000010000000000
000000000000000000000000001001001101000100000000000100

.ipcon_tile 25 1
000000110000001111100111101011011110110000110000001000
000001010000001111100000001011110000110000110001000000
111000000000001011100111101101011110110000110010001000
100000000000001111100011100011100000110000110000000000
000000000000001000000111100001001110110000110000101000
000000000000001111000100001011110000110000110000000000
000000000000000011100011101111111000110000110000001000
000000000000000000100011101101110000110000110001000000
000000000000001111100111011001011000110000110000001000
000000000000001111100111010101000000110000110000100000
000000001110000111000000011001111100110000110000001100
000000000000000111000011000111000000110000110000000000
000000000000000000000000010001101010110000110010001000
000000000000010000000011010001100000110000110000000000
000000000000100111000011110101101100110000110000001000
000000000001000111000111000011100000110000110000100000

.ipcon_tile 0 2
000000000000000111100010000011011000110000110000001000
000000000000000111100110001111010000110000110010000000
111000000000001111100011100001011010110000110000001000
100000000000001111100000001001010000110000110001000000
000001000000000111100011101001111110110000110000001000
000000000000000111000100000111000000110000110000000010
000000000000000111100111101101011010110000110000001000
000000000000000000000111111111100000110000110000000010
000000000000000111100000000101111100110000110010001000
000000000000000000000000000111110000110000110000000000
000000000000000111000111000101001000110000110000001000
000000000000001001100000000111010000110000110010000000
000000000000001011100111001001011100110000110000001000
000000000000000011100000001111000000110000110001000000
000000000000001011000011100001111100110000110000001000
000000000000000111100111100101000000110000110010000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000001111011111000000010000000000
000000000000000000000000001111111011000110100010000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000001101011011101000010000000000
000000000000000000000010001111001011000100000010000000
000000100000000000000000000101111111000100000001000000
000001000000010000000000000111111110101100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000001110011100011100000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000100000000000111100111010000000000000000000000000000
000100000000000000000111110000000000000000000000000000

.logic_tile 2 2
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
111010100000010000000000010101100000000000000110000000
100001000000100000000011110000000000000001000000000000
010000000000100000000011100000000001000000100100000000
110000000000000000000100000000001001000000000000000000
000000000000100111100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000101000000010000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000000000000000000000000001000000100100000000
000000001100000000000000000000001101000000000000000000
110000000000000001000000000000000000000000000000000000
100010100001000000100000000000000000000000000000000000

.logic_tile 3 2
000010000000000101000010110000001110000100000100000000
000000000000000001000010100000010000000000000000000000
111001000000000001100000000111101010110010100010000100
100000100000000000000000000101101001110010010000000000
010000000000001001000011100001011000001001100000000000
110010100000000101100110101011001010010110110000000000
000000000110000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010010011100000000000000100000000
000000000000010000000011110000000000000001000000000000
000000000110001001000000000001000000000000000100000000
000000001101010001100000000000000000000001000000000000
000100000010001000000000001011001110011001110000000000
000000000000000001000011100011101010001001010000000000
110000001110010000000011100101001001101111010000000110
100000100000100000000100001101011011000010100000000000

.logic_tile 4 2
000000000110000101000010101111111101000100000000000000
000000000000011101100111101111011100001101000000000000
111000000000001011100111100111011001001000010110000001
100000001010000001100100000111001111111111110001000100
010000000000001001000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000111100000001001001111011101010110000101
000000000000001101100000000001001010111010100001000100
000000000010000101000110001011001111101100010000000000
000000000000000000000000000111111100011100010000000000
000000001010000000000110000101001111011101010110000001
000010100000000001000000000101001110110101010000100100
000000000000001001000000001011011001000100000000000000
000000000000101011000011000001011100001110000000000000
000000000000001001100010110101101110011101010111000011
000000100000000101000010000001001001110101010000100000

.logic_tile 5 2
000000000000000101000000011001101010010110100000000000
000000000111010000100011111001110000010101010000000000
000000000000000000000010100000001000010111000000000000
000000000000001111000110110001011110101011000000000000
000000000000000101100110110011011010101010110000000000
000000000000011111000011111101001001101001110000000000
000000000000001101100000000101111000111110100000000000
000000000000001011100000000101000000010110100001100000
000000001010001001100000000111011010111001010000000000
000000000000000001000000001001001010100010100000000000
000000000001000000000000001101001100111110100000000000
000000000000000000000000000101001011110100010000000000
000000001010001001000000001000001010110110100010000100
000000000000001111100000000101001110111001010000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000001000000000000000000000000000000000000
000010001111000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 7 2
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000111001000000000100000010000000000
000010100000000000000100001001001110010000100000100000
000000000000000000000000000001100000101001010000000000
000000000000000000000000001111100000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000000000000000000101100001000110000100000000
000000000000000000000000000000001010000110000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110001001100000000000110000101111111000100100100000001
100010100000000000000000000000011010000100100000000000

.logic_tile 12 2
000001001010000000000000000001100000000000001000000000
000000100000000000000000000000000000000000000000001000
111000000000000101000110000000000001000000001000000000
100000000000000000000000000000001010000000000000000000
000000000000010000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000101000000000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000001000000000000000000010101101000001100111100000000
000000100000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010000001110001000000000000000001001001100111100000000
000000000000000001000000000000001001110011000000000000

.logic_tile 13 2
000000000000000000000000010000011000000011110000000000
000000000000000000000010100000010000000011110000000000
000001001000000101100110100000001110000011110000000000
000010000000000000000000000000000000000011110000000000
000000001110000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000001100000000000000000111000000010110100000000000
000100000000000000000000000000100000010110100000000000
000000000000000000000000000000000000001111000000000000
000000000001001101000010110000001101001111000000000000
000000000001010000000000000000001100000011110000000000
000000000000101101000000000000000000000011110000000000
000000001000000101000010100000011000000011110000000000
000000000001010000100100000000000000000011110000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 14 2
000000000000000000000000000111100000000000001000000000
000000000000000111000000000000101010000000000000001000
000000000001000000000110110011100001000000001000000000
000000000000000000000010100000101010000000000000000000
000000001010001111100000000001100001000000001000000000
000000000000000101100000000000101010000000000000000000
000000000000010111000000000111100000000000001000000000
000000000000100111000000000000001101000000000000000000
000000000000000101100110010111100000000000001000000000
000000000000000000000110100000001000000000000000000000
000000000000000101100000010001100000000000001000000000
000001000010000000000010010000101100000000000000000000
000000000110000001100000000011100000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000001001000000000011000000000000001000000000
000000000001001001000010000000101010000000000000000000

.logic_tile 15 2
000001000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
111000100000000000000000000111000000000000000100000000
100000000000000000000000000000100000000001000000100101
110000000010000000000000000111100000000000000100000001
010000000000000000000000000000100000000001000000000100
000000000000000000000000000000011111000000110000100000
000000000000000000000000000000001101000000110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000010111000011101000000000000000000110000001
000000000000100000000000000011000000000010000000000001
000000000000000000000111100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000

.logic_tile 16 2
000000001000000000000110010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
111000000000000000000000000111000000101001010000000000
100000000000001111000011100111000000111111110000000000
010000000010000000000000000000011110000100000100000000
010000000000010000000011000000010000000000000000000000
000000000000000000000000000011101100000010000000000000
000000000000000000000000001011001100000000000000000000
000000000000001001100110100011101011100011110010000100
000000000001011011000000000000011111100011110000000000
000000000000001111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000000011000000000000000100000000
000000001010000101000000000000000000000001000000000000
010000000000000000000011110001100000100000010000000000
010000000000000000000110100000101001100000010000000000

.logic_tile 17 2
000000000000000000000000000001101011000000100100000000
000000000000001101000010110011101100010100100001000000
111000001110000000000011101111011010000010000100000000
100000000000001001000000001001001010100001010000000000
000000001010001111100110000000000000000000000100000000
000000000000000111100000001011000000000010000000000101
000000100000000101000000001001101010010000000100000000
000000000000000000100000001001011010101001000000100101
000000000000001111000000011101011000000001110100000000
000000000000000001000011010011011110000000100001100000
000000000000001000000000000101001000000111110100000100
000000000000000001000000000000011100000111110000000000
000000000000100001100000000000011000000011000100000000
000000000000010000000000000000011000000011000000000000
000000000001000001100000000111100000000000000100000100
000010100000100000100000000000000000000001000000000011

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000100000000011100000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000001001010000000000000000000000000000000000000000

.ramt_tile 19 2
000000000100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000100000000000000101000001000000001000000000
000000000001010000000011110000101101000000000000001000
111001000000000001100000000111101001001100111000000000
100000100000001101000010110000001110110011000000000000
010000000110000000000000011101101001011110111000000000
010000000000001101000011101111101100010010000000000000
000000000000001011100000011111001001011110110000000000
000000000000000111100010011011101110010010000000000000
000000000000000101000000000000001101111100110000000100
000000000001000000000010010000001000111100110000100010
000000000000000000000010111011011001111001010100000000
000000000000000001000010100001111101010110000000000000
000000000000000001100110101001101010011100000000000000
000000000000000000000000001111001110000100000000000000
010000000000000001100010101000011000110100110010000000
110000000000000001000000000101001100111000110000000000

.logic_tile 21 2
000000000000100000000110110111100001000000001000000000
000000000000010000000010100000101010000000000000001000
111000001100000101100010111001101001001110011000000000
100000000000000111000110101001001011011011000000000000
010001001000000000000011111001101000001110010000000000
110010100000010101000110000001101111100111000000000000
000000000000000101100000000000011110011111110100000000
000000001110000000000010100111011010101111110000000000
000001000000000000000000010001001111100000000000000000
000000000000001101000011011001111001000000000000000000
000000000000100001100000001111001110000010100000000000
000000000001001001000000000001100000000000000000000000
000000000000000101100110010011111010000001010000000000
000000000000000111000010100000010000000001010000000100
110000000000000000000110010011001100101001110000000000
010000000000000000000010001001101011010101110000000000

.logic_tile 22 2
000000000010000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000010111001110101001000100000000
100000000000000000000010100111011111101110000001000000
010000000000001000000000000101011101001110100000000000
010010000000011111000011100111111001110001010000000000
000000000000000000000000001000011110111001000000100000
000000001110000101000000000101011010110110000000100000
000000000010100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001100000000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000100001100111010000000000000000000000000000
000000000000000001000110000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.logic_tile 23 2
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000001011110000000000000000
000000000000000000000000000000011110110000000000100000
000001000000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000011101000000101001010000000001
000000000000000000000011101101100000000000000000100000
000000100100000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000011100000000000000000000000000000
000010101000000000000100000000000000000000000000000000
000000000000000111000010001011001101100000000000000000
000000000000000000100100001001101101110100000001000000
000000001010000000000010000000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000000000000000010011001111101001000000000000
000000000000000000000011011001011110100000000000000100
000001000000001000000000010101001110010000110000000000
000000000000000111000011001011111100000000100000000100
000000000000000000000010000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000010000000000111000101111110000100000000000000
000000000000001001000010011011111011011100000000000001
000000000000001000000000001011001100001000000000000000
000000000000000011000011110001011110001001010000000001

.ipcon_tile 25 2
000010100000000000000000001111111010110000110010001000
000001000000000000000000001101110000110000110000000000
111000000000001111100011100001101100110000110000101000
100000000000001011000100001111000000110000110000000000
000000000000100111100111100011111100110000110000101000
000000000000010000100100000111100000110000110000000000
000000000000001111000111100111011100110000110010001000
000000000000001011100111101011110000110000110000000000
000000000101011111000111111111011000110000110000001000
000000000000000111000011110111000000110000110000000100
000000000000001011100011111101001010110000110010001000
000000000000000111100111010111100000110000110000000000
000000000001001111000011111001101100110000110000001000
000000001110101111100111010011100000110000110010000000
000000000000001011100000011011011010110000110000001000
000000000000000011000011110101100000110000110010000000

.ipcon_tile 0 3
000000000000001111000111101111011100110000110000001000
000000000000001111100100001001100000110000110000000010
000000000000000000000111011011111100110000110000001000
000000000000000000000111101101010000110000110000000001
000000000001001111100111100101101100110000110000001000
000000000000001111100100000001000000110000110000000010
000000000000000011100011110101101010110000110000001000
000000000000000111100011100101000000110000110000000010
000000000000000111000000001001001110110000110000001000
000010000000000000100000001001100000110000110000000010
000000000000000111000000011101001110110000110000001001
000000000000001111100011011101110000110000110000000000
000000000000000000000011100001011000110000110000001000
000000000000001111000111010001010000110000110000000010
000000000000000001000000000101111110110000110000001000
000000000000000000000000000101100000110000110000000100

.logic_tile 1 3
000000000000010000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000000000010010000101100000000000000000000
000000000000000000000010100011001000111100001000000000
000000000000001001000100000000000000111100000000000000
000010000000000000000000000111100000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000001010000000011001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010000000000000000000000101000000000000001000000000
000001001110000000000000000000101100000000000000000000
000001000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000001000000000101000000010110100000000000
000000000000000000100000000000100000010110100000000000

.logic_tile 2 3
000000000000000101000000010000000001000000001000000000
000000000000010000100010100000001011000000000000001000
000010101010000000000110100000000001000000001000000000
000011100000000000000000000000001100000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001101000000000000000000
000011000110000001100010100000000001000000001000000000
000011000001010000000100000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000010000000000101100010100011101000111100001000000000
000001001100000000000111000000100000111100000000000000
000000000100000000000000000111101001011100000000000010
000000000000000000000000000000001111011100000010100111
000000000000010101000010101001011011111000110000000000
000000000000101001100100001011101110011000110000000001

.logic_tile 3 3
000000000000000000000000000011001101100111010000000000
000000000000000000000010101001101100010010100001000001
111000000000000000000000000001100000000000000100000000
100000000000001101000010100000000000000001000000000000
110000000010000000000000010000000001000000100100000000
110000000000000000000010000000001101000000000000000000
000001001010000000000000010111100000000000000100000000
000010000001010000000010000000000000000001000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010011100000000000000001001111000000000000
000000100000100001000010010000001110001111000000000000
000000000000000000000111100011100000000000000100000000
000000000000010000010000000000000000000001000000000000
110100000000001101000000000001111101101010000000000001
100000001100001011000000001101101011101011010000000001

.logic_tile 4 3
000010000000001111100010100011011110100001010000000000
000000000000000001100000001111001010110101010000000000
111000000110000000000000011001111010000000100000000000
100010100000000000000011110111101101001001010000000000
010000000000000101010111000001011111000001100000000000
110000000000000000010100000111101101000010100000000000
000010000001010101000000001111001100111000110000000000
000000000000100000000000000111111100100100010000000000
000000000000000011000110000111111111000000100000000000
000000101010000001000011110001101110000010110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000111000110110011011110100001010000000000
000000000000100000000010110011001101110101010000000000
000000000001011101100010010111100000111001110110000101
000000000000000111000110101111101000100000010000000000

.logic_tile 5 3
000000000000001101000011110011001011000101000000000000
000010001100000001100010100101001011001001000000000000
111000000000000101000111010000001100010110110110000000
100000000010001101000110101111011001101001110011000101
010000000000000111100111101011111001111111000000000000
110000000110001101000110101011001111110110000000000000
000000000000001101000111000001011011001100110110000000
000010001100000011100000000101001010111100110001100001
000000000001010001000000010011101011111111000000000000
000000001110000000000011001111011111110110000000000000
000001000000001011100000001001011001011001110110000101
000000000000000001000010000111111010110110010001000000
000000000100000000000010010001111101001111010100000100
000000100000000000000110000000101100001111010000100101
000000000000101000000111100000011001100011110100000001
000000000000001011000100000001001010010011110011000101

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000011000000011110000000001
000000000000000000000000000000010000000011110010000000
000000000000100000000010101000000000010110100000000000
000000000001011101000100000101000000101001010010000000
000000000000000000000000001000000000010110100000000000
000000000000000000000010110101000000101001010010000000
000000000000000101000010100000000000001111000000000000
000000000000000101100000000000001011001111000010000000
000000000000000000010000001000000000010110100000000000
000000000000000000000000000001000000101001010010000000
000000000000100000000000010011100000010110100000000000
000000000001010000000010100000100000010110100010000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000010000000
000000000000000101100000000101100000010110100000000000
000000000000000000000000000000100000010110100010000010

.logic_tile 12 3
000000000000000000000000000111001000001100111100000000
000000000001010000000000000000000000110011000000010000
111000000000100001100110000101001000001100111100000000
100000000001000000000000000000000000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000100000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000101000000000000000001001001100111100000000
000000000001000001000000000000001000110011000000000000
000001000110001000000110010111101000001100111100000000
000010000000000001000010000000100000110011000000000000
010000000000000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000010000000

.logic_tile 13 3
000000000110000000000011100001000000000000001000000000
000000000000000000000100000000101101000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000110001111100111100101000001000000001000000000
000000000000001111000000000000001101000000000000000000
000000001110001111000000000101000001000000001000000000
000000000000000111100011110000101011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000001001111000011110000001010000000000000000000
000000000000000111000011100011100001000000001000000000
000000000000001111000111110000001101000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000000000000010010011000001000000001000000000
000000000000000000000011100000001010000000000000000000

.logic_tile 14 3
000000000010000111100000000101000001000000001000000000
000000000000000000000010010000101110000000000000010000
000000000000100000000111000011100000000000001000000000
000000000001010000000110010000101100000000000000000000
000000000001100000000000010111100000000000001000000000
000000000000000000000011110000001001000000000000000000
000000000000100000000000000111000000000000001000000000
000000000001000000000000000000101111000000000000000000
000000000000000001100110110001100000000000001000000000
000000000000100000100010010000101101000000000000000000
000000000000100000000000000111000000000000001000000000
000000000001010000000011110000001000000000000000000000
000000100000001001000110010111000001000000001000000000
000010100000000111000111010000001111000000000000000000
000000000000001001100111100001100000000000001000000000
000000000000001001100100000000101101000000000000000000

.logic_tile 15 3
000000000000000000000011100011001010111101010000000000
000000000000000000000011100000000000111101010010000000
111100000000000000000110000000000001001111000000000000
100000000000000000000111110000001011001111000000000000
000100000011000000000000000011111001100000110100000000
000000000000000111000000001011011100110000110000100000
000000000000000011100000000000011000000011110000000000
000000000000000000000011100000010000000011110000000000
000001000001000101100000010000000000010110100000000000
000010000000000000000010100111000000101001010000000000
000000000100000001000000000000000000010110100000000000
000001000010100001000000001111000000101001010000000000
000000000010000001000000010000000000001111000000000000
000000000000100000000011110000001001001111000000000000
010000100000000000000000000000000000001111000010000000
110000000000000000000000000000001001001111000000000000

.logic_tile 16 3
000000000000000111100000000001100000000000000100100000
000000000000000111100010110000000000000001000001000000
111000000010000001000010111101100001000000000000000000
100000000000000111100010011001001011000110000000000000
010000000000000001100000001001011110101000000000000000
010001000000000000000011101001000000010110100000000000
000000000000000001100000010000000000000000100110000000
000000000110010000100010010000001011000000001001000001
000000000000000000000000010000000000000000000110000000
000000000000000000000011000001000000000010000001000010
000001000000100000000110101101011101110010110000000100
000010100011000101000000001011001111110000110000000001
000000000001010000000000000000000001000000100110000000
000000000000000000000000000000001000000000000001000001
110000000000000000000000000011000000000000000100000000
100001001000001001000011100000100000000001000011000001

.logic_tile 17 3
000000000000000101000000000101011011000111000000000000
000010100000000101100000000001011111000001000000000000
111010100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001010000000000011111001001011110110110000000000
000000000000000111000010100111001011110101110000000000
000010000001010000000011100000000000000000000000000000
000001000000000000000110100000000000000000000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000101100000000000000000000001110010100000000000000
000000000000000001000000001101000000101000000000000000
000000000000000001000010000001011110010100000100000000
000000000110000000100100001101011111100000010000100000
110000000000010001000110011011000001000000000000000000
010000000000000111000010000111101011100000010000000000

.logic_tile 18 3
000000001000000001100000001001000001110110110100000001
000000000000000000000011101101001010101001010011000011
111000000000010000000000000101101110111101010100000000
100000000010000000000000001111010000010100000010000001
110000000000010000000000001011000000111001110110000000
010000000001000111000010110101001100100000010010000000
000000000000001001000110000000011011110110100110000111
000000001100000001000011111101001101111001010000000000
000000000000000001000110010001011100101011110110000000
000000000000000001000011111001000000000011110000000001
000000000000000001100111000101101001010110000000000000
000000000000000000000100001011011101111111010000000000
000010000100000000000010011101111010111110100100000110
000000000000000000000010000101100000010110100000000001
000000000000000000000000000101101000010111010000000000
000000000000000000000000000101011111101011010000000000

.ramb_tile 19 3
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 3
000000100000000000000111100011111110000010000010000000
000000000000000000000100000000011111000010000010100101
111010000000001001100000000011100000000000000100000000
100001000000000001000000000000000000000001001010000000
110010000000000101000010110111111101010000110000000000
010000000000000000000110001111101111100000010000000000
000000000001000101000000010001100000000000000010000000
000010100000000000000010011101001001100000010001000000
000000000000000001000000000101100000000000000000000000
000010000000001111000010011101100000010110100000000000
000000000000000101000000011101100000001100110000000000
000000000000100001000011111101001100110011000000000000
000010100000001000000010100001111110101001110000000000
000010000000000001000000001111011010101000010000000000
110000000000000111100110101011101100010111110010000000
110000000000000000100010100011101110100010110000000000

.logic_tile 21 3
000000000000001101000111100001001111110100010010000001
000000100100000101000110100000101011110100010000000000
111000000000000101000000000011100000010110100010000000
100000000000001101100010100101100000111111110011100110
110000001000010001100110000001011000010010100000100000
110000000000101101100000001011001000100010010000000000
000000000000100101100111101111111010010000110000000000
000000000000010101000010110011101000000000010000000000
000000000000000000000000010101111000000000000000000000
000000000000000000000010010101101001000000010000000000
000000000000101001100111001101011101000110000000000000
000000000001000001100011111011101010000001000000000000
000010100000001000000011101000000001110110110010000000
000000000000000101000100001001001000111001110000000000
110000000000000111100110000111111010000010100100000100
110001000000100000100000000000110000000010100000100000

.logic_tile 22 3
000000000110000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000110000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000

.logic_tile 23 3
000010000110000000000000000000000000000000000000000000
000011101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000111100000001101111100110000110000101000
000000000110000000100000001111000000110000110000000000
000000000000000011100111011001111100110000110000101000
000000000000001011000111011011010000110000110000000000
000000000000000111000000000101001100110000110000101000
000000000000000111000000001111000000110000110000000000
000000000000001011100011100101011100110000110010001000
000000000000001111000000000001000000110000110000000000
000010100000000111100000001001101110110000110000001000
000001000000000000100000001111010000110000110000100000
000000000000000111100011101101101110110000110000001000
000000000000001111100111001011000000110000110000000100
000010000000000111000111100111111000110000110000001000
000000001110000000000011101111010000110000110000100000
000000000000001000000011100001111010110000110000001000
000000000000000111000100000001110000110000110010000000

.ipcon_tile 0 4
000000000001010000000000000000011100110000110000001000
000001001000000000000000000000010000110000110000000001
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000010000110000110001000000
000000100000000000000000000000011100110000110000001000
000001000000100000000000000000010000110000110000000010
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000010000110000110000000010
000000010001000000000000000000011110110000110000001000
000001011000000000000000000000000000110000110000000010
000000010000001000000011100000011100110000110000001000
000000010000000111000000000000000000110000110010000000
000010010000000000000000000000000000110000110000001000
000000010110100000000000000000000000110000110000000010
000000010000001000000011100000000000110000110000001000
000000010000000111000000000000000000110000110000000010

.logic_tile 1 4
000000000001000000000110010000000000000000001000000000
000000000000000000000010000000001100000000000000001000
111000000110000000000000010101000000000000001000000000
100000000000001001000010010000101111000000000000000000
000000000000000000000110001101101001001101100000000000
000000001000000000000000001001101101011000110000000000
000010000000000000000000000001111111001110100100000000
000001000000000101000010100000011110001110100000000000
000000010000000000000000001001011010010001110000000000
000000010000001001000000001001101100011101000000000000
000000010000000001000000011000000000010110100000000000
000000011110000000000010001111000000101001010000000000
000000010000100000000010000000001111010011100100000000
000000010000000001000010001001001111100011010000000000
000010110000001000000010011101001111000010000000000000
000001010000000001000110000011111111000000000000000010

.logic_tile 2 4
000000000000001000000000001111011011110101010000000000
000000000000000001000000001001111010111000000000000000
111000000000001000000010000000000000010110100000000000
100000000100000001000110100111000000101001010000000000
110000000000001000000000011011111101010111100000000000
010000000000000001000011110011101101000111010010000000
000000000000000111100000010000000000000000000000000000
000000000000000000010011110000000000000000000000000000
000000010000000000000110110001101011000101000000000000
000000010000000000000111011111101001000110000000000000
000000010000000001000111010000000000000000000000000000
000000010000001011010111000000000000000000000000000000
000000011110001101000010000011001011011101010101000101
000000011100001011000011100001111000110101010011100000
000000010000000000000000000111000000010110100000000000
000000010000000000000000000000000000010110100000000000

.logic_tile 3 4
000000000000000000000000001011111010001111000100000001
000000000000000000000000000101001010001111010000000001
111000000000000000000000000011111011010111100000000000
100000000000001111000000001111001010001011100000000000
010000000100000001110111100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000100000000011100000001001111010010111100010000000
000001000000000001100000000101001101000111010000000000
000001010000000000000110101000000000000000000101000000
000010110000000000000100000011000000000010000011000000
000000010000001011000000000000001011001011110110000000
000000010000001101000000001111001010000111110001100000
000000010000000000000110010101100001010110100110000000
000000010000000000000011001111001000111001110010100100
000000010000000000000000000000000000000000100100000000
000001010000000000000000000000001101000000000011100000

.logic_tile 4 4
000000000110000000000000011000011100001011110100100000
000000000010000000000011111111011100000111110011100000
111001000110000111000010100011011011000011110100000000
100010001010001111000000000111011100000111110010000000
010000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000110001011011101011111000100000000
000000100000000000000000000011001110001111000010100000
000100011010000000000000000101011001111101100000000000
000000010000000011000010101011001000101001100000100000
000001010000000001000110001000000000000000000110000001
000010010000001011000000001001000000000010000010000000
000000010000101111100000000111100000010110100100000000
000000010001011011000000000011001110110110110011100000
000000010000000000000111001011011111010111100000000000
000000010110001111000100000011011001001011100000000000

.logic_tile 5 4
000001000001000000000111001101111000100000010000000000
000000000001100111000000001011111100111101010000000000
111000000001000000000111001011101010010000100000000000
100010000100100000000011101101101001101000000000000000
110000000100100101000000010101000000000000000100000000
110000000001011101000011100000100000000001001000000011
000001000000000111000010110000000001000000100100000000
000000000000000000000011110000001111000000001010000000
000000110000001111100111000011101011111110110000000000
000001010000001011000100000001101110010100100000000000
000000011100000111000110000001111011110101100000000000
000000010000000000000011111011101100110110010000000000
000000010010000000000010010111000000000000000100000000
000000010000000000000011110000100000000001001000000000
110000010110000111000000010101100000001100110000000000
100000010000000000100010110000101100110011000000000000

.ramt_tile 6 4
000000000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101010100000000000000000000000000000
000001100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000010110001000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000

.logic_tile 7 4
000000001000000000000000011001101011011111000100000001
000000000000000000000011111101111001001111000010000100
111000000000000000000111110000000000000000000000000000
100000000000000000000111110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000000110000010000000000000000000000000000000000000000

.logic_tile 8 4
000000100110000000000000000000000000000000000000000000
000000101101000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000001111000100000000
100010100000000000000000000000001101001111000000100100
000000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000110000000000000010000000000000000000000000000000
000000010000100000010000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000110000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000001000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001010000011110000000000
000000100000000111000000000000000000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000001000000000010110100001000000
000000010000000000000000001111000000101001010010000000
000000010000100000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000011000000000010110100000000000
000000010000000000000010101101000000101001010010000000

.logic_tile 11 4
000000000010100000000000010000000000000000001000000000
000000000000010000000010000000001110000000000000001000
111000000000001000000000010101100000000000001000000000
100000000000000001000010000000100000000000000000000000
000001000000000000000110000000001000000100101100000000
000010000000000000000000001111001001001000010000000000
000000001010000001100010000101001000010100001100000000
000000000000000000000000001011100000000001010010000000
000000010000100000000111100000001001000100101100000000
000000010001000000000000001111001000001000010000000000
000000010000100000000110000101101000010100001100000000
000000010000000000010000001011000000000001010000000000
000000010000000001000111100000001001000100101100000000
000010110000000000000000001111001001001000010000000000
110000010000000000000000000000001001000100101100000000
100000010000000000000000001011001101001000010000000000

.logic_tile 12 4
000010101000000001100000010101001000001100111100000000
000001100001000000000010000000000000110011000001010000
111000000000000001100000000000001000001100111110000000
100000000000100000000000000000001000110011000000000000
000000000000001000000000000000001000001100111100000000
000000100000000001000000000000001001110011000010000000
000000000000001000000000000111001000001100111110000000
000100000000000001000000000000100000110011000000000000
000000010000100000000000000101101000001100111101000000
000010010001010000000000000000000000110011000000000000
000000011110000000000110010000001001001100111100000100
000000010000000000000010000000001000110011000000000000
000000011110000000000110000000001001001100111100000000
000000010000000000000000000000001101110011000001000000
010000010001000000000000000000001001001100111110000000
000000110000000000000000000000001101110011000000000000

.logic_tile 13 4
000000000000000000000011110101000000000000001000000000
000010100001000111000111110000001011000000000000010000
000000100000000000000111010001000000000000001000000000
000001000000000000000111010000001011000000000000000000
000010100000001000000111000111100000000000001000000000
000000000001011111000011100000101001000000000000000000
000000000000000000000011100111100001000000001000000000
000000000000000000000111100000101101000000000000000000
000001010000000000000111000011000001000000001000000000
000010010000000000000000000000101011000000000000000000
000000010000000000000010000111000000000000001000000000
000000010000000001000000000000001001000000000000000000
001000010000100111000000000101100001000000001000000000
000000010000010000100000000000101100000000000000000000
000000010000100000000010010001100001000000001000000000
000000010001000000000011110000101001000000000000000000

.logic_tile 14 4
000000000000001001100011100011000001000000001000000000
000000100000100111100010000000101011000000000000010000
000000000000000001100000010001100000000000001000000000
000000000000000111100010010000101001000000000000000000
000001000110000111000111100101100000000000001000000000
000000000000000111000100000000001010000000000000000000
000000000000001000000011100001000000000000001000000000
000000000000001001000111110000101000000000000000000000
000000010110000000000011000101100001000000001000000000
000000010000000000000000000000101000000000000000000000
000000011100000011100000010011100001000000001000000000
000000010000000000100011010000101000000000000000000000
000000011010000000000000000011100000000000001000000000
000000111101010000000000000000001000000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000101010000000000000000000

.logic_tile 15 4
000001000101000000000000010101100000000000001000000000
000010000000000000000011010000101101000000000000001000
000000000000001011000110000111100000000000001000000000
000000000000001011000100000000001010000000000000000000
000001000001101000000010000001100000000000001000000000
000010100010111001000000000000101111000000000000000000
000000000000001000000010110101100001000000001000000000
000100000000001001000010010000101010000000000000000000
000010010000000000000000000011100000000000001000000000
000001011100000000000011100000001001000000000000000000
000000010001000111000010100101000001000000001000000000
000000010000000000000000000000101110000000000000000000
000000010000010000000011100001100001000000001000000000
000000010000100000000000000000001000000000000000000000
000000010000000111100111100111100001000000001000000000
000000010000000111100100000000101101000000000000000000

.logic_tile 16 4
000000100000000000000000000000000000001111000000000000
000000001001010011000000000000001100001111000001000000
111000000001000111100000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000
010000000001010000000010000101100001110110110010000000
110000001100100000000000001111001011101001010000000000
000000000000100000000010000000000001000000100110000001
000000000001011001000100000000001000000000000001000000
000000010001001000000000000000000000000000000000000000
000000011110101111000000000000000000000000000000000000
000000011110000000000111101000000000000000000110000010
000000011110000000000000001011000000000010000001000000
000010111010000000000011101101100000101111010000000010
000001010000000000000100000111001111001111000001000000
110001010000000001000000000001000000010110100010000000
100010110000000000000000000000000000010110100000000000

.logic_tile 17 4
000000000000000000000000010000001100000100000100000000
000000000000000000000011100000000000000000000000000000
111000000001010000000000000000001100110000000010000000
100000000000100000000000000000001011110000000010000010
010011100001000000000000000000000000000000000000000000
010011000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001111110001111000000000101000000000000000000000000
000001010000000011000000000011100000101001010000000000
000000010001010000000000000111000000000000000100000000
000000010000100001000000000000000000000001000000100000
000000010000000111000000000000000000000000000000000000
000000010001000000100000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 18 4
100000000000100000000000001000011110001110100000000000
000001000100010101000000001101011110001101010000000010
111000000000000101000011100000011010000100000100000000
100000000000000000100100000000010000000000000000000000
000000000000000000000000000101011001010110110000000000
000000000110000000000010100001111110010101110000000000
000010000001000001100010111101100001011111100000100000
000000001000000000000110001111001011000110000000000000
000000010001010000000000000001100001000110000010000001
000000011000000000000000000000101110000110000000000000
000000010000000000000000000111000001100000010000000000
000000011100000000000000000000101000100000010000000000
000000010000010001100111101000000000000000000100000000
000000011100100000000000000101000000000010000000000000
000000010000000111000000010000000000000000000000000000
000001010000000000100011000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001110000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000011100000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
100000000000000101000011101000000000000000000100000000
000000000001000101100000001001000000000010000000000000
111000001010000101000000011101000000110110110000000001
100001000000000000100010000101001111101001010001000000
000000000000000001000000001001001000010110100000100000
000000000000000000100000000111010000101010100000000000
000000000000110000000000001111011101111100000000000000
000000000000101001000000001111111100110100000000000000
000000010000001000000011100000001001010111000010000000
000010110000000001000000000011011001101011000000000000
000000010000000101100000000000000000000000000100000000
000000010000000000000010010001000000000010000000000000
000000011010000000000110111011011000100001010000000000
000000010000000000000011001011101000000010100000000000
000000010000100001100000010000000000000000000000000000
000000010001000000000010100000000000000000000000000000

.logic_tile 21 4
000000000000100001100000000001111111111111110010000000
000000001010010000000000000111011101101111110011100100
111010000000001101000010111111111000101001010000000000
100001100000000011000010001001011101110110010000000000
110000000001010111100000011001001101000000000000000000
110000100000100000000011100001001101100000000000000000
000000000000000000000000000101000000100000010100100000
000000000000000000000000000000001011100000010000000010
000000011100000111100110000001111111011111100000000100
000000010000000000000000000111011101111111010000000000
000000010000000000000000010000001010000100000100000100
000000010001010001000011010000000000000000000001100010
000001010110000111100010000101000000000000000100000000
000010010000000000000100000101100000101001010000000000
110000010110000001100000001000011100010100000000000000
010000010000000000000011110001010000101000000000000000

.logic_tile 22 4
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000001000000000000000000001100110000110000001000
000000000000100000000000000000010000110000110000100000
000000000000000000000000000000001110110000110000001000
000000000000000000000000000000010000110000110000100000
000000000001010000000000000000001100110000110000001000
000000000100000000000000000000010000110000110000100000
000000000000000000000000000000001110110000110000001000
000000000000000000000000000000010000110000110000100000
000000010001010000000111100000011110110000110000001000
000000010000100000000100000000000000110000110000000100
000000010000000000000000000000011100110000110010001000
000000010000000111000000000000000000110000110000000000
000010110000000000000111100000000000110000110000001000
000001011010000000000100000000000000110000110000100000
000000010000000000000000000000000000110000110000001000
000000010000000111000000000000000000110000110010000000

.dsp0_tile 0 5
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000011000011101010011100000000000
000000001000000000000011100001011101100011010000000000
111000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000001000000010000000000000000000000000000000
010000000010000001000100000000000000000000000000000000
000000000000000000000000000000001110000100000100100000
000000000000000001000000000000010000000000000001100000
000000010000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000010110000000000000010000000000001000000100110000000
000001010000000000000011100000001110000000000000100100
000000010000000000000010000101011011101010110000000000
000000010000000000000000001101001101101001110000000000
000000010000001000000000000000000001000000100101000000
000000010000000011000010010000001111000000000010100000

.logic_tile 2 5
000100100000001001100000011011011101010111100000000000
000000000000000001000011111111111101001011100000000000
111010000000001000000000010001111000010111100000000000
100001000000001011000011010101011101001011100000000000
010000000001100000000000000000000001000000100110000000
010000000001110001000000000000001110000000000000100010
000000000000000000000000000000011000011110100100000000
000000000000000001010000000001011101101101010010100010
000000110000000000000011000101101101010111100101000001
000000010000000000000111110001011111101001010000000010
000000010000000000000010000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000100010000000000000000000011011100010110100110000000
000000010001010000000000000001110000111101010000000010
000010110000000001000111100111101100011111000111000000
000000010110000000100100001011111000001111000000000000

.logic_tile 3 5
000110101101000101100010000111001000100011110000000000
000000000000000000100010001001011111101001010000000000
111000000000000111000000011101000001000110000110000000
100000000000000000000010000011001111011111100000000000
110000000100101001100011100011111000111110100000000000
010000000000010001000000000000000000111110100000000000
000000000000000000000000000001011110110000110000000000
000000000000000000000010001011101010110000000000000001
000010110001011111000010010001111100111100010000000000
000000010000101011000110000011011011010100010010000000
000000010000010011100010011111111100101001010000000000
000000010000100000100010011101111100100001000000000001
000100010000000111000010000001011101100110100100000000
000000010000001001000010000101001001011010100010100000
000000011110000111100110000011101110100011110000000000
000000010000000000000010100111101111010110100000000000

.logic_tile 4 5
000000000000001111100010001101100001011111100100100001
000010000001010111100100000111101111101001010001000000
111001000000000000000011001111101110010111100000000000
100010100000000000000100001001101000000111010000000000
110000000000000001100000001000011000011111000110000000
010000100000001111000010011111011010101111000001000000
000000000000000000000000000111111111010110100100000000
000000000000000000010010010001011111010110110001000100
000010010110110011000000011001001010110101110000000000
000000010000000000100011111011101000100101010000000100
000000010000000000000000001011111110010111100000000000
000000010000000111000010101101011000000111010000000000
000001010000000011100000000001001101010110100100000001
000010110110000000000000000101001111101101010000000010
000100010000000001100110110000000000000000000100000000
000000010000000000000111001101000000000010000011100000

.logic_tile 5 5
000011100000010000000010110011111011101111010000000000
000011000100001001000011100101101100000111010000000000
111100000000100000000000010101001011111111100000000001
100010000001000000000010111011101110010110000000000000
000000001011000011100111100011111100100010110000000000
000000100000100011000100000001101001101011110000000000
000000000100000111000110000111011011010111100010000000
000000000000001111100010100101001011000111010000000000
000000010001010000000011100101001000101000000000000000
000000010000101001000000000000010000101000000000000000
000000011000000101110011110000011101001100000000000001
000000010000001001100010000000011011001100000000000000
000000010001000001000000001111011011101001010100000001
000000010000000000100011011101111001111111010010000000
000000110111010000000000000011011100101000000000000000
000001010100100111000000000000010000101000000000000000

.ramb_tile 6 5
000000001110100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001000000000000000000000000000000
000010000000100000000000000000000000000000
000001001010100000000000000000000000000000
000000100101010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011100100000000000000000000000000000
000001010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001110000000000000000000000000000000000
000011010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000010011111011100000110100000000000
000000000001010111000110000001101001001111110000000000
000000000000000001100000001111111111011100000000000000
000000000000001101000000001111101010101000000000000000
000001010000100111000011100000001101001100110000000000
000010010000010000100011100000011100110011000000000000
000000010001000011100000000101100000010110100100000000
000000010000001111100011100000000000010110100000000100
000000010000000000000110010111101010010100000000000000
000010111110000000000011011111011101001000000000000010
110010110000001111000010010101011100110111110010000000
100001010000000111000011110101111100010010100000000000

.logic_tile 8 5
000001000000000000000000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
111000000000000000000011010101111000101011110010000011
100000000000000000000011110000010000101011110001100001
010000000000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000111000000000000000000101100000100000010100000000
000000010000000000010000000000001111100000010000000000
000001010000000000000000000000000000000000000000000000
000010110000000000010000000000000000000000000000000000
000000010000001000000010000000000000000000000000000000
000000010001010111000100000000000000000000000000000000
110010010000000000000000000000011001100011110010000101
100000010000000000000000000111011001010011110011100101

.logic_tile 9 5
000000000000000000000000001101100000001001000000000000
000000000000000000000000001111101011101001010000000000
111000001000001111100000000001100000001001000000000000
100001000000000101000000000000001101001001000000000001
110001000000000111000010100000000000000000000100000011
110010000000000000000100000111000000000010001000000001
000000000000001000000000010000000000000000100100000000
000000000001000101000010000000001100000000001000000000
000001010000001011100011101111000000110000110000000000
000010010000000001000000000111001100100000010010000000
000000010110001011110000001111111101010111100000000000
000000010000000011000010000011111010001011100000000100
000000010000000111000011101011111000010111100000000000
000000010000001101110100000011001010000111010000000000
110000011000000111100111000000000000000000000000000000
100000010000100000100100000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100010000000
000000001000000000000000000000000000010110100000000000
000000000000000000000000000000000001001111000010000000
000000100001000000000000000000001111001111000010000000
000000100000000000000000000000000001001111000010000000
000000000000000000000000000000001111001111000000000000
000000010110000000000000010000000000001111000000000000
000000010000000000000010100000001111001111000010000000
000000010000000101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000101100110100011100000010110100010000000
000100110000000000000000000000000000010110100000000001
000010110000000000000110110011000000010110100010000100
000001010000000000000010100000100000010110100000000000

.logic_tile 11 5
000000001010000000000110001000001000000100101100000000
000000000001010000000000001111001100001000010000010000
111000000000000000000000010000001000000100101100000000
100000000000000000000010000111001100001000010000000000
000000000000000000000000011101001000010100001100000000
000000000001010000000010001111100000000001010000000000
000000000000001000010110000000001000000100101100000000
000001000000000001000000000111001001001000010000000000
000000010000001001100000001101101000010100001100000000
000000010000000001000000001111000000000001010000000000
000000010000000000000000000111101000010100001100000000
000000011000000000000000000111000000000001010000000000
000000010000100000000000001000001001000100101100000000
000100010000010001000000001111001001001000010000000000
110000010000100001100010000101101000010100001100000000
100000010000000000000000000111100000000001010000000000

.logic_tile 12 5
000000001010100001100000010111001000001100111100000000
000000000000010000000010000000000000110011000000010000
111000000000000001100000010000001000001100111100000001
100000000000000000000010000000001000110011000000000000
000000001000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000100000
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000011000000000000000000000001001001100111110000000
000000110000000000000000000000001100110011000000000000
000000010000001000000000000000001001001100111110000000
000000010000000001000000000000001000110011000000000000
000000010000001000000000000000001001001100111100000000
000000010000000001000000000000001001110011000000100000
010000010000000000000000000101101000001100110100000000
000000010010000000000000000000100000110011000000100000

.logic_tile 13 5
000000000001000000000010000111000000000000001000000000
000000000000000001000000000000101100000000000000010000
000100001110000000000000000011100001000000001000000000
000000000010000000000000000000001011000000000000000000
000011100000001000000011100101100001000000001000000000
000001000000101011000100000000001110000000000000000000
000000001010100001000000000101000000000000001000000000
000000000001010001000010000000101101000000000000000000
000000011011000011100010100011100001000000001000000000
000000111100100001000100000000101111000000000000000000
000000010000000000000011100111000000000000001000000000
000000010000001101000100000000101001000000000000000000
000000010110010000000111000011000000000000001000000000
000000010001110000000010110000001000000000000000000000
000000011100000101000111000101100000000000001000000000
000000010000000000100100000000001010000000000000000000

.logic_tile 14 5
000001001011010101000000000111000000000000001000000000
000000000010100001100010000000001111000000000000010000
000000000000000101000011100101100001000000001000000000
000000000000000000100011100000101110000000000000000000
000000001001010000000010100001000000000000001000000000
000110100101010000000110110000001100000000000000000000
000000000001000000000010100001000000000000001000000000
000000000000000000000110110000001111000000000000000000
000010110001010000000000000001100000000000001000000000
000010110000001111000000000000001110000000000000000000
000000010001010000000000000101000001000000001000000000
000000010010000000000000000000101001000000000000000000
000000110000100001000111000101100001000000001000000000
000001011000010001000110000000101001000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000001001000000000000101011000000000000000000

.logic_tile 15 5
000000000000000000000110000111100001000000001000000000
000000000000000000000100000000001001000000000000010000
000000000000001111100000010011000000000000001000000000
000000000000001011000011010000101111000000000000000000
000000000110000111100000000011000000000000001000000000
000000000001000000100000000000101110000000000000000000
000000000000000001100000010101100001000000001000000000
000000001110000000100011110000001011000000000000000000
000000111011011111100111110001000001000000001000000000
000000010000100101100110100000101000000000000000000000
000000011100000000000000000011000000000000001000000000
000000010000000000000000000000001100000000000000000000
000000010000010101100000010111100001000000001000000000
000001011000100000000011100000101111000000000000000000
000000010000001000000011110101000001000000001000000000
000000010000000101000110100000001000000000000000000000

.logic_tile 16 5
000000000000011000000011100000000001000000100100000000
000000001100101111000100000000001110000000000001000100
111001000000001000000010100000000000000000000100000010
100000100000001001000111101001000000000010000001000000
110000000000000111100000000011000000000000000110000000
110010100000000000100000000000100000000001000000000101
000010000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000010001000000000011100000000000000000100100000001
000000010000100000000100000000001000000000000001000100
000010110001010011100000001001111001000010100010000000
000000010000000000100000001001101010000010000010100000
000000010000000000000011000000000000000000000100000000
000000010000000000000000000101000000000010000011100000
110000110000000111000000000000000001000000100100000101
100001010000000000100000000000001100000000000000000000

.logic_tile 17 5
000000000000000111100111001101011000001001010000000010
000000000000000101100100000111111000000101010000000001
111000100000000000000111100011001011000000000000000000
100001001010000101000000001001001011000000010011000100
110000000001010011100000000101011111000111000000100000
110000000000100111000010110000011000000111000000000000
000010000001000111100000000000011101000011000000000000
000000000000101101100010000000001100000011000000000000
000000010000001101100000010001011011010100000010000100
000000010000100011000010100001001110110100010000000000
000000010001110001000000000000011011110110100100000100
000000010101111001000000000011001110111001010000000001
000001010000001000000111000000000000000000000000000000
000010010000000111000010010000000000000000000000000000
000000110001010101100000000000001100100011110110000110
000001010000100001000010001111011110010011110000000011

.logic_tile 18 5
000000000000000111000110110000000001000000100110000000
000000000000001111100011010000001011000000000000100111
111000000000010000000110100111001101011111100000000000
100000001100000000000000001111001001101110000000000000
000000000110001000000110100011001100001111110000000000
000000000000000011000000001011101100000110110000000000
000100000001000000000010000001000000000000000000000001
000000000000100000000100000111000000101001010000000000
000000110000001001000010000001001010000000010010000000
000000110000000111000011101101001001000000000010000100
000000010001000001000000001011000000101001010000000000
000000010000100000000000001111100000000000000000000000
000000011010001001000000000101001000101000000000000000
000000010000001001000011100000010000101000000000000001
000000010000000001100000000000011111110000000000000000
000000011100000000000010000000001100110000000000000000

.ramb_tile 19 5
000010000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000100000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000011101000000001001111010000000000000000000
000000000000001011100000001011010000010100000000000000
111000000000100001100110001101111110111000000000000000
100000000001001101100100000001111010110000000000000000
000000000000001101000000001000000000100000010000000000
000000000000000001100000000111001111010000100000000000
000000101111000111000010110001111110101000000000000000
000000000000000000100110010000000000101000000000000000
000010010000000000000000001001111010100000010010000000
000000010000000000000000001111011110010000000000000000
000000010000100000000000011001101011000110100000000000
000000010000000000000011000001001011011111110000000000
000000010000000011100010101001011000011110100000000000
000000010000000000000000001101001000011101100000000000
010000010000000011100010101000000000000000000100000000
110000010000000000100000001001000000000010001000000000

.logic_tile 21 5
000001000000000000000010100000001110000011110010000000
000010000000000000000010100000010000000011110000000111
111100000000000001100010101000000000010110100000000000
100000000110000000000000001101000000101001010000000100
000000000000100000000000000111011000000001010000000000
000000000001010101000000000000100000000001010001100000
000000000001010111000110100000000000011111100000000000
000000000100000000100011101111001001101111010010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000001101101111110111110000000000
000000010001000000000000001001111111110101010000000000
000000010001000000000110101000000000000000000100000000
000000010000000000000011111101000000000010001000000000
010010110001000000000000010001000000101111010000000000
110000010010100000000010000000101010101111010000100001

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000111000000000000000100000000
000000000000100000000000000000100000000001000000000000
001010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
001000110001000000000000000000000000000000000000000000
000100010000100000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000

.dsp1_tile 0 6
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000111000110010101011110100011110000000000
000000000000001001000010001111011110101001010000000000
111000000000000111000000001001001000100000110000000000
100000000000000000100010100111011001110000100000000100
010000000000000111000111101000011001010011110100000010
110010000000001001000100001001001110100011110000100010
000000000000000000000000000001001110110110100000000000
000000000000000000000000001011101010110000110000000000
000000000000001000000010000111111110101001010000000000
000000000000000001000100000011011111010010000000000100
000000000000000000000110001101011101100000110000000100
000000000000000000000010000111011101110000100000000000
000000000000000011100010000101001111101011010000000000
000000000000001111000000000111001111001011010000000000
000000000000001001000111100111011100110010110000000000
000000000000000011100010000001011010100001110000000000

.logic_tile 2 6
000000000000000001100110001101111111111111110100000000
000000001000000001000000001101111100011110100010000000
111000000000010011100111000111011110010101010000000000
100000000001010000100111100000100000010101010000000000
000000100100000111000000000011000000011001100000000000
000001000010000000100000000000101010011001100000000000
000100000000010000000010010111101111110010110000000000
000100000000000000000110100111011110010010110000000000
000000000000000000010010000000001110001011100101000000
000001000000010000000010000001011101000111010000100010
000000000001010000010000010011111100111111110100000100
000000000000001011000011011001101000101001110010000000
000000000000000001100010101111111000000010000000000000
000010001010001111000010101001101110000100000000000000
000000000000001111100010010111100001011001100000000000
000000000000000011100110100000101001011001100000000000

.logic_tile 3 6
000101000100011000000000000001101011111100010000000000
000000100000001011000011110001111111101000100000000000
111000000000000111100010110011111101101000000000000000
100010000000000000100111100101101000111001110000000000
010000000000101001010010100000000001100000010000000111
010001000001001011100110000111001110010000100011000011
000000000000010000000010000000011011010011100010000000
000000000110000000000100001111011110100011010000000000
000000100000001111000000000001111110000000100000000000
000001000000000001000011000001011100001001010000000000
000000000000100000000000010011001110101001010110000000
000000000101011001010011110111111100101010010010000000
000000000000000011000011100000000001011001100000000000
000000000000000111100110000101001001100110010000000000
000000000000000011100011100101011100111000110000000100
000000000000000001000010000101101011100100010000000000

.logic_tile 4 6
000000000001000001100010010001111101111110000000000000
000000000000100000000111111111101011101101000000000000
111000000000000000000111001101111100111111100000000000
100000000000000000000000001101001111010110000000000000
010000000000001000000111001111011110101100000000000000
010000000100000001000110000111011101011111110000000010
000000100000001001000010001111001011111000100110000001
000000000000000111110010010111011010111100000010000000
000010100000011011000011100101011111111010100000000000
000001000000000011110010100011111110111001010001000000
000000000000000011100000000101101110101000010000000000
000000000110001001000010000101111101010010100000000001
000001000000001111100010000011001001001011100000000000
000000100000001011000011010000011101001011100000000000
000010100010101001000011011111111110111101000000000000
000000000101001101000111011111101000010111010010000000

.logic_tile 5 6
000000000000000111000111100000011001011100000010000000
000000000100000000000010001101011110101100000000000000
111000100000000000000110011001111010100110110000100000
100001000000000111000011100111011111010110110000000000
010001001100100011000011010101111010000010100000000000
010000100000010000000011101011011011000010000000000000
000000000000000001000111110000011000101000000000000000
000000000000000101100011110001010000010100000000000000
000000000000000000000110010101001101000010100000000000
000000000000000111000010111101111000000010000000000000
000000000000010001000000000011101110101001110100000000
000000000000000001010000001001001110101000010000000001
000000000001011111100000011111111111101110100000000000
000010000001010111100011010101011111101101010000000000
000000000000001011100010010101001101010111100000000000
000000000000001011000011000001001100000111010000000000

.ramt_tile 6 6
000000000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000001110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 7 6
000000000110000000000011100011101001010000110000000000
000000100000000000000000000000111111010000110000000000
111000000000101001000010010001101010101001000000000000
100000000000011111100111100111011111001001000001000000
110000000000011000000010111011011001010111100000000000
110000000000001111000111110101001001001011100000000000
000000000000000011000111010111100000000000000100000001
000000000000000000000111010000000000000001001011000000
000000001010101101100000011011101010000001010000000000
000000000000010001000011001101000000101001010000000000
000000001010100001100011001000011101011100000000000000
000000000001010000000110101011011011101100000000000000
000000000000000000000010000101011001000110100000000000
000000000000001111000010101011111010001111110010000000
110000100000000001000010100001101101100001010000000000
100000000000000000000010000111001111000001010001000000

.logic_tile 8 6
000001000001000111000010110001101010010100000000000000
000010000000101011000110011111011000001000000000000000
111000000000000011100000010000000001000000100100000000
100000000000010000100010000000001000000000001000000000
010000000000000101000111011011011011101000010000000010
110000000001000000100010101101101001101001010000000000
000010000000001000000110001101001100110000100000000000
000000000000000001000011001111011100010000100000000000
000001001100000111100111100001000000100000010000000000
000010100000000000000010000000001000100000010000000000
000000000000001001000010100011101111010100000000000000
000000000000001111000110011001001011001000000010000000
000001000000000101100110000011101101101100000000000000
000010000100000000000000001011101101001100000000000000
110000000000000000000010001001011111010111100000000000
100000000000000000000010110011111011000111010000000000

.logic_tile 9 6
000000000000000101100010110001001011001111110000000000
000000000000010000000111110101111011000110110000000000
111001000000000101000011101101101011000110100000000000
100010100000000111100000000101111001001111110000000000
010001001000001011000010101111101011110000100000000000
010000101010000001100011110011101010010000100000000001
000000000000001001100111110000001110110000000100000000
000000000000001011000010000000011000110000000000000000
000001000000100000000110101111111000000010000000000000
000000100000010000000100000111001111000000000000000000
000000000000001111100000000111111001010111100000000000
000000000000000111100011111011101100001011100000000000
000000000000000000000110001101100000101001010100000000
000000000001010000000000001011100000000000000000000000
110000000000001101000010010111000000001001000000000001
100000000000001001000011110000101000001001000000000000

.logic_tile 10 6
000000000000000000000000011101001111010000110000000000
000000000010000000000011000111111100010000100000000001
111000000000000011100000001000011110010100000000000100
100001000000000000100000000011010000101000000000000000
010000001010100000000111101101011110010110110000000000
110000000000011101000110010101111101100010110000000001
000010100000100001000010100000000001010000100000000010
000010100111010000100110011011001111100000010000000000
000000000000000000000110011011111010000110100000000000
000010100000000000000111100101111001001111110000000000
000000001000001011100110000111111011000010000000000000
000000000000000001000000000101111111000000000000000000
000000000000000000000000010111101100101000000100000000
000000000000000000000011010000110000101000000000000000
110001000000000111000110011000000001100000010100000000
100000100000000000100010001011001000010000100000000000

.logic_tile 11 6
000000000000000001100110011000001000000100101100000000
000000100000000000000010000101001100001000010000010000
111000000000000000000000010000001000000100101100000000
100000000000000000000010001101001000001000010000000000
000010000110000000000000001000001000000100101100000000
000000000010000000000010000101001001001000010000000000
000000000000000001000000000000001000000100101100000000
000000000000000000000000001101001001001000010000000000
000000000000001000000000001111101000010100001100000000
000000000001000001000000000101000000000001010000000000
000000000000000000000000000111101000010100001100000000
000000000000000000000000001101000000000001010000000000
000000000110000000000000001000001001000100101100000000
000000000110000000000000000101001001001000010000000000
110000000000001001100110000111101000010100001100000000
100000000000010001000000001101100000000001010000000000

.logic_tile 12 6
000001000000010101100110110000000000010110100010000000
000010000001010101000010100001000000101001010000000000
000100000000100000000000000000000001001111000010000000
000000000001010000000000000000001110001111000000000010
000001000001001000000010100000001010000011110000000000
000000101010100101000000000000000000000011110010000000
000000000001000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010010000000
000010001110001000000000000001000000010110100000000000
000000000000001001000000000000000000010110100010000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100010000000
000001000000000000000000000000000000010110100000000000
000000100110000000000000001101000000101001010010000000
000000000000001000000000000000001100000011110000000001
000000000000001001000000000000000000000011110010000000

.logic_tile 13 6
000001000000100000000000010011000000000000001000000000
000010100000010111000011100000101111000000000000010000
000000000000001101000010100011100000000000001000000000
000000000000000111100100000000001100000000000000000000
000000001000000000000011100111000001000000001000000000
000000000100000000000010110000101011000000000000000000
000000000000000000000111010001000001000000001000000000
000000000000001101000111110000001000000000000000000000
000000000000000011100010100001100000000000001000000000
000000000000000000100100000000101001000000000000000000
000100000001000000010000000001100001000000001000000000
000000000000001101000000000000001010000000000000000000
000000000010100000000010000101100001000000001000000000
000000000000010000000010110000101110000000000000000000
000000000000000101000000000101000000000000001000000000
000000000000000000100000000000101011000000000000000000

.logic_tile 14 6
000000000000000000000000000000001000111100001010000000
000000000001010000000000000000000000111100000000010000
111000000000010111100000000000001110000011110000000000
100000000000000000000000000000000000000011110000000000
010000000000000000000111100000000000010110100000000000
110000000000000000000100001111000000101001010000000000
000010100000000011100000000000000000010110100000000000
000000001000100000000000001111000000101001010000000000
000000000000000000000000000000000001111001110100000001
000000000000000001000000000011001010110110110000000000
000010001110100000000011100000000000010110100000000000
000000000001000000000100000111000000101001010000000000
000000000000010111100011100011100000010110100000000000
000000001010000111000111100000100000010110100000000000
110000000000000111000000000000000001001111000000000000
110000000000000000100000000000001000001111000000000000

.logic_tile 15 6
000000000000010000000000000111100000000000001000000000
000000001110000000000000000000101110000000000000010000
000000000000000000000011110111100000000000001000000000
000000000010000000000111010000001110000000000000000000
000010001000010000000000000001100001000000001000000000
000001000100100000000000000000101111000000000000000000
000000100000001000000000000011000000000000001000000000
000001000000001011000000000000101101000000000000000000
000000000010000000000111100111100001000000001000000000
000000001111010000000111100000001001000000000000000000
000000000000000011100010010011100001000000001000000000
000000000000001001100011010000101101000000000000000000
000000000010110111100010000011100000000000001000000000
000000001110000111100000000000001111000000000000000000
000000100000100111100111100011100001000000001000000000
000000001001010111100111100000001010000000000000000000

.logic_tile 16 6
000010000000000001000000011101000001001001000000000010
000001000000000000100011100011101000000000000011000000
111000001100000101000000000000001100110011110100000000
100001000000001001100000000000011000110011111010000000
110000000001000001000000001001111110001001010000000000
110000000000001101000010111101011010101001010000000000
000000000000101011100111111111101000111111100100000000
000000000001010111000111110011111010111111111010000000
000000000000100000000010011011001111000010000000000000
000000000000000000000010001011111110000000000000000000
000000000000001001100000001101011001010111100000000000
000000000010000001000010011111001011010111110000000000
000000000000110000000011100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010010100000100011100011101000011000000000100000000000
110000000001010000000010000101001011000000010000100000

.logic_tile 17 6
000010000000000000000011110000000000000000000000000000
000010101001000000000111110000000000000000000000000000
111000000000010000000000000000000000000000000100000000
100000000000000000000000000011000000000010000000000000
010000000000010001100110000101000000000000000100000000
010000000111001111000100000000000000000001000000000000
000010000000000001000000000101100000000000000100000000
000000000110000111100000000000000000000001000000000010
000000000000000001000000000111000000000000000100000000
000000001000000000100000000000000000000001000000000000
000011100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000001000000010000101101110111110100000000000
000000000001000111000010011111010000101001010010000000
110000000000000000000000000101001010101101010010000010
100000000000000000000000000000101001101101010000000000

.logic_tile 18 6
000000000000000000000010110101001111111001010100000000
000000000000000000000110001001101111110000000000000000
111000000000000000000000000101101010111001010100000001
100000000010000000000000000111001001110000000001000001
000000000000000001100111100001001110101001010100000000
000000000110000000000010111111110000111110100001000000
000000000000001001100111011101101011011111110000000000
000000000000001111000011101101111111000110100000000000
000000100000000001100110001101001101101000010100000000
000001000000000000000010001111101100111000100000000000
000000000000001000000000000111000001010000100000000000
000000000000000001000000000000001010010000100000000000
000000001010011101000111110000001100110011110000000000
000000000000000001100010000000011101110011110000000010
000100000000000000000110000000001111000011000000000000
000000000100000000000010000000001010000011000000000000

.ramt_tile 19 6
000000100111000000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000010100001000111100010101111001100000001010000000000
000000000001100000000011111001110000010110100000000000
111000000000001001100000001011001100110101010110000000
100001000000000001000010100011101001110110100000000000
010000000110100000000010001011101111010111100000000000
110000000000000000000010100111111010001011100000000000
000000000000000011100000010101111001010111100000000000
000000000000000000100010001111001111000111010000000000
000000000000000000000110110001100000010000100100000000
000000000000000001000010000011001001110110110000000000
000010100110000001000110000000011111010000110000000000
000001000000100000100000001111011011100000110000000000
000001000000000000000110001011001111011110100000000000
000010000000000000000010000111111010011101100000000000
000000000000000101100011110111001100110101010100000000
000000000000000000000110100001101011110110100000000000

.logic_tile 21 6
000000100000100101000000000001011011001100110000000000
000001000100010000000010010000001000110011000000000000
111000000010000101000000000001001101001111110000000000
100000000000101101100000001101101111001110100000000000
010000000000001000000111000000000000000000000000000000
110000000000001011000011100000000000000000000000000000
000001000000001000000010100111100001001001000100000000
000010100000101011000110110101101110101111010000000000
000010100100000011100000000101011111001011100000000000
000000000000000111100000000011111110101111010000000000
000000101110000000000000000000001110010001110100000000
000001000000000000000000000101001111100010110000000000
000000000000000001100000000101001100110100010100000000
000000000000000000000011100011001001010100000000000000
000001000000001001100111011001111011000010000010000000
000000000000000001000110001101011000000000000001100000

.logic_tile 22 6
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000001100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010100000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000101111000111001111101110110011000000000000
000010000000000111000011110001001011000000000000000000
111010100000000000000000000101111000111111110100000010
100001000000000111000010111101110000111101010000000000
000100000000000000000010010101101100110010110000000000
000000000100000001000010000001001110100001110000000000
000000000000001000000110001111001000101011010000000000
000000000000001011000000000101011001001011010000000000
000000000000000111100010000101111111101011010000000000
000000000000000000100000000111001000000111100000000000
000000100000011000000000000001111101101100000000000000
000001000000100001000000000001001110110100000000000000
000001000010000001000000000101001100001100110000000000
000000100000001011000000000000010000110011000000000000
000000100000000000000000000001000000010000100000000000
000001001010000001000000000001001100001001000000000000

.logic_tile 2 7
000000000001001111100110110011001010110011000000000000
000000000000000101000010001011101110000000000000000000
111000000000000011100010100001001001001000000000000010
100000000000001101100010100011011001000000000000000000
000000000000000101000011101101011100000000000000000000
000000000000000111100010101001101100010000000000000000
000000001100000111100111111001101111101111010100000001
000000000000000001000110001001011011101111110000000000
000000000000101101000010110001001010111111110110000001
000000000001000001000010010101111111011110100000000000
000000000000000001100000000101111110100010000000000000
000000000110001001000000000111011111000100010000000000
000000001100001111100011001001011000110110100000000000
000000000000000111000111000111001011111100000000000000
000010000001010111100011111011111011110011000000000000
000000000000000000100111011111011010000000000000000000

.logic_tile 3 7
000000000100001001100011101011001000011101010100000000
000000000000000001000011111011111010110101010011000001
111000000000001101000110111001011010000000100000000000
100000000000000001100011011101001110001001010000000000
110100000000000101000010010011001110000010100000000000
110000000000000101000011101001010000101011110000000000
000000000000000001000111111101101110011101010100100010
000000000110000101000111010101101010110101010010100101
000000001110001001000111100111111101110011000000000000
000000000000000011000000001101101110000000000000000000
000010100000101001000110011011111001100000000000000000
000000000001010101100010000001001001000000000000000001
000000000010001101000111110101011101000001000000000000
000000000000001011000111000101111001001011000000000000
000000000000000011100000010101101100011101010110000000
000000000000000000100011110001101110110101010010000100

.logic_tile 4 7
000001000001001111100110100101111110111000000110000001
000000000110100101100100001111011100111101000000000000
111000000001000000000000001000011100010101010000000000
100000000000100000000000000111000000101010100000000000
010000000000000000000010000111101011111110000000000000
110000001010000111000110000111001100011110000000000000
000000000000001000000110101011001110101001110110000000
000000000110000111000011100111011001010100100010000010
000110000000001000000010010011011101100010000000000000
000000000001010111000011010001111110001000100000000000
000000000000000011100011001111001100110000010110000000
000000000000000001100000000011101011110010110000000100
000000000000000011000110100001001110101101010110000000
000000000000000111000100001111001100101000010000000010
000000000000100111000000001011011010110010110000000000
000000000001001101100010011101111010100001110000000000

.logic_tile 5 7
000010100001000001000110001001001111100010110100000001
000001000000100001000010010011001110010000100000000100
111000000000000000000110011101011000000010000000000000
100000000100001101000011111001101001000000000000000000
000000000000000111100010100011011011110011110000000000
000001000000011111100110100001011011100011010000000000
000000000000000111100011111101001100101101010100000100
000000000000000101000011110111011000001000000010000000
000110100001011011110011111101011010100000110000000000
000000000000000111000011110101001111000000110010000000
000000000000000000000000000111011000100000000000000000
000000000000000011000000001101101010101001010010000000
000010000000101000000010000011001101110110100000000000
000000100001010001000100000011101011110110010000000010
110000000000100001000000001001101000101101010100000001
100000000001010011000000000111111000001000000010000000

.ramb_tile 6 7
000001000000000000000000000000000000000000
000000000101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001000111010000000000000000000000000000
000010101010000000000000000000000000000000
000000101100000000000000000000000000000000
000001000000000000000000000000000000000000
000010101001000000000000000000000000000000
000001000110100000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 7
000000001010100000000110010000000000000000001000000000
000000000000010000000011000000001001000000000000001000
111000000000101000000110000000001000001100111100000000
100000000001010001000000000000011100110011000000000100
000001100000000000000000000111001000001100111100000000
000011000000000000000000000000100000110011000010000000
000000001100000001100000010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000010101000000001100000000000001001001100111100000000
000000100000000000000000000000001000110011000010000000
000000000000100000000000000101101000001100111100000000
000000000100010000000000000000000000110011000000000010
000000000000000000000000010101101000001100111100000000
000000000110000000000010000000100000110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000

.logic_tile 8 7
000010000000001011100000000001101111000110100000000000
000000000000000001000010011001011001001111110000000000
000000000000001111000010001001000001001001000000000000
000000000010000001000110010011001011101001010000000000
000010100000000000000010100011101100011100000000000000
000000000100000000000100000000001011011100000000000000
000000001100000101000011101111111111100000000000000000
000000000000000000100010111011011110010110100000000000
000001000000010111100010100011111001010111100000000000
000010000000000000000100001001011011000111010000000000
000000000000000001000011100001101110001001010000000000
000000000000000000100000000000011101001001010000000000
000001001100000011100010000001011101010111100000000000
000010000000000111000111100111001001000111010000000000
000000000000101001100111000101111001010111100000000000
000000000001000111000100000111011100001011100000000000

.logic_tile 9 7
000110100110001101000010111000000001010000100000000001
000001000110000111100111101101001001100000010000000000
111001001011000001100111001001001011000001000000000010
100010000000100101100110101101001111000001010000000000
010000001010010111000111001111001011000010000000000000
110000000100101011100100000111001001000000000000000000
000011100000000001100111100001011100000110000000000000
000010000000001111010111111011101001010110000000000000
000000000100101111100011011011011000100000000000000010
000010000001010111000110000001001101000000000000000000
000000000000000001000000001101100000101001010100000010
000000000000001111000011010011000000000000000000000101
000010100000001000000011000001011110110100000000000000
000000000001001111000100000011001111010100000000000000
110000000000000001000000011001111101000100000000000001
100001000000001001000010111001111010001100000000000000

.logic_tile 10 7
000010100000000011100000000000001110101000000100000000
000001100101001001000010110001000000010100000000000100
111000000001001000000110010111111010010000110000000000
100000000000100001000010100000101101010000110000000000
110000000000000001100000011011101111000001000000000000
110000000000000000000011110001011001000110000000000000
000000000110001001100111100011111110010111100000000000
000000000000001111000100000001101011001011100000000000
000000001000000000010110011101111111010111100000000000
000000000000000000010010000011011011000111010000000000
000000000000000001000010010101111100101000000100000110
000000000000001001000011010000000000101000000000000000
000000000110001000000111000000011100100000110000000000
000000001100000001000010001011011010010000110000000001
110101000000000011100010001000001000101000000100000000
100000100000000000000011111001010000010100000000100000

.logic_tile 11 7
000000000000000000000000001111001000010100001100000000
000000000000100000000000000111000000000001010000010000
111000000000001000000110001101001000010100001100000000
100000000000000001000000000011000000000001010000000000
000000000110100001100000001111001000010100001100000000
000000000000010000000000000111100000000001010000000000
000000000000100001100000001000001000000100101100000000
000001000001010000000000000011001101001000010010000000
000000001000010000000110001000001001000100101100000000
000000000000000000000000000111001000001000010010000000
000000000000000101000000011101101000010100001100000000
000001000000000000000010000011000000000001010010000000
000000000000001000000000011000001001000100101100000000
000000000000000001000010000111001101001000010000000000
110001000000000101000000001000001001000100100100000000
100000100000000000000000000011001001001000010010000000

.logic_tile 12 7
000000000000011000000000010000000001001111000000000000
000000000000000101000010100000001101001111000010000010
000000000000000000000000011000000000010110100000000000
000000000000000000000010100011000000101001010010000010
000000000000000101100000000000000000001111000000000000
000000000000000000000000000000001001001111000010000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100010000000
000000000001000000000000000000000000001111000000000000
000000000000100000000000000000001010001111000010000000
000000000000000001110110010000011000000011110000000000
000000000000000000100110010000010000000011110010000000
000000000000000000000000000000011100000011110000000001
000000100000000000000000000000010000000011110010000000
000000000000001000000000001000000000010110100000000000
000000000000001001000000000111000000101001010010000010

.logic_tile 13 7
000000000000010000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000010000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000100000000000000000100000010110100000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000001000000000000000001110000011110000000000
000000000000000111000000000000010000000011110010000000
000000000000000000000000000000011100000011110000000000
000000000000000000000011110000010000000011110010000000
000000000000000000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000001000100000000000000010000001100000011110000000000
000000100000000000000011100000000000000011110010000000

.logic_tile 14 7
000010100111000101000000000000000000000000000000000000
000000100000100000100011110000000000000000000000000000
111000001100000000000000001111000001010000100000000000
100000000000100000000000001011001011010110100010000000
010000100001110000000000000000000000000000000000000000
010001000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000100000000
110000000000000000100000000001000000000010000001000000

.logic_tile 15 7
000000101011000000000000000101100000000000001000000000
000001001100100001000000000000001111000000000000010000
000000100000100000000000000001000001000000001000000000
000000000001000000000000000000001100000000000000000000
000010001001010001000000000011000001000000001000000000
000001000000100000000000000000001110000000000000000000
000000000000000000000000000101000000000000001000000000
000000001000100111000000000000001111000000000000000000
000000000010001111100000000111100001000000001000000000
000000000000000111100000000000101100000000000000000000
000000000000000111100011100011000000000000001000000000
000000000000001001100100000000001110000000000000000000
000000000000010000000111110011100001000000001000000000
000000000000101001000111100000101111000000000000000000
000000000000000111000111110000001000111100001000000000
000000000000000000100111100000000000111100000000100000

.logic_tile 16 7
000000000000010000000010000001101100010111100000000000
000000000100100000000011100000011111010111100000000000
111010100000001111000000010111111110000000100100000001
100000000000000001000011111011101100010100100000000000
000000000000000000000000011001100000010110100000000000
000000000000000111000011111001000000000000000000000000
000010100000000111100010000000000000000000000000000000
000000000000100000100100000000000000000000000000000000
000010100000000001100111111101011100010111100000000000
000001000000000000000011001101011101001011100000000000
000000000000010000000111000111011001111100000000000000
000000000000000001000000001011101000011100000000000000
000000000000000000000111001101001000100000010000000000
000000100000000000000100000101111001110000100000000000
110010000000000001000110100000000000000000000000000000
010000000100000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000001100111001001001100111101010000000000
000000000000000000000110011101010000101001010000000001
111000001111011000000000011000011100111101010010100000
100000000110000111000010011111000000111110100010000000
010000000000000000000000010000001010000100000100100000
010000000000000000000011100000010000000000000010000000
000000000000100000000111000000000000000000000000000000
000010001011001101000111110000000000000000000000000000
000001000000100000000010100101111011000010100000000000
000000000001010001000000000011101001100001010000000001
000000001101010000000000000000000000000000000000000000
000000000000100001000010010000000000000000000000000000
000000100000000000000010000011001001010010100000000000
000001000001000111000100001111111101010110100000000001
010000000000000000000000000000000001010000100000000000
010000000000100000000010010111001111100000010000100000

.logic_tile 18 7
000001000000000101100000010101101100000111110100000001
000000100000000101000011000000001000000111110000000011
111010100000001101000000000000000000000000000000000000
100000001000001011000000000000000000000000000000000000
000000000000000000000000000001011100000010100000000000
000000000000100000000000000000010000000010100000000000
000000000000000111100110100000000001010000100000000000
000000001100000101100000000001001101100000010000000000
000010100000000011100000000011000001000000000000000001
000001000000000000000000001001001110100000010001000101
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001101100000000010000001
000000001010000000000000001001001110010000000010000000
010010100000100001000000001001111011001011100000000000
110000000011000000000000000001011010101011010000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000100000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000010010000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
111000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
110001001010000101000000000000000000000000000000000000
000000000000010000000000000001011110010100000100100000
000000001000000000000000000101000000111101010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000011110101100000000000001000000000
000000001010000101000111010000001001000000000000001000
111000100000000011100011110001101000001100111000000000
100001000000000111100110000000101001110011000000000000
010000000000000011100111100011101000001100111000000000
110010000000000000000000000000101010110011000000000000
000000000000001001100011100101101000001100110000000000
000000000010000001000100001001000000110011000000000000
000000000110000000000000011001111100100000010100000000
000000000000000000000011001101001000110100010000000000
000000100000001001000110001011001111111001000100000000
000000000000001111000000001001111000110000000000000000
000000000000100001100110010001111001111001010100000000
000000000001010000000010000111011000010000000000000000
110000001100010000000111001101111110100000010100000000
010000000000000000000000000001111111111000100000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100010100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000010000101000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000100000000000011100001000000010110100000000000
000000000100000000000000000000100000010110100000000101
111010000000000000000110000101101101101000000000000010
100000000000001111000010010111011011010000100000000000
000000000100101111000011110011101010001100110000000000
000000000100000001100111010000001011110011000000000000
000000000000001111000000001111111001110000110000000000
000000000000000001100010100111001010110000000000000000
000000001010000011100010010011011110100011110000000000
000000000000000000100110000111001010010110100000000000
000000100000000001000000010000000001110110110100000000
000001000000000000000011011101001001111001110000000100
000000000011010111100000001111101111101000000000000000
000000000000001001100000001011101010011000000000000000
000000000000101011100000000101111000101000000000000000
000000001011011011000011100111011101010000100000000000

.logic_tile 2 8
000010101100001000000010000001001111101000000000000000
000000000000000001000110011001101011011000000000000000
111000000000000001100000000101111100101000000000000000
100000000000000000000000000111101100010000100000000000
000000000001001000000110100001100000101111010100000000
000000000100101111000000000000001011101111010001000000
000000001101010000000111100011111010100001010000000000
000000000000100000000100000111111111010000000000000010
000010000000000111110000001011101111111000000000000000
000000000000001111100000001101101111100000000000000000
000000000000001001100011100111001100101001000000000000
000000000000001011100010000111101010010000000000000000
000010000000000000000111110000011100110011110110000000
000000000000100111000011010000001000110011110001000000
000000000000000001000010000111111011100001010000000000
000000000000001001100100000111011110010000000000100000

.logic_tile 3 8
000011001000110011100000001101111101101000010010000000
000000000000001001100011101011001111000100000000000000
111000000000001101000111001111001010000000010000000000
100000000000000111100111111101001011000000000000000000
010000000001010001100010011001011101000000110000000000
110000001011010101100110001001011011000000000000000000
000110001100000001000110001111101100101000000110000100
000000000000000111100010010111000000111110100000000000
000010000000001111000111001001101110111101010100000001
000011000000001111000111100111110000101000000000100010
000001000000001011100110110101101000110011000000000000
000010100000001011100011011011011110000000000000000000
000000001100000001000000000101011001101001000000000000
000000000000000111000011000001001000110110010000000000
000000000000011001000011101011101100110011000000000000
000000000000000111100111101111011100000000000000000000

.logic_tile 4 8
000100100000001101000010101011011110111111110100000000
000001000000001001000110101101011011101101010000100001
111000000000000000000111111001111101111001110000000000
100000000000000000000011010011111101000111010000000000
000000001001000000000011110000001000001100110000000000
000000000000100000000011000001011110110011000000000000
000000000000000000000010111000000001110110110100000000
000000001010000000000011001101001110111001110010000000
000000000000010101000010101000001010101011110100000000
000000000100000000100100000111010000010111110010000000
000001000000000001000011110000001110110011110100000000
000010100000000000100011010000011111110011110010000000
000001000001010001000010000001001100111111000100000001
000010100000000000000010011101011001111111010000000010
000000000000100111000110001111100000000000000010000000
000010100101001101100111111001100000111111110000000000

.logic_tile 5 8
000000000000000101000010000001001111000010000000000000
000000000000000101000110110011111110000000000000000000
111000000000010101000000001111001000101101010110000000
100000000100001101100011100111111110000100000000000000
000010000001011000000000000011001101000010000000000000
000000000000000001000000000001101100000000000000000000
000001000000000101000010100111001111101000100110000000
000010000000000000100110110111011011101000010000000000
000011100000000001100010111111011101101000100100000000
000000001010001101000110001011011010010100100000000000
000000000000000101000111001001111011000010000000000000
000000000000001101100111011101011000000000000000000000
000000000001000111100011000001001011100000000000000001
000001000100100001100010111011001111000000000000000000
110000000000000101000111000000011001110000000000000000
100000000000001111100000000000011100110000000010000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000010001000001000000000010000001000001100111100000000
000001100000100001000010000000001000110011000001010000
111000000000010000000000000000001000001100111100000000
100000000000100000000000000000001100110011000001000000
000000000010000000000000000000001000001100111110000000
000000000001000000000000000000001001110011000000000000
000000001110000001100000010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000010000100110001100110000111101000001100111100000000
000000000110000000000000000000000000110011000000000100
000000000000000000000000000101101000001100111110000000
000000000000000000000000000000000000110011000000000000
000000101001110000000000000101101000001100111110000000
000001000000000000000000000000100000110011000000000000
110000000000001000000110000111101000001100111100000000
100000000000000001000000000000100000110011000000100000

.logic_tile 8 8
000001000001000000000000000101100000000000001000000000
000010000000100000000000000000000000000000000000001000
111000001011000001100000000000011000001100111100000000
100000000000100111000000000000001100110011000000000000
010000001011010000000000000000001000001100111100000000
100000000100100000000000000000001101110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000111000000000000100000110011000000000000
000001000111110001100000010111101000001100111100000000
000010001100000000000010000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000001000000000000000000000000001000110011000000000000
000000000000100000000110000111101000001100111100000000
000000001011000000000000000000100000110011000000000000
110000000000001000000000010000001001001100111100000000
100000001000000001000010000000001101110011000000000000

.logic_tile 9 8
000000000111000000000111110011001001000010100000000000
000010100000100111000111011011111001000001000000000000
111000000000001111100110111001000001010000100000000000
100010000110101011100011100011001110110000110000000000
010000000100000011000000011011001111100000000000000000
010000000000001111100010101101001100101001010000000000
000000000000001000000010101000001100001001010000000000
000000000000000101000100001111001011000110100000000000
000000000000001001000011110001111010000110100000000000
000000100001001011000010000101001100001111110000000000
000000000000001011100000000000001110000100000110000000
000000000000001111100010010000000000000000001000000101
000000000000000011100000000101001111010000110000000000
000000000000001011100000000000001000010000110000000000
110001000000001000000000001011101100000001010000000000
100000100100000001000010011001100000101001010000100000

.logic_tile 10 8
000000000000001111100111101101001100110000100000000000
000000000000000101100111010001011110010000100000000000
111010100000001101000111101001001011110000100000000000
100000000001010111100100000001011100010000100000000000
110000000000000101000011110000001000000100000100000000
110000000000001101100010000000010000000000001000000000
000000000000000111100010101011011100010100000000000000
000000000100000000100000001001011001000100000000000001
000000000000001000000111010000001011000000110000000100
000000000000000001000111000000011011000000110000000000
000000100000000111100110011111001000100000000000000000
000001000000000000100010001011011110101001010000100000
000000000000000011100111110101001110010111100000000000
000000000000000001100011011011111011001011100000000000
110000000000000000000000000101011010001001010000000000
100000001010000000000000000000001000001001010000000000

.logic_tile 11 8
000010000001010000000110010000000001000000001000000000
000000000000100000000010000000001111000000000000001000
111000000000000000000000000011000000000000001000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000110000000001000001000011100000000
110000000000100000000000001011001001000100100000000000
000000100001010000000000000011001000000001010100000000
000000000000000000000000001001100000101000000000000000
000010100000001000000000010000000000000000000000000000
000001001100000101000010100000000000000000000000000000
000000100000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000001110000101000000000000000000000000000000000000
110000000000000000000110001101001000010110100100000000
100000000010000000000000001011111110101001000000000000

.logic_tile 12 8
000000000000101000000000001101101100101000100100000000
000000000111001001000000001101001100010110000000000000
111000100000000000000110110101001100000010000000000000
100000000000000000000010000000101011000010000000000000
110001000000000000000110110011011010000010100000000000
110010000000000001000010100000000000000010100000000000
000000000000101000000110111001111110001011110000000000
000010000001000001000011101011101010010111110000000000
000000000000001001100000000101011000000000000000000000
000000000000000001000000001101111100000000100010000000
000000000000000000000110001000000001010000100000000000
000000000110000000000000000101001101100000010000000110
000000000000000000000110000001101100010100000000000000
000000000000000000000000000000100000010100000000000000
110000100000000111000000001001011010010110110000000000
100000000000000000100000001101011100100110110000000000

.logic_tile 13 8
000000000000001000000000000000000000000000100100000000
000000000000000011000011110000001000000000000011000000
111000000000000000000000000000001110010011110010000000
100000000000000000000000000101011011100011110011000000
010000000000000000000000010000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000111100000000000000100000001
100000000000000111000000000000000000000001000011000000
110010000000000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000101100000000101001100000001110000000000
000000000100000000000010000000101110000001110001000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110010001100001110110110010100000
100000000000000000000011110000101011110110110001000001
110000000000000000000000010000000000000000100100000000
010000000001000000000010000000001111000000000000000000
000001100000000000000000000000000000000000000100000000
000000000110000000000010110111000000000010000000000001
000000000000000000000000000001100000000000000100000000
000000000000000000000011110000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100100000000000110000000000000000000000000000000
000000000010011111000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
100000000000000000000000000000001011000000000000000000

.logic_tile 16 8
000000000110000001000000010101101011111111110100000000
000000000000000101100010001001101001111001011000000100
111000000000001111000110011011111111110110110100000000
100000000010000001100011000001111111110110101011000000
010010000001000111100011100111001100010000100000000000
110010100000001111100010100101111000000000010000000000
000000000001000000000111100111000001010000100000000000
000000000000100000000110100101001001110000110000000000
000000100000001111000011111000001110101000000000000000
000001000000100111000011011101010000010100000000000000
000010100001000000000000010011000000111001110000000000
000001000010000011000010000000001000111001110001000000
000000000000100111000000000101011111000001000000000000
000000000001000000100010001011101000001001000000000000
110000000000000000000010010001001010000001000000000000
010000000000001111000111111111001100000001010000000000

.logic_tile 17 8
000001000110000101000000000000000000000000000000000000
000000001000000001000011100000000000000000000000000000
111000000110000000000111111000000000000000000110000000
100000000110000000000111111111000000000010000010000000
010000000010100000000110011101101111100000110000000000
110000000011010000000010001111101011000000110000000000
000000100000000111000110000101100000101001010000000000
000001000000001111000010010001000000111111110000000000
000000001100000001000111101101101101010110110000000000
000000000000000000100000001001001101100010110000000000
000000000001010011100000001111000001001001000000000000
000000000000101111000010001001101100000000000000100000
000001000110001000000110100001101010111100000000000000
000000000000000101000000000001111111101100000000000000
110000000000000111000010110001011100000011100000000000
110000000001000000000011010000101101000011100000000000

.logic_tile 18 8
000000000000000000000010100001011000100011110100100000
000000001111000000000010100000111100100011110011000000
111010100000001000000010100001011011101000010000000000
100000000000000001000000000101111111000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000010101010000000000010100000001110111100010110000000
000001000000000000000100001001001101111100100000000001
000000000000001001100110000011001011010000000110000000
000010100000000001100000001101011000010010100010100000
000010000001010000000000000000000000000000000000000000
000000000011110000000000000000000000000000000000000000
000000001010000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000100000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000100100000001
000000000000000000000010000000001000000000000000000010
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000100100000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000010100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 23 8
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000110000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000010111000000010110100000000010
000000001010000000000010000000100000010110100000000010
111000000000010001000000010000000000010110100000000000
100000000000101001100011010011000000101001010001100000
000000100000000000000011100001111100101001000000000000
000001000000000000000000001101011100100000000000000000
000000000000000000000111000101101000111110100100000000
000000000000000000000000000000110000111110100000100000
000000000000000011100111101000000000010110100010000010
000010000000000111000000001001000000101001010000000000
000010100000010011100010100000000000010110100010000000
000000001110100000000000001011000000101001010000100000
000000000000000000000000000011100000010110100000000000
000010000000000000000011100000000000010110100000100001
000010100000000000000000000001100000010110100000000100
000001000000000000000000000000000000010110100000000001

.logic_tile 2 9
000000001111000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110010000100
000010000001011000000000000000000001001111000000000000
000001001010101001000000000000001101001111000010000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000100
000100000000010011100000001000000000010110100000000000
000000001010100000100000000011000000101001010000000100
000000000000000000000111010000000001001111000000000000
000000000000000000000011100000001000001111000000000100
000000000001010011100010000000011110000011110000000100
000000001100100000100100000000010000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000011110000001101001111000010000001
000010000000000000000010000000000000001111000000000000
000000001110000000000000000000001101001111000010000100

.logic_tile 3 9
000110100000000111100011101001101101001100110110000001
000000000000100000100010011001101110111100110001000010
111000000000000000000110001101111110100000000000000000
100001000000100000000010101111111101110000010000000000
010010100001010111000111000011100001010110100010000000
010000001010100111000110110011101101011001100000000000
000000100000000000000010010011001110101000010000000000
000000000000000000000110001011101011000000100000000000
000001001110000111100111000011001110100000010000000000
000000100110000111100010110111111111101000000000000000
000010000000000000000011111111101010011001110110000000
000000000000000000000111111101011110111001100010100100
000010000000000111100011100101001000010100100000000000
000000000000001001000011100101011011001000000000000000
000100000000101011100011101001101010000001000000000000
000000001101001101100011110111101000000011100000000000

.logic_tile 4 9
000000000000000000000000001011011010110000000100000001
000000000000000000000010101011111011110001010000000000
111000000000000000000000000111001100000100000000000000
100000000000000000000010011101101111000000000000000000
000000100000000001100010001111011111110000000100000000
000001000110001101000110101011001001111001000000000010
000000100001010001100000001011101001100100010100000000
000001100000001001100010011011111011010100100010000000
000010000001010001000010101101101100111000100100000000
000000001010000001100010101011101111101000000000000100
000000000000000000000010001011011101100000010100000000
000000000000000000010011111101111010010001110000000000
000001000000100101000110110011001110000010000000000000
000000100101010101000010101011101110000000000000000000
110110100000000000000000011101011010100000000000000000
100000000000001001000010001111001010000000000001000000

.logic_tile 5 9
000000000001001101000010100000000000000000001000000000
000000001010101011000000000000001000000000000000001000
000000100000000111000000000101000001000000001000000000
000001000000000101100000000000101000000000000000000000
000000000000000000000110100001001001001100111000000000
000001000010000000000000000000001010110011000000000000
000000100000001111000010000101101001001100111000000000
000001000010000101100000000000001010110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001011110011000000000010
000010100110000000000000000001101001001100111000000000
000000000000000000000000000000001000110011000000000000
000001000000000000000000010001001001001100111000000000
000000100000000000000010110000101010110011000000000000
000000000000000000000000000101101000001100111000000001
000000000000000000000000000000001111110011000000000000

.ramb_tile 6 9
000000001000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000
000010000010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000010100000000000000000000000000000
000010100000010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 7 9
000000000110100000000110000000001000001100111100000001
000000000101010000000000000000001100110011000000010000
111000100000101000000000000111001000001100111100000000
100000000001010001000000000000000000110011000000000010
000001001110000000000000010101001000001100111110000000
000000100000000000000010000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000100000
000000000000001000000000000000001001001100111110000000
000000000000010001000000000000001000110011000000000000
000000000000000001100110010000001001001100111110000000
000001000000000000000010000000001100110011000000000000
000001000010000001100000000000001001001100111100000000
000010000000000000000000000000001101110011000000000010
110010000000000000000000000000001001001100111100000000
100000000000000000000000000000001101110011000000000100

.logic_tile 8 9
000000100000000000000000000000001000001100111100000000
000001000110000000000000000000001100110011000010010000
111000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000010000000
010000000010000000000110000111001000001100111100000000
100000000001010000000000000000100000110011000000000000
000000000000001001100000000101001000001100111100000000
000010100000000001000000000000100000110011000000000010
000000000000001001100000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000100000000000000000010101101000001100111100000000
000001000000000000000010000000000000110011000000000001
000001000000000000000000010000001001001100111100000000
000010000001000000000010000000001101110011000000000000
110000000000000000000110000111101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 9 9
000000000000000111100011111101111110000110100000000000
000000000100010000100110100001001010001111110000000000
111000000000011111000000010011011010000110100000000000
100001000000001111000010101001111110001111110000000000
010001000001010111000111000101001100010100000000000000
110000000001010111100111110011100000111100000000000000
000001001010100011110110101101011001000110000000000000
000010000001001111000010100001011011010110000000000000
000001100000001001100000010000001010000100000100000100
000011100000000111000011010000000000000000001001000000
000000000000000000000011010011111101011100000000000000
000000000010001111000010000000011101011100000000000000
000010000000100001100000000001011001010111100000000000
000000000000000001100000000111001010001011100000000000
110000000000101000000000001001000001010000100000000000
100000000001010001000010010001101111110000110000000000

.logic_tile 10 9
000000000000000101000000000101100001001001000000000000
000000000000000000000000001011101000101001010000000000
111001000001001001100111101001101101010111100000000000
100010001000001011000111101001001101000111010000000000
010000000000011011100010010001101010010100000000000010
110000000000001011100010100000000000010100000000000000
000000000000000111000010010011111001110000100000000000
000000000000000111000111111101111010100000010000000000
000000101110000011100000001011001110000110100000000000
000000100000001111000011110101011010001111110000000000
000000100001011000000111110101100000000000000100000000
000001000000000001000111100000100000000001001000000010
000000000000000000000000001001001011000000000000000001
000000000000000000000010010011001110000110100000000000
110000000000100001000000000000000000000000000000000000
100000001010010000100000000000000000000000000000000000

.logic_tile 11 9
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
010000000100010000000000000000001110000100000110000000
000000000000000000000000000000010000000000000000000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100001001010000000000000000000000000000000000000000000

.logic_tile 12 9
000000000100100000000000000111100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000011001000111100001010000000
000000000000000000000000000000100000111100000000000000
000000000000000111100000000111000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000011001000111100001000000001
000000000000000000000000000000100000111100000000000000
000000000000100000010000000011100000000000001000000000
000000000000010000000010010000000000000000000000000000
000010101011000101000000000011001000111100001010000000
000000000000100000100000000000100000111100000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001010000000000000000000
000000000000000000000111000011001000111100001000000000
000000000000100000000010000000100000111100000000000010

.logic_tile 13 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000010000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010001000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000100100000000000000000000001111000000000000000011
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
110010101100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000010000000001000000100100100100
000000000000000000000011110000001111000000000000000100
111000101100000001000000000000000000000000000000000000
100000000000101001100000000000000000000000000000000000
010000000000000000000000000001100000000000000110100000
010000000000000000000000000000000000000001000000000010
000000000000000000000000001000000000000000000100100000
000000000000000111000000000101000000000010000000000011
000000000000000000000000001000000000000000000100000000
000000000000010000000000000001000000000010000000000110
000000000000110000000111001000000000000000000100000001
000000000000010000000000001011000000000010000000100010
000100000000000000000000010000001110000100000100000100
000000000000000000000011000000010000000000000001000100
110000000000000000000010001000000000000000000100000001
100000000000000001000000000111000000000010000010000010

.logic_tile 15 9
000011000010000000000000010000000000000000000000000000
000011100000000000000010110000000000000000000000000000
111000100000000001000111100001011101011110100000000001
100000001000000000100100000000101000011110100001100001
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000001001100001010000100000000000
000000000000000000000000001101101111110000110000000000
000000000000000000000111100000000000000000000000000000
000000000010001001000110000000000000000000000000000000
000000000100000000000000001011100001011111100100000000
000000000000000000000000001011101011010110101000000000
110000100000001000000110001011100001110000110100000001
100001000000000001000000000001001110111001110010000011

.logic_tile 16 9
000010100000010000000000000000000000000000000000000000
000010001010100000000000000000000000000000000000000000
111000100000000111000110100000000001000000100100000000
100001000010000000100000000000001101000000000000000000
010000000001100111100011100111100001110110110000000000
110000000000101111100000000101001110010110100011000000
000010000000000000000010000011100001010000100000000000
000000000000000000000000000000101001010000100000000000
000000000000000000000000010000000000000000000100000000
000000001110000000000010011011000000000010000000000000
000000000110011000000110011111011010000110100000000000
000000000000001001000110000001111010001111110000100000
000000000001000000000011100000000001000000100100000000
000000000000000000000000000000001100000000000000000000
110100001010110001000000000000000000000000000000000000
100000000001110001000000000000000000000000000000000000

.logic_tile 17 9
000000000001000000000111100111001101010111100000000000
000000000001010000000000001101101011001011100000000000
111001000001001101000110000101111110010111100000000000
100010000110101001000011100101101101000111010000000000
110000000110001001100110000000000000000000000000000000
010000000001001001000111100000000000000000000000000000
000000100001010001000111000101111001101111000100000000
000000001010000111000010101101011001001111001010000000
000000000000000101100010100001101000111111110100000000
000000000000000000000010001111010000101011111010000000
000010100111010011100000011000011101110110100000000001
000000000000000001100011000101011110111001010001100000
000000000000000000000110011101111001111110110100000100
000000000000000000000111100001101111111110101000000000
110000000000000111100011101001101011000100000000000000
010001001000001111100100000011001000001100000000000000

.logic_tile 18 9
000000000000000000000010110101000000100000010000000000
000000000000000101000010000000101100100000010000000000
111000000000101000000110000000011000000100000100000000
100000000001000111000010010000010000000000000000000001
110010000000001000000010110111100000000000000100000010
110001000000000101000111000000000000000001001000000000
000100100000100000000111000001101000011111100010000000
000001000110010000000100001001011110001011100000000000
000000000000000000000000010101011000001001010000000000
000000000010001001000011011101011000101001010010000000
000000000000000000000000000001111010101001010000000000
000000001000000000000000001001011011100000000000000010
000000000000001000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000001100000000000000000011000000000000000110000000
100000000000000001000000000000100000000001000000100000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000111000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000011000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100000000000010000000000000000000000000000
100000000001000000000011110000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000011100000000001101100101111010100000000
000000000000000000100000000101101110111111011000000010
000010000000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000

.logic_tile 21 9
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
111010100100000000000000000000001110010001110100000000
100000000000100000000000001011001110100010110000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000010100100100000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000001000011101001011010110011000000000000
000000000000000000000110111011011110000000000000000000
000000000000100000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000001000000000111000110000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001111011110110011000000000000
000000000110000000000010110111101111100001000000000000
000000000000000000000000000011101010000000000000000000
000000000000000000000000000101111001100001000000000000
000010000000000000000110010000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000001111100011110000000000000000000000000000
000000000000000001100011000000000000000000000000000000
000010000000011011100000000101011100000000010000000000
000000000000000011100000000111101001000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000001111000000000000
000000000000001001000010010000001001001111000000000000
000010000000000000000111000000000000001111000000000000
000001000000000000000100000000001101001111000000000000
000010000001000000000000000001100000010110100000000000
000000000000100000000000000000100000010110100000000000
000000000001000001000000000000011010000011110000000000
000000000000100000100000000000000000000011110000000000
000000000000000000000011000000000000010110100000000100
000001000000000000000000000111000000101001010000000000
000000000001010000000010001001011110100000010000000000
000000000100100000000000001111001110010000010000000001
000000100000100111000000000000011110000011110000000000
000001000101000001100000000000000000000011110000000000
000010100001001011100000001000000000010110100000000000
000000000000101111000010011011000000101001010000000000

.logic_tile 2 10
000000100000001101100011110001000000000000001000000000
000001000000000101000110100000101010000000000000001000
000000000000000011100110100111001001001100111000000000
000000000000000101000011100000101001110011000001000000
000000100000101011100110110101001001001100111000000000
000001001011001111100011000000001000110011000000000000
000000000000001000000010010101001001001100111000100000
000000000110000111000010100000101000110011000000000000
000101000000000000000000000101001000001100111000000000
000000000110000000000000000000101000110011000000000010
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101011110011000000100000
000000000010000000000010000101101000001100111000000000
000000000000100000000000000000001001110011000000100000
000000000000000000000000000001101000001100111000000000
000000100000000000000000000000101000110011000000000000

.logic_tile 3 10
000000100000011000000011110101100001000000001000000000
000001000100001111000011110000101011000000000000000000
000000001110001000000111000111101000001100111000000000
000000000000001111000000000000101001110011000000000000
000100000000000001000000000011101000001100111000000000
000000000000000000000000000000001010110011000000000000
000010000000001000000010010001001000001100111010000000
000000000100000111000011100000001111110011000000000000
000110000000000001000000000011001000001100111000000000
000000000000001011000000000000001100110011000000100000
000000000000000111000000000001101001001100111000000100
000000000000000000100000000000001001110011000000000000
000000000000010111000000010101101000001100111000000000
000000000110000001100010110000001110110011000000000100
000000000000000000000011000001001000001100111010000000
000000000000000000000000000000101110110011000000000000

.logic_tile 4 10
000010100000000001000000011111111000000010000000000000
000000000000000000100011101011011011000000000000000000
111000000000011001000111100001001011101000010000000000
100000000001000001100010010111101000000100000000000000
000000001100010101100011111111011110100100010100000001
000000000000000000000110000011101111101000010000000000
000000000000001111100000011001111010000010000000000000
000000000000000111100010001101001011000000000000000010
000000000000010101100000011011111011101000000110000000
000000000000000000000011110111101100101110000000000000
000010100000001000010010010001111101100001010110000000
000000000000001111000010100011101101100010010000000000
000000001000100000000010011011111110111000100110000000
000000000000001001000011100011111011101000000000000000
110000000000001101100010010111101100101111010000000000
100000000000000101000111000001111111001011100000100000

.logic_tile 5 10
000000000001011000000000010101101000001100111000000000
000000001010001111000010100000101101110011000000010000
000001000010001000010000010101101001001100111000000000
000000000001000101000010100000001011110011000000000000
000010100000100000000000000101101001001100111000000000
000000000001000000000000000000101110110011000000000000
000000000000000101100000010011001001001100111000000000
000000000000010000000010110000001011110011000000000000
000010000000001000000000010101101000001100111000000000
000000000000001001000010010000101001110011000000000000
000000001000000000000000000001101001001100111010000000
000000000000000000000000000000001011110011000000000000
000001000001000000000000000101101000001100111000000000
000000100001100000000000000000101000110011000010000000
000001000000000001100000000001101001001100111000000000
000000100000000000100000000000101011110011000010000000

.ramt_tile 6 10
000000100000000000000000000000000000000000
000001100000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000010000001010000000000000000000000000000
000001100100100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000011001010000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 10
000000000100010000000000000111001000001100111100000010
000000000000000000000000000000000000110011000000010000
111000001100000000000000010101001000001100111100000010
100000000000000000000010000000000000110011000000000000
000000000101010001100000010101001000001100111100000000
000000000000000000000010000000100000110011000000100000
000000000001010001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000001
000001000000000000000000000000001001001100111100000000
000010100000000000000000000000001100110011000000000001
000000000000001000000000000101101000001100111100000010
000000000111000001000000000000000000110011000000000000
000000000000001000000110000000001001001100111100000000
000000000000000001000000000000001001110011000000000001
110000000000000000000110000111101000001100111100000000
100000000000000000000000000000100000110011000000100000

.logic_tile 8 10
000000000001000000000000000101001000001100111100000000
000000000000100000000000000000000000110011000001010000
111010100000000000000000000000001000001100111100000010
100000000001000000000000000000001100110011000000000000
010001000111001000000110000111001000001100111100000000
100000100000100001000000000000100000110011000000000000
000000000000000001100110010101001000001100111100000000
000000000001000000000010000000100000110011000001000000
000001000110000001100000000000001001001100111100000000
000010101010000000000000000000001100110011000000000001
000000000000001000000000000101101000001100111100000100
000000000000000001000000000000000000110011000000000000
000000000000010000000000010101101000001100111100000000
000000001010100000000010000000100000110011000000000000
110000000000000000000000000101101000001100111100000001
100000000000000000000000000000100000110011000000000000

.logic_tile 9 10
000011000000000111100010000011111001110000000110000000
000000000100000101000011100101101011110010100001000000
111000000001101111000110000011100000010000100000000000
100000000000000111000011100101001001110000110000000000
000000000011010111100111111001011010000000100010000000
000000000000001111100111110001001000000000110000000000
000000000000001101000111010101001101101100000000000000
000000000010100001000010100111111001001100000001000000
000100000001010001100111011111101100110000100000000000
000000000110000000000011110101111101100000010000000000
000000001101001000000011100001011001000110100000000000
000000000000001001000011111101111110001111110000000000
000001100000001000000000001011001110110000100000000000
000001000000001111000000001011001101010000100000000000
110000000000001111000000010111100001001001000000000000
100000000000001101000011010101001011101001010000000000

.logic_tile 10 10
000000000000001111100110000000001100000100000100000000
000010100010100101100011110000000000000000001000000110
111000000000000000000011101000000000100000010000000000
100001000000000000000100001001001011010000100000000000
110000001010000001100010110000011100000100000100000000
110000000000100000000010000000010000000000001000000000
000000000000100101100000001001001001010111100000000000
000001000101010000000011111001011100000111010000000000
000000000001001001000110000011101110000110000000000000
000000100000100111100100000101101011000001000000000000
000010001111010001000111010011111011101100000000000000
000000000100000000100010001001101011001100000000000001
000010100000011000000011100001001100010010100000000000
000000001100000111000100000011011001110111110000000000
110000000000001000000000001000000000000000000100000000
100001001110000111000000000111000000000010001000000000

.logic_tile 11 10
000000000001000000000000001011011001101001000000000000
000010100000000000000000001101101000001001000000000000
111000000000001111100000001000011100101001000000000000
100000000000000101000000000111001101010110000010000000
110000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111000111101000000000000000000110000000
000000000000001111100000000101000000000010000000000000
001001000000100000000111000111001110011100000000000000
000000000001000000000111100000011101011100000000000000
000000000000001000000000000111011011111001000000000000
000000000000001111010000000000001111111001000010000000
000000000000001001000000000000000000000000000000000000
000000000000001011100010010000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000111100000000000001000000000
000010000010001111000000000000000000000000000000010000
000000100010000000000000000111101000111100001010000000
000000000001000000000000000000100000111100000000000000
000001000000100001000000000000000000000000001000000000
000000000001000000100000000000001000000000000000000000
000000000000000000000000000111101000111100001010000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000000000000000000000001000000000
000001000000000000000000000000001111000000000000000000
000000000000100000000000000111101000111100001000000000
000000000000000000000000000000100000111100000001000000
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000010000111101000111100001000000000
000000000000000101000000000000100000111100000000000100

.logic_tile 13 10
000000000000100000000000001000000000010110100000000000
000000000001000000000000000011000000101001010000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000001111010000000000001000000000010110100000000000
000000000100000000000000001011000000101001010000000000
000000000000000000010000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000001000101000010110100000011111101000110000000000
000000000001000101010000001111011111010100110000000000
000000000000001101100110110000000000010110100000000000
000000000000000101010010101111000000101001010000000000
000000000001000000000111010011100000010110100000000000
000000000000000000000110100000000000010110100000000000
000000000000000000000010000000000000001111000000000000
000000000000000000000011100000001101001111000000000000

.logic_tile 14 10
000010000000000111100111011011111010110100010110000000
000000000100000000100011001101001011100010110011100000
111000000000101000000111110011100000010110100000000000
100000000001010011000111000000000000010110100000000000
110000000000000001000010011001001000110000000100000000
010000000000000000000011111111011100111111000010100010
000000000000101011100111100101001100101001100110000000
000000000001000101000010001101001100101010010011100001
000100000000000001000000001001111100101001100100000000
000000000100000001100011100001101111010101100010100000
000100001110100111100111011001101111100101010111000000
000000000001010101000111111011101100101010010010000011
000010000001010001000010011101111100110000000110000000
000001000011001111100011111011101001110011110011100001
000000000000000000000111100101101100101001100110000000
000000000000000000000100001111001110101010010010000010

.logic_tile 15 10
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110100001010000011000000000000000000000000000000000000
000010100110000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100001000000000000001101101000000010000000000000
000000100000100000000000001101111000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000001000000000000000111000000001010000100000100000000
000000000000000000000000000000000000000000000010100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000101000000110100000000000000000000000000000
000000001011000011000100000000000000000000000000000000
111000000000000000000000001000001010000001010000000000
100000000000000101000000001011000000000010100000000000
110010000001000101000000000000001000000100000100000000
110000000000100000000000000000010000000000000000000011
000000000000000000000000000001000000000000000100000001
000000000000100000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000000000000010000000011101001100000000000000
000000001111010000000100000000011000001100000000000000
110010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000001001000101011100110001001000000000000000000100000
000000001010010001000000000101000000101001010000000000
111000000000010011100111111101101010111101010110000001
100000000010000000100011001011110000010100000000000000
110000000000000111000111100011100001101001010100000000
000000000000001111000000000011001011011001100010100000
000000000000001001000010000001101110010010100000000000
000000000100000111000100000101111101110011110000000000
000000000001011000000110011001111010101000000100000000
000000000000000111000111101101000000111101010010000000
000000000000000111100011110001011101001001010000000000
000010100000000000000110100111011110000000000000100010
000010000001011000000111001001011110010110100000000001
000000000001111011000100000111111101100000000000000000
000000001001010001000010010101011111010010100000000000
000000000000001111000111000101011001110011110000000000

.logic_tile 18 10
000000000111010000000011110000000001000000100100100000
000000000001110000000111100000001000000000000000100000
111010100000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110001001001000000000000000000000000000000000000000000
010010000000100000000000000000000000000000000000000000
000000100000100000000010000000001110000100000100100000
000000000011011101000000000000000000000000000000100000
000000000110000000000000000000000000000000000000000000
000000100001000000000011100000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000100001000011101011111010100000000000000000
000010100000010000000100000111101001001000000000000000
110000000000000001000000001101101110110011000000000000
100000000100000000000011111111111001100001000000000000

.ramt_tile 19 10
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000001000100000000000000000000000000000
000000001010010000000000000000000000000000
000000000101000000000000000000000000000000
000000000000100000000000000000000000000000
000010100010000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 10
000000000000001000000111100101111100100010000000000000
000000000000000001000100000101101100001000100000000000
111000000110001000000000010000011000000100000100000000
100000000000000001000010000000010000000000000000100000
110000000001010001100111101011111110110110100000000000
110000000100100000100100001111111011110100010000000000
000001000000000000000000000111001101110011110000000000
000010000000000000000011101011011110100001010000000000
000000001000001111100011110111111111101011010000000000
000000100000000111000110101011101111000111010000000000
000010000000000101000010100000011001101100000000000000
000000000000000000000000001001001101011100000000000000
000000000001011111100111010000001100000100000100000000
000000000000000011100010000000000000000000000000000100
110000000000001000000011110001011000100000000000000000
100000000000000111000110100111001111000000000000000010

.logic_tile 21 10
000000000000000101000111100011111011100000000000000000
000000000111000000000110000101001000000000000001000000
111000000000000000000010000101001101100000000000000000
100000000010001101000100001011101001000000010000000000
110000000000000001100110001000011110111001000100000000
000000000000000000000000001101011001110110000000000000
000000000000001000000111001111101110110011110000000000
000000000000001001000010001011111111000000000000000000
000000000110000111100010111001000000111111110000000000
000000001110001111100010101011000000000000000000000000
000000000001001001100110110111111101110011000000000000
000000000010100111000011111001001011010010000000000000
000000100000100000000011100011000000100000010100000000
000001000000010000000010011001001101111001110000000000
000000001110000101100111110011001000110001010100000000
000000000110000000000010100000011101110001010000000000

.logic_tile 22 10
000000000000010000000000010011000000000000001000000000
000000000000100000000010100000000000000000000000001000
000001000000000000000000010001101110001100111000000000
000000000000000000000011110000100000110011000011000000
000000000001010000000000010101101000001100111000000000
000000000100100000000011110000100000110011000000000000
000010000000000000000000010111101000001100111000100000
000000000000000000000010100000100000110011000001000000
000000000000010001100000000101001000001100111010000000
000000001100100000100000000000100000110011000001000000
000000000000000000000011100000001001001100111000000000
000001000000000000000100000000001101110011000001000000
000010100000010001100000000000001000001100111000000000
000001001010000000100010110000001001110011000000000000
000000001010000000000111100000001000001100111000000000
000000000000000000000100000000001111110011000000000000

.logic_tile 23 10
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000001000000000011100011100111100001000000001000000000
000000101010100101100010100000101011000000000000001000
000000000000000000000010100111000001000000001000000000
000000000000000000000010100000101001000000000000000000
000000000001010101000010100101000001000000001000000000
000001000010000001000000000000001110000000000000000000
000000100000000000000010010101000000000000001000000000
000001000110000000000011000000101101000000000000000000
000000000010100111100011000001000000000000001000000000
000000000101000000100000000000101000000000000000000000
000010100000000000000000000001100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000001000000000111100101100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000011110000000101000000000000001000000000
000000000000000000100011100000001100000000000000000000

.logic_tile 2 11
000000000000010011100000000111101000001100111000000000
000000000000000000100011100000001110110011000000010001
000000000000000111100000010011101000001100111000000001
000000000000000000100011010000001000110011000000000000
000010100001010000000000000101101000001100111010000000
000000000010000000000000000000101101110011000000000000
000000000010001111100011110101101000001100111000000001
000000000000001011000011000000001110110011000000000000
000101000000000000000000010111101000001100111000000000
000000000000000000000011010000101001110011000000000010
000000000000001000000111100001101001001100111000000000
000000000000000011000000000000101101110011000000100000
000001000000001111000000000101101001001100111000000000
000000100000001011000000000000001110110011000001000000
000000000001001011100000000101101001001100111000000000
000000000000101001000010000000101000110011000010000000

.logic_tile 3 11
000101000000100000000000010101001000001100111000100000
000010000100000000000011000000101100110011000000010000
000000000000101001000011110001101001001100111000000000
000000000000001111100111110000001010110011000000100000
000000100010010000000000000001101000001100111000000000
000001000000010000000010000000101101110011000000000000
000000000000001111100000010111001001001100111000000000
000000000000001011000011100000001111110011000000000010
000001000000001001000000010011101001001100111000000000
000000100100001111100011100000101101110011000000100000
000000000000000000000111000001001001001100111000000000
000000000000000000000111000000101011110011000000100000
000000000000010011000000000011001001001100111000000000
000000000000010000100000000000001010110011000000000000
000000000000000000000000010001101001001100111010000000
000000000000010000000011000000101000110011000000000000

.logic_tile 4 11
000000000000101001100000011001001100110101100000000001
000000001010001111000010101011001100111010100000000000
111010100000001001100111110011001110110011110000000000
100000000000000001000111110101111011100011010000000000
000000000000010101000111101001111111101000010000000000
000000000000001111000111110011011110101001000000000000
000000000000101111100111010001011001100000000000000000
000000000001011011000110100111111110111000000000000010
000100100000011111100000001001101110101111000000000000
000001000000000011100010011101111011010110100000000000
000000000000001011100011101111011101110010110000000000
000000000000001011100011000011001010100001110000000000
000000100000010101100010011111111100110110110110000000
000001000000000001100011010001111010111101110000000000
000000000000001011100000010001011011101000000000000001
000000000000001111100011000111001011100000010000000000

.logic_tile 5 11
000010100000100000000011000101001001001100111000000010
000000000001010001000100000000101100110011000000010000
000000000000100000000000000001101001001100111000000110
000000000101010000000011110000101111110011000000000000
000000000001010000000111110011001001001100111000000010
000001001000000000000011100000101001110011000000000001
000000001100000000000000000101001000001100111000000000
000000000000000000000000000000101011110011000000100100
000000101000000000000010000101001001001100111000000100
000001000000010000000000000000101111110011000000000001
000000000000000101100000000001101000001100111000000000
000000000000000001100000000000101001110011000000000101
000000100001100000000000000011101001001100111000000000
000001000100100000000000000000001001110011000000000001
000000001100100000000011000001001000001100111000000101
000000000001010000000011010000001011110011000000000000

.ramb_tile 6 11
000011100001000000000000000000000000000000
000011100100000000000000000000000000000000
000001000001010000000000000000000000000000
000000100000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000111000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 11
000000000000011001100000000000001000001100111100100000
000010100000100001000000000000001000110011000000010000
111000100001011000000110000000001000001100111100000000
100001000000000001000000000000001000110011000000000001
000000000000000000000000000000001000001100111100000000
000000000100000000000000000000001101110011000001000000
000010000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000001100000000000110010000001001001100111110000000
000000000000100000000010000000001000110011000000000000
000000000100000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000100000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000010
110010101100000000000000010000001001001100111100000000
100001000000000000000010000000001001110011000001000000

.logic_tile 8 11
000000100000100001100000010000001000001100111100000010
000001000000010000000010000000001100110011000000010000
111101000000000000000000000000001000001100111100000010
100000100000000000000000000000001000110011000000000000
010000000110000000000000000000001000001100111100000010
100000000100000000000000000000001001110011000000000000
000000000000000001100110000111001000001100111100000000
000000000000000000000000000000100000110011000000000100
000000001111001000000000000111101000001100111100000100
000000001010100001000000000000000000110011000000000000
000010100000000000000000000101101000001100111100000000
000000001110000000010000000000000000110011000000100000
000000000001010000000110000111101000001100111100000010
000000000000000000000000000000100000110011000000000000
110000000001011000000000010101101000001100111100000000
100000000000100001000010000000100000110011000010000000

.logic_tile 9 11
000011000010000000000010000011001010000001010010000000
000001001110001111000011111101110000010110100000000000
111000000000010111000111100111111001010111100000000000
100000000000001111100011110011101001000111010000000010
010001000001111111110110000011111001010111100010000000
000010100110010111100010011001101001001011100000000000
000101001111011011100000000011011110010111100000000000
000010100000001111100010101001101100000111010000000000
000010100000010011100011011111101010010111100000000000
000000001010100000100010010001101111000111010000000010
000000000000000000000011100101011000010111100000000000
000010100000000000000000001111001100001011100000000010
000000000001000101100010100000000000000000000100000010
000010001010100000000110110111000000000010000011000000
110000001001010011100010101001011011000001000000000000
100000000000000000100111110101001011000110000010000000

.logic_tile 10 11
000000000000000000000010000000000000100000010100000000
000000001010000000000010101001001100010000100000000000
111000000000000111000111000111100001111001110000000010
100001000000000000100100000101001000101001010010000001
110000000000000000000111100000000000001001000000000010
010000000000000001000000000011001001000110000000100000
000001000001000000000010110000011010101000000100000000
000000100000100000000011111011010000010100000000000000
000000000010001000000110000011101101000010000000000000
000000100000000001000010010011111101000000000000000010
000100000001000011100010000111101011101000010000000000
000000001000100000100111001001111001000000100000000000
000000000000000000000111001000001100010100000000000000
000000000000010000000100001101010000101000000001000000
110000100000000001100011101111011011000110100000000000
100001000000000000000100000011111011001111110000000000

.logic_tile 11 11
000000100000001000000111010001001100010111100000000000
000001100000000101000011111001101110000111010000000000
111000000001000111100111011111011110111101010000000000
100000000000000000000111111111110000010100000000000000
000000000000000111100010010101011000000000000000000001
000000000000000101000011100011011000000110100000000000
000000000000000011100011101111001100111101010000000000
000000000000001001000011101011110000010100000010000010
000000000000001111100111001011001011100000010000000000
000000000110100001000010011001111011101000000000000000
000010000000101000000010111011101010101001010000000000
000000001000010001000111100101000000101011110000100001
000001000000000111000111000001100001101111010100000000
000000000000000000100000000000001010101111010000000000
110000000000000000000011110101011101010110110100000100
100000000110000000000110000000111011010110110000000000

.logic_tile 12 11
000000000001100000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000011001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000100010000101100000000000000000000000001000000000
000001000000100000000000000000001100000000000000000000
000000000000000000000000000011001000111100001000000000
000000000000000000000010010000100000111100000000000000
000000000000001000000000000000000000000000001000000000
000010000000000011000010000000001110000000000000000000
000000000000000000000000000011001000111100001000000001
000000000000000000000000000000100000111100000000000000
000000000100000101000000000101100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000011001000111100001000000000
000000000000000000000000000000100000111100000000000000

.logic_tile 13 11
000010100001000101000000000101000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000010000010000000000000000000000000000000000
000000000000000001100010100000000001000000001000000000
000000000000000101100000000000001010000000000000000000
000000000010000101000010100000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001001110100000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001001010000000000000000001001000000000000000000
000000001000000000000000000101100000000000001000000000
000000000000010000000000000000100000000000000000000000

.logic_tile 14 11
000001000000000000000000000111000000000000001000000000
000000100000000000000000000000000000000000000000001000
000001000000000000000000000101000000000000001000000000
000000100000100000000000000000000000000000000000000000
000000100000100101000000000000000001000000001000000000
000000000001000000000000000000001110000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001010000000000000000001111000000000000000000
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000010000000000000111000000000000001000000000
000000000000000000010000000000100000000000000000000000
000001000000001001100110010111000000000000001000000000
000000101010001001100110010000100000000000000000000000
000000000000000001100110010111100000000000001000000000
000000000000000000100110010000100000000000000000000000

.logic_tile 15 11
000001000000100000000110000000000000010110100000000001
000000100001000000000010010101000000101001010000000000
111000000000000000000000001000011000100000000000000000
100000000100000101000011101011001001010000000000100000
010000000000000101000000001111111011000000000000000000
010000000000000000100000000001001111000000100000000001
000010000001101000000011101111011100000001010000000000
000000000001010001000000000111000000000000000000000000
000010000010001000000111100011001111101001100111000000
000001000000000011000000000011101001101010010011000000
000000000000101001100110001111111001000000000010000000
000000000001010001100000000111001101100000000000000000
000000000000000001000000010000000001001111000000000000
000001000000100111100010010000001011001111000011000010
000000001110001101100110000000000001000110000000000000
000000001010001001000000001111001100001001000000000000

.logic_tile 16 11
000000000110000000000000001011111111010010100000000000
000000000100000111000010111011011011110011110000000000
111010000001001111100011100000000000000000000100000000
100000000000100101000000001101000000000010000001000100
010000000000100000000011100000011000000100000110000010
110000001100010000000111100000000000000000000000000010
000010100001000111000111000000000000000000000110000000
000000000000101101000010101011000000000010000000000010
000010001100000000000010000101111000011110100000000000
000001000000001111000000001001011100101110000000000000
000000100000000001000000010111011000101000000000000000
000001000000000000100010110000000000101000000000000000
000000000000100111000000001000000000000000000100000000
000000000001000000000000000101000000000010000001000101
110010000001000000000000001001001001010110110000000000
100000000100100000000010000101011011010001110000000000

.logic_tile 17 11
000010000000000011100000011101011110001110000000000000
000001100000000000000011110101101100001001000000000000
000000000000001101000110110011011000010110100000000000
000000001110001011100011010101001011010000000000000000
000001100000001000000110000001001111000111010000000000
000010100000000101000110000111011100010111100000000000
000000000000001001100010100011011011000010100000000000
000000000000000101000011101101011100010010100000000000
000000100000000000000000000001111010001011000000000100
000001000000000001000000001101001100000011000000000000
000010100000000101100000001001011000001111110000000000
000000000010001101100010001101111110001001010000000000
000000000000000001100000001001111000001110000000000000
000000000000001001100010111011101100000110000000000000
000000001000001101100111001111111110001111110000000000
000000000110001101000100001101011110001001010000000010

.logic_tile 18 11
000001000000011000000000010101011100101000000000000000
000010100000000001000010100111110000000001010000000000
111000000000000000000000010000001100000100000100000000
100000000110000000000011110000000000000000000000000000
110000000000001001100000010101101011000010110000000000
110000000001011011000011101001001110000001010000100000
000000100001011000000111100000000000000000000000000000
000001000110000011000000000000000000000000000000000000
000000000000100011100000001111111101110011000000000000
000000001110011111000000001001001101100001000000000000
000000000000000011100111100111101010000001010000000000
000000000000000000000010000000100000000001010000000000
000000000000001001100111101111001100100000000000000000
000000000000000011100000001101001000000000100000000000
110000000000000101000011100000000000000000000000000000
100000001110000001100100000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000100000000000000000000000000000
000010100000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 20 11
000000000000000000000011000011011111100010110000000001
000000001100000000000011100011111110010110110000000000
111000000000001101000110000001111111100110000000000000
100010000000001001100111100011111001100100010001000000
110000000000001001100010100011111010100000110000000000
110000000000001111000000000000011011100000110000000000
000001000000010101000110011001001101100000000010000000
000000100110100001000010011111101000100000010000000000
000000000000001101100110100001000001100110010000000000
000000000000000111000000000000101100100110010000000000
000000000001000111000000000000000001000000100100000000
000000001010101001100000000000001010000000001001100101
000000000001010000000111101101001111100000000010000000
000000000000101111000100000101001011000000100000000000
110010100000001001000010011101011000101000000000000000
100001000000000001000011100111000000000000000000000000

.logic_tile 21 11
000000000000000000000011100101100001101001010100000000
000000000000000001000010110011101101011001100000000000
111000000001110000000110001011100001111001110100000000
100000000000000000000100000011101110010000100000000000
110000000000001101000000001111011000101000000100000000
000000000000000001100000001011110000111101010000000001
000000000000000000000010100011111100101001010100000000
000000000000000000000011101001010000101010100000000000
000000000000001000000000010111111100100000000000000000
000000000001010101000010101001001010000000100000000000
000011000001011101100010000111011111111001000100000000
000010100110000101000010000000011101111001000000000000
000000000000000001000010000101011011101110000000000000
000000000100000000000011100001011011011110100000000000
000000001100000000000110101111001100101000000100000000
000000000001010001000000001011110000111101010000000000

.logic_tile 22 11
000000000000000101100110100101001000001100111000000000
000000000100000000000000000000000000110011000000010010
000000000000000101100110100000001001001100111000100000
000000000000000000000000000000001100110011000000000100
000000000001011000000000000001101000001100111000100000
000000000000000101000000000000100000110011000000000000
000000100000000000000000000000001001001100111000000000
000001000000000000000000000000001101110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000100000000111000110000000001000001100111000000000
000001000100000000000100000000001000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010110000001000110011000010000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000100000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000100000000000000000111010011100000000000001000000000
000100001010000111000111010000001000000000000000010000
000000000000000111000111000001000000000000001000000000
000000000000000000000100000000101101000000000000000000
000000100000110001000010000101100001000000001000000000
000001000110000000000000000000001111000000000000000000
000000100000000000000010000111100001000000001000000000
000001000000000111000000000000001111000000000000000000
000000000000000000000011000111100001000000001000000000
000010000100000000000000000000001011000000000000000000
000000000000000101100000000101000001000000001000000000
000000000000000000100000000000101001000000000000000000
000000000010000111000000000001100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000001000010010111000000000000001000000000
000000000000001111000011010000001001000000000000000000

.logic_tile 2 12
000000000001010000000000000111001000001100111000000010
000001000000000000000010010000001100110011000000010000
000000000000000000000000000111101000001100111000000010
000000001110000000000000000000001101110011000000000000
000100000000001111100000010101001000001100111000000000
000000000110001011000011110000001110110011000010000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101101110011000000100000
000110100000000000000010010101001000001100111000000000
000000000000000001000111010000101010110011000010000000
000000000000000001000010000011101001001100111010000000
000000000000000000000010000000101111110011000000000000
000010000000001001000000010011101000001100111000000000
000010000000100011100011000000001001110011000010000000
000000000001010001000010000011001000001100111000000000
000000000000100000000110010000101111110011000010000000

.logic_tile 3 12
000011000001010000000000000011001001001100111010000000
000000001010000000000000000000001110110011000000010000
000000000000000001000000000011101001001100111010000000
000000001110000000100011100000101000110011000000000000
000000000001000000000110100011101001001100111000000000
000000000000110000000100000000101111110011000000000000
000010000010000000000000000001101000001100111010000000
000000000000001001000000000000101110110011000000000000
000000000000001011100000000111001000001100111000000000
000000000000000011000000000000101110110011000000000000
000000000000001000000011010011101001001100111000000000
000000000000001011000111000000001111110011000000000010
000010000000000001000000000101101000001100111000000000
000000000000000111100010010000001100110011000000000000
000000000000000011100011000101001001001100111000000000
000000000000001001000011100000101110110011000000000000

.logic_tile 4 12
000000100000011000000011111011101111111000000000000000
000000000110000001000010100011101001010000000000000000
111010100000001111000110111011011000110000010000000000
100000000000000101100010101011001110100000000000000000
000010100001110001100000001111101000110111110100000010
000000000000000000000010100101111010110110110000000000
000000001010100101000011100111000000010110100000000000
000000000001010000100000000000000000010110100000100010
000100100000011000000000001111011001101000010000000001
000000000110000111000000001011011111001000000000000000
000000001000001000000111110001011111100001010000000000
000000000000000111000111100111111110010000000000000000
000000100000000111000000000001101111100011110000000000
000001000000000001000011100111011011101001010000000000
000000000000000000000111110001000000101111010100000000
000000000100001111000110000000001011101111010011000000

.logic_tile 5 12
000000000000100000000000000111001001001100111000000001
000000000000010000000000000000101100110011000000010000
000000000000000000000000000011101000001100111000000010
000000000100000111000000000000101111110011000000000000
000010000000010000000010000111001000001100111010000000
000000000000100000000100000000101110110011000000000000
000000000000000000000000000111101000001100111000000010
000000000000000000000000000000001111110011000000000000
000010000001000000000000010111001001001100111000000000
000000100000100000000011000000101000110011000000000100
000000000100001000000000010101001000001100111000000000
000000000000000111000010110000101111110011000000000001
000010000000000111100000000111001000001100111000000000
000000000110000000000010010000101101110011000000000001
000100000000010001000000000000001001001100110000000000
000000000110000001000000001111001110110011000000000001

.ramt_tile 6 12
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000001001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000001010000001100000010111001000001100111100000000
000000100000000000000010000000000000110011000000110000
111000000000001000000000000000001000001100111110000000
100000000000000001000000000000001000110011000000000000
000010100000000000000000000000001000001100111110000000
000000000000010000000000000000001001110011000000000000
000000000000000000000000010000001000001100111100000000
000001000000000000000010000000001101110011000000000010
000010100001110000000110000000001001001100111110000000
000000001010000000000000000000001000110011000000000000
000010000010000001100110000000001001001100111100000000
000001000000000000000000000000001100110011000010000000
000000000001001000000000000101101000001100111101000000
000010000110100001000000000000100000110011000000000000
110001000000000000000000000000001001001100111100000000
100000100000000000000000000000001101110011000000100000

.logic_tile 8 12
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000110000
111000001110010000000110000000001000001100111100000000
100000000000000000000000000000001000110011000000000010
010000001110001000000110010101001000001100111100000000
100000000100000001000010000000100000110011000000000000
000010100001000000000000000101001000001100111100000000
000001000000100000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000100000
000010001001110000000000010111101000001100111100000000
000000000000110000000010000000000000110011000000000100
000000000000000000000000000000001001001100111100000000
000000100000000000000000000000001101110011000000000100
110000000000001001100000000000001001001100111100000000
100000000000000001000000000000001001110011000000000000

.logic_tile 9 12
000100100000000001000000010011111001110011110000000010
000000000000000000000010000111111110100001010000000000
000000000000001000000010011001101011000110100000000000
000000000100100001000111010111111010001111110000000010
000001000000000001000011110101011111010000110000000000
000010000000000011000111000000111000010000110000000000
000000000000000000000000010001101011000110100000000000
000000000000000111000011000011101010001111110000100000
000000000000001101000000010101111010010111100000000000
000000100000000011100011100011011101001011100000000000
000000000001001101000110101001111100010111100000000000
000000000100101111100110110101101111001011100000000010
000010000001010101100000001101011011010111100000000000
000000000000000000100010111001001101000111010000100000
000000000000000111100000010001101001100001010000000000
000000000100001101100011010001111100000010100000000000

.logic_tile 10 12
000000000001101000000010101011011111101000000000000000
000010001110001011000011111011101001010000100000000000
111000000000001011100110111111111100010111100000000000
100000000000000001100010011011001111000111010000000000
000000000000000001100111100011101001000001000010000000
000000000000000000000111100101011000000110000000000000
000000000000001111000010101101100000000000000000000000
000000000100000111000000001001100000101001010000000000
000000000000001101100011100111011010101001000000000000
000000000110000101100010011011001111001001000000000000
000010000001110111100011100001001100000011110010000000
000000000000000001100010001101001100000011010000000000
000000000000001000000110011111101100100000010000000010
000000000000001111000011001001011001100000100000000000
110010000000000111100000001101011011110111110100000000
100000000100001111000000000001101100101011110000000010

.logic_tile 11 12
000110100001010101000110001101011101110000010000000000
000000000000110001000111110011001010100000000000000000
111000000000000000000010111000011001110001010010000000
100000000000000111000011011111011001110010100000000000
010000000000000001100111110011001111110100010100000000
010000000000000001100011111101001111100010110010000010
000010000000000111100110001111101100110000000110000000
000000000000000000000110000111001100111111000010000001
000000000000011011100011001011001110110100010110000000
000000001110101011100111101101011000100010110011000000
000010000001000011100000001111001100111000100111000001
000010000000100011000000001101011000101110000001000000
000010000001010011100011101011001100101001100110100001
000001000000101001100010010001101010010101100010000000
000000000000000101100111000111001110111000100100100000
000000000000000001000011001101011001101110000010000111

.logic_tile 12 12
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001110111100000010000000
000010000000000000000000000101000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000000001001111100001010000000
000000000000000111000000000000001110111100000000000000
000000001100000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000011000000000101100000000000001000000000
000000000000000000100011100000000000000000000000000000
000010000001000000000000000000001001111100001000000000
000000000000101001000000000000001110111100000010000000

.logic_tile 13 12
000000000001011000000000000101000000000000001000000000
000000100111000111000000000000000000000000000000010000
000000001101001111100000010001100000000000001000000000
000000000000000111000011100000100000000000000000000000
000000000000001111100000000000000000000000001000000000
000000001010001111100000000000001000000000000000000000
000010000000000000000000000000000001000000001000000000
000000000000001111000011110000001010000000000000000000
000000000110000000000000000101100000000000001000000000
000000000100000000000000000000100000000000000000000000
000000001110000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000001100000000000001000000000
000001000000110000000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000010101000101000000000000111100000000000001000000000
000000001100011001000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000010000110000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000001000000001000000000
000000000000000000000010010000001111000000000000000000
000001000000000000000110110011100000000000001000000000
000010001010000000000010100000100000000000000000000000
000000000000000000000110100001000000000000001000000000
000000001010000000000000000000000000000000000000000000
000001000000001011100000000101100000000000001000000000
000000100000000101100000000000100000000000000000000000
000001000000001000000000010011000000000000001000000000
000000100000000101000010100000100000000000000000000000

.logic_tile 15 12
000000000000000000000111110001000000010110100000000000
000010101000001111000111100000100000010110100001000000
111000000000001000000000001111011101111000100110000000
100000000000000111000000000011101101011101000001000010
010000001100001000000000000101100000010110100000000000
010000000000000111000010110000100000010110100001000000
000000000001000000000000000000011000000011110000000000
000001000110100000000011110000000000000011110001000000
000010000000000000000000000000000000010110100000000000
000001100001000000000011111011000000101001010001000000
000000000000000011100111100001001111000010000000000000
000000000000000001000000000101001011000000000000000000
000011001010010001100111100000001010000011110010000000
000010001110000000000000000000010000000011110000000000
000000000000000000000000000000000000001111000010000000
000000001010000000000000000000001010001111000000000000

.logic_tile 16 12
000000000000000111100010100000011110110000000000000000
000000000000001101100010110000011000110000000000000000
111001000000001101000110001000011110000010100000000000
100000001010000001100000000111010000000001010000000000
010000000000000000000111010011011000100000000000000000
110000000000010000000111010111001001000000000001000000
000000000100000101000000001011111111001110000000000000
000000000000000000100000001001001101001001000000000000
000000000000000111000000010011101101100000000000000000
000000000000000000000010001001001010000000000010000000
000000000000000001100010000000000000000000000000000000
000000001000001001100000000000000000000000000000000000
000000000001000001100000000001000000000000000100000000
000000000000000000100000000000000000000001000011000000
110010000000000101100111100011011000001011100000000000
100001000100001111000010001101101001010111100000000000

.logic_tile 17 12
000010001000000101000010100111000000000000000100000000
000001100001001101000010110000100000000001000000000000
111000000000000000000010100001101011000010000000000001
100000000000001101000111100101011110000110000000100000
110000000000100101000010100111101000000110000010000001
000010100000010101100110001001011101000100000000000001
000000000000000000000111001011000000100000010100000000
000000000000000001000110101111001101110110110010000000
000010001000000000000011101011101011000010100000000000
000000000001010001000110101101111101100001010000000000
000000000000000111000011111000000001100000010000000000
000000000000000000000111010101001100010000100000000000
000000001001010001000000011001011000000010000000000100
000000000000000101000010101001011010001001000000000000
000100000000000000000000000001001111101001010000000010
000000000000001001000010000111001011010100100000000100

.logic_tile 18 12
000000001000000101000110110111101100000100000000000000
000010100000000111100011011101111000010000000000000000
111000100001001001100000001001011100100110000000000000
100001000000001111000010100101011001100100010000000000
110000000000000111100110100000000000000000100100000000
110010100100000000000000000000001001000000000000000000
000000100000010000000010010101011111101110000000000000
000001000000000111000011110001011100101101010000000000
000000000000000000000110000000000001000000100100000001
000000100000000000000011110000001011000000000000000000
000010000000000111100000001111011000000000000000000000
000000000000000000000010001111001101100000000000000000
000000001010000001100010001000000000010000100000000000
000000000000000000000000000111001010100000010000000000
000000000000000111100010011011011001100000000000000100
000000000000000000000010001101111000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000001000000001001100010100001111011101010000000000000
000010100000001001100110101101111101000101010000000000
000000100000000101000110010001001111101011010000000000
000001000001010000100110010001011101000111010000000000
000000000000001101000110010001011110100000000010000000
000000000000001001100110010000101001100000000000000000
000000000000000001100010011001001010101000000000000000
000000000100000101100111111111100000000000000010000000
000000000000001001100000010001101111100000000000000000
000000000000000001000011101011001010001000000000000000
000001000000000000000111100011001111100000000000000000
000000100000100000000011110101001101101000000000000000
000000000001011001100011100101011001100100000000000000
000000000000100101000100000000101011100100000000000000
000000000000001000000000011011011000100000000000000000
000000000000000001000010000101011100000000000001000000

.logic_tile 21 12
000000000000010111000011110101011011100010000000000000
000000000000000001000010010001111100000100010000000000
111000100000001111100110010001101100101011010000000000
100000001000001011000110010111101000001011100000000000
110000000000000111000010101011001000101110000000000000
000000000000000000000110110001011101011110100000000000
000000100000011001100000001101101011001000000000000000
000001000000001001000010010111011101000000000000000010
000010100000010101100111110111111001101110000000000000
000001000000101111000110101011111000011110100000000000
000000000000001000000110001101001110101110000000000000
000000000000000111000000000101011110101101010000000000
000001000001011000000111101001100000111001110100000000
000010001101110101000000001001001100010000100001000000
000000000000001000000000000000001000000001010000000000
000010001010000001000011111011010000000010100000000000

.logic_tile 22 12
000010000000000000000000000001101000001100111000000000
000001000000000000000000000000100000110011000000110000
000000000000000000000111000000001000001100111000000000
000000000000000101000100000000001110110011000000100000
000000000000000000000000000000001001001100111000000000
000000001110000000000000000000001110110011000000000000
000000000000011000000000000000001001001100111000000000
000000000000001111000010100000001010110011000001000000
000010000000000101000000000011001000001100111000000000
000101000000000000100000000000000000110011000000000000
000000000000000111100000010000001001001100111000000000
000000000000000000000011110000001110110011000000000000
000010100000000000000000000000001000111100001000000000
000001000100001101000000000000000000111100000000000100
000000000000000101000000001001111101100010110000000000
000000000000001101100000001101011100101001110000100000

.logic_tile 23 12
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000110000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000100010100111100011100111000001000000001000000000
000001000100000000100011100000101011000000000000010000
000000000000000000000000010101000001000000001000000000
000000000000000111000011110000101111000000000000000000
000000000100000000000111100101100001000000001000000000
000000001010010000000000000000001000000000000000000000
000000000000000000000111010001100001000000001000000000
000000000000001111000011000000101011000000000000000000
000000000000000101000000000001000000000000001000000000
000010000000000000000000000000001110000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000101001000000000111000001000000001000000000
000000000100001101100010000000001110000000000000000000
000000000000000001000010000111100000000000001000000000
000000000000000000000010100000101100000000000000000000

.logic_tile 2 13
000000000000000000000010000111001000001100111000000000
000000000000000000000000000000001011110011000000010000
000000000000010000000010100101101001001100111000000000
000000000000000000000100000000101100110011000000000000
000100000000001000000010100111001000001100111000000000
000010000000000011000100000000101111110011000010000000
000010100000010000000111100011101000001100111000000000
000000001010001101000000000000001101110011000000000000
000000000000000000000011100101101001001100111000000000
000000000000000000000000000000001111110011000000000000
000010000000011011110000000111001000001100111000000000
000000000000100011000011010000001001110011000010000000
000000000000001001000111000101001001001100111000000000
000000000000001011100011100000001101110011000000000000
000010000000000001000010000111101001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 3 13
000000000000000000000010000011001001001100111000000000
000000000110000000000000000000001110110011000000010000
000000000000000000000000010011001001001100111000000000
000000000000000000000011100000101111110011000000000000
000000000100000000000000000001001000001100111000000000
000000001010000000000000000000101110110011000000000000
000000000000000000000011100011001000001100111000000000
000000000000000000000100000000001110110011000000000000
000100000010010011100111000111001001001100111000000000
000100000000000111100011110000101011110011000000000000
000010100000001000000111100011101000001100111000000000
000000000000001111000010010000101101110011000000000000
000000000000010111000000000011101001001100111000000000
000000000000001011100010000000101001110011000000000000
000000000000000001000000001011101000001100110000000010
000000000000000001000010000111000000110011000000000000

.logic_tile 4 13
000010101010000111000110010101101100100000110000000000
000000000000001101100010100111101010110000010000000000
111000000000000101000000001011001110101011010000000000
100000000000000000000011100011001100001011010000000000
000000000000001001100000010001101010101011110100000000
000000001010000001000011100000000000101011110000000100
000000000010010101100000011111111000100010000000000000
000000000000000111000011000101011000001000100000000000
000100100100000111000000001101001000010000000000000000
000001000000010111000000001111111000000000000000100000
000000100000001011000111000011100001011001100000000000
000001000000000011100000000000001101011001100010000000
000000000000001111100111110111101110111000000000000000
000000001010001111100111101111001001100000000000000000
000010100000100001000110100101101110100000010000000001
000001000001001111100000001111011110010000010000000000

.logic_tile 5 13
000100000000000101000111001101011110111110000000000000
000000000000000000000010101001111101101101000000000000
111010000000000101000111001111001011100000000000000100
100000000000000101000010110101101110000000000000000000
000000000000010101000010110111001100101000000010000010
000000000000100101100011110000010000101000000010100010
000000000000001111100010101101111001000010000000000000
000000000000000011100010100001101011000000000000000000
000100000000001000000011000001001010000010000000000000
000000000000000001000110001001001011000000000000000000
000010000000001000000110000011111110101000010010000000
000000000000001101000000001001001111000000010000000000
000010100000010000000110011011111000111111000100000000
000000001000000001000011100101111100111111010001000000
000000000000001001000000000001101100010101010000000000
000000000110000001100010000000110000010101010000000000

.ramb_tile 6 13
000001100000100000000000000000000000000000
000011000001000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000100000000000000000000000000000000
000000001010010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000001000000110000000001000001100111110000000
000000000100000001000000000000001000110011000000010000
111000000000000000000000010111001000001100111100000001
100000000000100000000010000000000000110011000000000000
000000000100000000000000000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000000000001011001100000000000001000001100111100000001
000000000000000001000000000000001001110011000000000000
000001000110010000000000010101101000001100111110000000
000010100000000000000010000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
110000101010000000000000000000001001001100111100000000
100001000000000000000000000000001101110011000000000100

.logic_tile 8 13
000000001110001001100000010000001000001100111110000000
000000000000000001000010000000001000110011000000010000
111010100000001000000000000000001000001100111100000000
100000000000000001000000000000001000110011000000000000
010000000000000000000000000000001000001100111100000000
100000000000000000000000000000001001110011000000000000
000001000000000000000000010111001000001100111100000000
000000101100000000000010000000100000110011000000100000
000100000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000010000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000010100000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000001000001100110000111101000001100111100000001
100001000110100000000000000000100000110011000000000000

.logic_tile 9 13
000000000000100000000111101111011001000110100000000000
000000000000000111000000000101001111001111110000000000
000000000000001011100110001001011000100000010000000000
000000000000000111100110011001011001100000100000000000
000001100001001011100011100101011010001001010000000000
000011000000010001100100000000011100001001010000000000
000000000000001111000111000000011111011100000000000000
000000000000000011100011111111001011101100000000000000
000100000000001000000110000111111111000110100000000000
000110000000001111000000000101011010001111110000100000
000000000001010101000110101001111011010111100000000000
000000000000000001100100000011001000001011100000000000
000010100000000000000000010101111000010111100000000000
000000001110011101000011101101001010000111010000000000
000000001110001001100010000101111101110100000000000000
000000000110000111000010111011101101101000000000100000

.logic_tile 10 13
000000100000000011100000001011111000100000000000000000
000000000000000000000000001011001011110000010000000000
111000000001010111000000000111011100101000010000000010
100000000000000111000000001111111110000000100000000000
110010101111010111100010000101001100101001110010000000
010001000000000101100000000000001010101001110001000100
000000000001000111000110000101111101101000010000000000
000000000000000000000000001111011100000000100000000100
000000000000000001000000000001011111101000010000000000
000000001010000000100010001101011101000100000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000100001011000000010111101111011111101000010010000000
000100000000010111000111100001111101001000000000000000
110000000000000101000000000101111110101000000100000000
100000000000000000100010000000100000101000000000000010

.logic_tile 11 13
000010000000000000000011001001001101101101110110000000
000010100000000000000110010001111110001000010001000010
111000000000100000000000010111011000110000000100000000
100000001000000111000011010011101010110011110011000001
010110100000010000000010011101011100101000000000100000
110100000000101111000011100011100000111110100010000000
000000000000000011100111110101101101010111100000000000
000000000110000111100111111111101111000111010000000010
000000000000000101100110100111111011110000000100000001
000000001100001001000000000111011000111111000010000000
000000000000001011100110100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000100000101000011001000000000010000100000000110
000000000000000000000111111001001001100000010011000001
000000100000011001000010001111111011111000100100000000
000001000000001011000010000101101101011101000010000000

.logic_tile 12 13
000001100000000000000000000000000000000000001000000000
000011100000000001000010010000001000000000000000010000
000000000000000000000000000001001000111100001000000000
000000000000000000000010010000100000111100000000000000
000010100000000000000000000101100000000000001000000000
000001000101010000000000000000000000000000000000000000
000000000000000000000000000001001000111100001000000000
000000000000000111000000000000100000111100000000000000
000000000000100000000000000000000000000000001000000000
000000000001010000000000000000001111000000000000000000
000000000000000000000000000001001000111100001000000000
000000000110000000010000000000100000111100000010000000
000110100000000000000011000000000001000000001000000000
000100100110000000000100000000001001000000000000000000
000000000001000000000000000001001000111100001000000000
000000000000100000000000000000100000111100000000000000

.logic_tile 13 13
000000000101000000010000000101000000000000001000000000
000000000000101111000000000000100000000000000000010000
000000000001000111000010110001000000000000001000000000
000000000000001111000111110000000000000000000000000000
000001000000001000000000000101000000000000001000000000
000000000000000111000011100000000000000000000000000000
000000001101010000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000100000000000000000000000000001000000001000000000
000001000100000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001001000110011100010000000000000000000001000000000
000010100100110000100000000000001111000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 14 13
000001001010100000000000000011100000000000001000000000
000000100101010000000000000000000000000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000111000000000000001000000000
000001100001000000000000000000000000000000000000000000
000000100000000000000000000011000000000000001000000000
000000001000000000000000000000000000000000000000000000
000000001100100000000000000000000001000000001000000000
000000001110010101000000000000001111000000000000000000
000001001100001101000010100000000001000000001000000000
000000100000000101010110100000001111000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000000000000110110000000001000000001000000000
000000001110000000000010100000001101000000000000000000

.logic_tile 15 13
000001001110000000000011110000011000000011110000000000
000000000001000111000011110000000000000011110001000000
111000000000000111110000001001101011000010000000000000
100000000000001111100000001101011000000000000000000000
010000001010000011100110000011001100110100010110000100
010000001100000111000011110001101010010001110000100011
000000000000000000000000010001011111110100010110000000
000000000000000000000011101001011100100010110000000010
000001000000000111100011100000001010000011110010000000
000000100000000000000100000000010000000011110000000000
000100000000000011100000001111101110110000000110000000
000000000000000000000000001111001010111111000010100000
000001000000000111000000001000000000010110100010000000
000000100000000000100000000001000000101001010000000000
000000000000000001000111111000000000010110100000000000
000000000000000000000111011101000000101001010001000000

.logic_tile 16 13
000000000001000101000010110000000000000000100100000000
000000000000100000000010100000001100000000000000000000
111010000000000101100111111001101000000000000000000000
100000001010001111000010000011011000000000100001000001
110000001010000101100111000011100001001001000000000000
110000000000001101000100000000001000001001000000000000
000000000001000111100000000101001110111000000010000010
000000000110000000000000000111101001111100000000100101
000000000000000101000000001001001100100000000000000000
000000000000000001100000001001001010000000000000000000
000000100000000001100000000101011000100000000000000000
000001000000000000100000000101011000000000000000000000
000010000000001101000111100001111000000010100000000000
000001000000000101000100000000010000000010100000000000
010000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000001100001100000010000000000
000000000000000000000010110000101010100000010000000000
000000000000000011100110000101100000000000000000000000
000000000000000011000111000101001100100000010000000000
000000000000000011100000001011000000000110000000000000
000000000000000101000000000101001010001111000000000000
000000100001000101000000000001111010000110100000000000
000001001100100101100000000000001100000110100000000000
000000001010101101000000000011000001000000000000000000
000010100000001001000000000111001010100000010000000000
000011100000000001100000000101100001000110000000000000
000010101010000000000000000011001000001111000000000000
000001001011000001000000000101111100010110000000000100
000010100000100000000000000011001001001001000010000000
000010000001010000000000000001111010010110100000000000
000000001010100000000000000011100000000010100000000000

.logic_tile 18 13
000001100001000101000000011001011101010110100000000000
000010001100000101100011100101001101100001010000000000
111000000000001011000000011011101000101000000100000000
100000001100100111000011111011010000111110100010000000
110000000001010000000000000001011011000000010000000000
000000100001100000000010000000001110000000010000000000
000000100001000111100010111000011101110001010100000001
000000001100001101100011011101001110110010100010000000
000000000000000000000110001011011010100000000000000000
000000000000000000000000000001111000000000100000000000
000000100000001101000111111101100001000110000010000000
000001000000001111100110000011101000001111000000000000
000010100000110000000000000000000001000000100100000000
000001001010110000000000000000001001000000000000000000
000000100001000101000000000101100001010110100000000000
000001000000100001100000001101101100001001000010000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000100110100000000000000000000000000000
000000000000010000000000000000000000000000
000010000000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000110100000000000000000000000000000
000010100001000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 13
000000000000001000000111100000011010101100010100000000
000000000000001111000110110101001011011100101010000000
111000000001010000000111011111101101100001000000000000
100000000000001001000110001101111001000000000000000000
010000000000000111100010010011001011110011000000000000
010000001010000000100111110111111100010010000001000000
000000000000001111100111111001101110101000000000000000
000000000000000001100010000011110000000001010000000000
000000000000001101100011111111011111110111110100000000
000000000000000101000110100111001010111111111000000000
000000100000001101100000000001001100101110000000000000
000000000010000101000000001011001100011110100000000000
000000001110000101100111100001001110110110100000000000
000000000000000001000011110011111000111000100000000000
010000000001000111000110001101111100110011000000000000
010000000000100001000011111111101011000000000000000000

.logic_tile 21 13
000000000000000001000000000011000001111001110100000000
000000001110000111100000000101001110010000100000000000
111000000001000000000000001000001111110001010100000000
100000000110000000000000001111001010110010100001000000
110010100010000001100000010011100000101001010100000001
000000001110000000100010011011001110011001100000000000
000010100010001001100000001101111111100010000000000000
000000000000011001100000000101011111001000100000000000
000010000000000111100000001000001101101000110100000000
000001000000000001000010000101001111010100110000000000
000110100001001011100000010111000000100000010100000000
000000000000000011100010000111001011110110110001000000
000000000000001111100000000001001110000010000000000000
000000000000001111000010000011011000000000000001000000
000010000000101111000011111011111100111100000000000100
000000000111011011100111100111100000111110100000000000

.logic_tile 22 13
000010000000010111100000000000000000000000000000000000
000001000000100000100000000000000000000000000000000000
111000000100000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000010000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000101111000011100000000000000000000000000000
000000000000000000000010000011011000111001000100000000
000000001010000000000000000000011000111001001000000000
000000000000000000000000000001011101111000100100000000
000000000000000000000000000000011010111000101000000000
110010000010000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000001010000000000000011000001000000001000000000
000000000000010000000000000000101110000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000011100000001011000000000000000000
000000100000100000000000000011100000000000001000000000
000001000001001101000010110000001110000000000000000000
000000000000000000000011100001100000000000001000000000
000000000000000000000100000000101111000000000000000000
000010010010000000000110100111100001000000001000000000
000000010000000111000000000000001011000000000000000000
000000010000010111000110100011100000000000001000000000
000000010000000001000011110000001110000000000000000000
000000010000100101000000000111100001000000001000000000
000000010100000101000010100000101111000000000000000000
000000010000001001000010000011101001110000111000000000
000000010000000101000110000101101101001111000000000000

.logic_tile 2 14
000110100000000101000000011000001000110001010000000000
000000000110000101000011101001001100110010100000010000
000000000000000000000011110000011100000011110000100000
000000000000000000000011110000010000000011110000000000
000000000001001001100000000101011001100000010000000000
000000000000101001100000000001011100010000010000000100
000000000000000000000111100101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000110010000010000000000000011100000010110100000000000
000000011010001001000000000000100000010110100000000000
000000010000000000000010001101011100100000000000000000
000000010000001101000110011001001000111000000000000100
000000010100010000000011100000000000010110100000000000
000001010000000000000100001001000000101001010000000001
000000010000000000000000000000001110000011110000000000
000000010000000000000000000000010000000011110000000000

.logic_tile 3 14
000000100001010001100010100111111010101000010000000000
000001000100001101000000001101111110000100000001000000
111000000001000011100110001111011001100000010000000000
100000000000000101100000000001001110010100000000000000
000000000000110000000011101000011101000100100000000000
000000000000000000000000001011011110001000010000000000
000000000000001001000010101011011010101011110100000010
000000000100000001100110100101110000111111110000000000
000100110001011011000110010011001000101000010000000000
000001010100011111100110001101111110000100000000000000
000001010000000011000011001001011100110111110100000100
000010110000000000000010011001011000111001110000000000
000011010001010111100000000001111101100000010000000000
000000010100000000000010010111001111101000000000000000
000000010001011011100110010101101100101011010000000000
000010010000001001000110011111001100001011010000000000

.logic_tile 4 14
000110000000000111100000010001101010000010000000000000
000001000100000000000010000011011011000000000000000000
111000000000000001100000001001111110110110100000000000
100000000000001111000010100101001111111100000000000000
000000000101000001000110010001011010010101010000000000
000000001010100000000010000000000000010101010000000000
000001000000100000000010011000011010010101010000000000
000010100001010111000111011101010000101010100000000000
000100010001010001100000001101101111110110100000000000
000000010110001101000010111101111110110000110000000000
000010010000000000000000000111001100010101010000000000
000000010000000000000000000000110000010101010000100000
000010010001000000000010000111111111110011110100000000
000010010000100000000111011101101001110111110010000001
000000010000001011100000010001001011111111100100000000
000000010110000001000011010011101111111101010010000000

.logic_tile 5 14
000000000001000111000111001111011001101011110000000000
000000000000100001000000000011101010001011100000000010
111000100000000011100111000000000000100000010000000000
100001000010000000100100001101001101010000100000000000
110001000000000001000111010101111010000010000000000000
010000000000000001000110001101011100000000000000000000
000000000000010111000111100111011110000010000000000000
000000000000000001100110000101101001000000000000000000
000000110000100000000110010001111110101000000100000000
000001010100010001000011100001110000111110100000100010
000000010001010000000000000101011100111101100000000000
000000010000000111000011100001011110010110010000100000
000000010000000000000011011000011001101000110100000000
000000010000000111000011001111011011010100110001000010
000001010000000011000111000000000000000000000000000000
000000110000000000000110010000000000000000000000000000

.ramt_tile 6 14
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000001001011000000000000000000001000001100111100000000
000010000110100000000000000000001100110011000000010001
111000000000000000000110010101001000001100111100000000
100000000000000000000010000000000000110011000000000001
000000000100000001100000000111001000001100111100000000
000000100100000000000000000000100000110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000001000000
000000011100001000000000000101101000001100111100000000
000000010001000001000000000000000000110011000001000000
000000110000000001100000000000001001001100111100000000
000000010000000000000000000000001100110011000000000000
000010010010000000000110010000001001001100111100000000
000010010000000000000010000000001001110011000000000001
110000010010000000000000001000001000001100110100000000
100000010000000000000000001001000000110011000000000000

.logic_tile 8 14
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
111000000001010000000000000000001000001100111100000010
100000000000000000000000000000001100110011000000000000
010000000000001000000000010101001000001100111100000010
100000000000000001000010000000100000110011000000000000
000000000000010000000000010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000001010000000001100110000000001001001100111100000000
000010110100000000000000000000001100110011000000000000
000000110001001000000000000111101000001100111100000000
000001010000000001000000000000000000110011000000000000
000000011100000000000000000101101000001100111100000000
000000010000000000000000000000100000110011000000000000
110100011110000001100110000111101000001100111100000000
100000010010000000000000000000100000110011000000000000

.logic_tile 9 14
000000100000001000000111101111101110010100000000000000
000001000100011011000110101101010000111100000000000000
111000000000001000000000001011011111110100000000000010
100000000000000101000010101011011011010100000000000000
110000000000000101000110100011101010000110100000000000
010000000000001111000011111101011000001111110000000000
000010000000100011100111110001111001001001010000000000
000000000001000000100111010000101100001001010000000000
000010010000001111100000011011011010101001000000000000
000000010100000001100011010111011111001001000001000000
000000010000000011100011100101100000000000000100000000
000000010000100001100100000000000000000001001000100000
000010111110010000000110010101000001101001010000000000
000001010000000000000010000101001100011111100010000000
110000010000001111000111100001011111110100000000000000
100000010110001011000100001001111011010100000000000100

.logic_tile 10 14
000000000001000000000000000111111010111100000010000000
000000001010100000000000000111000000111110100000000010
111000000001011000000010101101101010101000010000000000
100000000000100011000000001011111110000000100000000000
010000000000010001100011100001100001001001000000000000
000000000000000101000000000000101010001001000000000100
000000001110000101100111110011011111101101010010000000
000000000000000101000111000000011110101101010000000101
000000010000100111000000001111001110101000000010000000
000000010000011111000000001101011011011000000000000000
000000110000000000000111011101011000010110100000000000
000001010000000001000010001101001100010110000000000001
000000010001000111100000000101011111101001110010000000
000000010000100001000010010000001100101001110000000000
110000011100000000000011100011100000000000000100000100
100000010000000001000000000000100000000001000000100000

.logic_tile 11 14
000010000000001111100111111011011100110100010100000001
000001000000001101000011001101111010010001110010000000
111000000000000111000010010101111001111000100110000000
100000000100000000000111011001111100101110000010000000
110100000000000111100000000001011001111000100100000000
110001000000100111100000000001001110101110000010000000
000000000000000101000011100111100000100000010000000000
000001000000000000100100000111101010111001110000000010
000100010110010011000111010000000000000000000000000000
000000011110100000000111010000000000000000000000000000
000000010000000001000110100011000000101001010000000001
000000010000000000100000000011101110100110010010000000
000010010000000000000011011001101110000000000000000000
000001111100001001000011000101111001000110100000000010
000010110000000101100010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 12 14
000000000000000000000110110000000000000000001000000000
000000000000001001000111100000001001000000000000010000
000000000001010000000000000000001000111100001000000000
000000000000000000000000000000001101111100000000000000
000000000000100000000000000000000000000000001000000000
000000000001000000000000000000001000000000000000000000
000000000000000000000000000000001001111100001010000000
000000001000000000000000000000001110111100000000000000
000000010000010000010011100000000001000000001000000000
000000010000000000000100000000001110000000000000000000
000000110000000000000000000000001000111100001000000000
000000010000000000000000000000001101111100000000000000
000010010100000000000000000001000000000000001000000000
000000010100000000000000000000100000000000000000000000
000001010000000011100000000000001000111100001000000000
000010110000000001100000000000001101111100000000000000

.logic_tile 13 14
000001000000000111100000000000000000000000001000000000
000000100000000000100010110000001010000000000000010000
000001000000000000000000000000000000000000001000000000
000010100000001101000000000000001010000000000000000000
000000000000000101000000000000000000000000001000000000
000000000010001101100000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000010110000001011000000000000000000
000000010000000000000000000000000000000000001000000000
000000010010100000000000000000001001000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000001001000101000000000000000
000001010000000000000000000000000000101000000010000000
000000010000000000000000001000000000010110100000000000
000000010010001111000000000111000000101001010000000000

.logic_tile 14 14
000000100000010111100000000000000000000000001000000000
000000000100000000000000000000001110000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100001001000000000000011000000000000001000000000
000010100000101111000000000000100000000000000000000000
000001000010000000000000000000000001000000001000000000
000010100000000000000000000000001111000000000000000000
000000110001010000000010100111000000000000001000000000
000000010010001101000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001110000000000000000000
000011010000000101000011100001001000111100001000000000
000000010000000000100110110000000000111100000010000000
000000010001010000000000000111001000000000000000000000
000000010000101101000010110101100000101000000000000010

.logic_tile 15 14
000010000000100000000010110001000000010110100000000000
000011101001000000000011100000100000010110100001000000
111000000000000101000011100101100001000000000000000000
100000000000000000000100001101101011000110000000000000
010000000001011000000111000000000000000000000000000000
110000000000000011000010100000000000000000000000000000
000000000000100000000011111111101000000000000000000000
000000100111000000000111101001111010000000010000000000
000010010110000000000000000111100000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000010000000000000000000001001111000010000000
000000010000100000000000000000001000001111000000000000
000000011010000000000000000000011010000011110000000000
000000011100000000000000000000010000000011110010000000
110000010000001000000010100000000000000000000000000000
100000011010000011000000000000000000000000000000000000

.logic_tile 16 14
000000001000000000000000000111001101000000100000000000
000000000000000000000010100000111010000000100000000000
111000000000000011100111100000000000000000000100100000
100000000000000101000100000111000000000010000001000000
110000000000001101000000000101001010100000000000000001
010001001000000011000010110101011111000000000000000000
000011101000010111100010100101101111000000000000000000
000010000000100000000110101011001011100000000000000001
000000010001110000000011111101001010100000000000000000
000000010000010000000111110001101001000000000001000000
000000010000000000000111000000000001000000100110000100
000000010000000000000000000000001101000000000000100000
000000010000000001100110010001100000000000000100000100
000000010000000111100010010000000000000001000011100000
110010010000010000000000001101111010100000000000000100
100000010000000000000000001001101011000000000001000000

.logic_tile 17 14
000010100000000000000010110101011111000010000010000000
000000000000000101000110101111011110001001000001000100
111010100001011011100111000111101111000110100000000000
100000000100100111000010011011001100010110100000000000
110000000000000111100111010011101001001110000000000000
000000000000000001100110100111011110001111000000000000
000000000001001000000000000000011000000100000100000000
000000000000000101000010000000010000000000000000000000
000001010000000000000110001101111000101001010000000001
000000011110000000000000001111101000010100100011000000
000000011010010001100000001001011001000100000000000000
000000010000000000000000000101101001010100000011100010
000000110000000101100110100011100000000110000000000000
000001010000000000000000000111001011001111000000000000
000000110000000111000110110000001010110000000000000000
000001011100000000000010000000001011110000000010100111

.logic_tile 18 14
000000000000001000000011100000000000000000100100000000
000000000110000111000100000000001000000000000000000000
111000000000010000000011101101011000100000000010100001
100000000000100101000010111001101110000000000010000000
110000000000110001100010010000001010000100000100000000
000000000000001111000111010000000000000000000000000000
000000000000000101100000000101101011001000000000000000
000000000000000111000011100000001100001000000000000000
000000010000000000000000000000001000000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000000001100000000000011000000100000100000000
000000010110000000000000000000010000000000000000000000
000000010000000000000000011101101010000010100000000000
000000010000000001000010000101110000000011110000000000
000100010000000000000000000101101011001111000000000000
000000011000000000000000001111001010000111000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001011100000000000000000000000000000000
000010110000100000000000000000000000000000
000000010001010000000000000000000000000000
000000011010000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000

.logic_tile 20 14
000000000001010101000011100000000001000000100100000000
000000000000100000100111100000001110000000000001000000
111001000000000000000111100000000001000000100100000000
100010100000000000000100000000001001000000000000000100
010010000000000000000111101001001110111111010000100000
010001100000000111000100000011011100111101010000000101
000000001110000000000000010011011111000111000000000000
000000000000000000000011000000111011000111000000100000
000000010000000000000000000000000000000000100110000000
000000010000000001000011110000001011000000000000000000
000000010000001111000011100011011110010110100000000000
000000010000001111100100000101110000000001010000000000
000000010000000000000111100011101000111110100000000000
000000010000000000000110101111110000101001010000000010
000000010000000001000111101111000001110110110000000000
000000010000000000000100000011101101010110100001100100

.logic_tile 21 14
000000000000000000000000010000001100000000110100000000
000000000000000000000010100000001010000000111001000000
111000100000000001000000000000011010110100010100000000
100000000000000111100000000011011011111000101000000000
010000000000010001100000010000000000000000000000000000
010000000100000000000011010000000000000000000000000000
000000100000000001000110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000010101100001111001110100000000
000000011000000000000010000011001011100000011000000000
000010010000000000000000001011000001100000010100000000
000000010000000000000000000111001111110110111000000000
010001010000000001100011101011100000101001010100000000
010000110000000000000000000001101100011001101000000000

.logic_tile 22 14
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000010000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010100000000000011110000000000000000000000000000
000000111100000000010000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000010010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000011000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000100000001010000000000000000001000111100001000000000
000100000000000000000000000000000000111100000000010000
111000000000000111000011110001111101110111110100000000
100000000000000000000011011111111100110110110010000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001001111000001000000010000000
000000011010000000000011100111101101000000000000000110
000000010000000101100000010000000000000000000000000000
000000010000001001100010100000000000000000000000000000
000010110011000000000000000000000000000000000000000000
000000010110110000000011100000000000000000000000000000
000000110000000001000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 2 15
000101100001101000000110000000011110000011110000000001
000001000110000011000000000000010000000011110000000000
000000000000001011100000000111000000010110100000000000
000000000000000101100011100000100000010110100000100000
000010100000000000000011111000000000010110100000100000
000010000000000101000111101011000000101001010000000000
000000000000001000000111101011011010010110110000000000
000000000000001011000100000001111110000000010000000000
000010010000010000000011010101111101100000000000000000
000000011000000000000010111101001000110000010000000000
000000010000000011000110000111101100000100100000000000
000000010000000000000111111111111001011100110000000000
000000010100000000000011100011101011000000110000000100
000000010100001011000111100001101110000000010000000000
000000010000000001100110010001111000100000010000000000
000000010000000000000111011101011101101000000000100000

.logic_tile 3 15
000010000001000000000010000111011110010101010000000000
000001001010100111000000000000110000010101010000000000
111000000000000000000011110011111011101111000000000000
100000000000000000000110000111111001010110100000000000
110010100001000001000000001101000000111001110110000100
110000000100101001000000001111001010100000010010000000
000000000000000000000010001111111000111100000000000000
000000000000000000000100000111011001110000000000000000
000010110100000011100111100001101001101000010000000000
000001010010001111100100000111111101010110000000000000
000000010000000000000000000011011110110001010100000100
000000010000000000000010000000011100110001010000000010
000011010011010001100110111111101111110110100000000000
000000010110000001000111000111001011111100000000000000
000100010000000011100111100001011010101111000000000000
000000010000001001100010010111011101010110100000000000

.logic_tile 4 15
000000000000111001100010000000011110111110100110000000
000000001000000111000011111101010000111101010000000000
111011000000101000000011110000000000000000100100000000
100010100001010101000111100000001001000000000000000000
000010000000000000000110101101111011101100100000000000
000000001010100000000011110011101101011110110000100000
000001000000000111100010011011001100010100000000000000
000000100000000001100010000111101000100000010000100000
000111110000010001000000001101111100111001110000000000
000110111011010111100011100011011000001011100000000010
000000010000001000000110000101111000101011110100000000
000000010000000011000011000000100000101011110000000001
000010010000000001000000000011001011111111000000000000
000000010100000000000000000111011010101011000000000000
000000011100000000000000011001101000110110100000000000
000000010000001011000010011001111100111010100000000000

.logic_tile 5 15
000100100001100000000010010011011110111001000111000000
000000000000110000000011000000001001111001000010000010
111001000000001011100010110001001100110100010100000001
100010100000101111100110000000111001110100010000000010
010100100101000101100111111101011000101000000100000100
110001000100010000000111000001100000111110100000000010
000000000000000000000010101101001111000100000010100000
000000000000001001000100001011001111101000010000000000
000100010000000001000000001000001011101000110100000000
000010010000001111000010011001011111010100110000100001
000000010000001000000011001001011100111101010110000000
000000010000000111000110000101110000010100000001100000
000000010001000001000111101001101110001001000000000000
000000010000100001000010010011111111001010000000000000
000010110000001000000111001011011010010000100000000000
000000010000000011000111111011011110101000000010000010

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001111010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000110100000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000111010010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000

.logic_tile 7 15
000000000110001000000111000101011100011100000000000000
000000000000000111000010100000011111011100000000000000
111001000000010001100010100001001110110000100000000010
100000100000100000000000001101011111010000100000000000
000000000000001011100000011011011101110000000100000010
000000001101000011100011001011001011110010100000100001
000001000000001101000010000111001111010000110000000001
000000101110000001000110000000011010010000110000000000
000001010000000001000000011101111111000110100000000000
000000110000000000100010101111101010001111110000000000
000011110000100111000110001111101011010111100000000000
000011110001000000100010000111001001000111010000000000
000000010000001101100011100001101000001001010000000001
000000111110000111100110010000011111001001010000000000
110000010000101111000011101001001100000110100000000000
100000010001001101000000000111111110001111110000000000

.logic_tile 8 15
000110100000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
111000000111010000000000000000001000001100111100000000
100000000000100000000000000000001000110011000000000000
010000100001011000000110000111001000001100111100000000
100001000110100001000000000000100000110011000000000000
000010100000001001100110000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000100010000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000010110110000000000000000101101000001100111100000000
000000010110000000000000000000000000110011000000100000
000010110000000000000000010111101000001100111100000000
000001010000000000000010000000100000110011000000000000
110011010000000000000000010101101000001100110100000010
100011010000000000000010000000100000110011000000000000

.logic_tile 9 15
000010100000001000000000000101101101001001010000000000
000001000000001001000011100000101101001001010001000000
111000000000000111000000000111000000000000000101000010
100000000000000000000010100000100000000001000001000000
010010001000100000000000001000000000000000000110000010
000000001100010111000000001001000000000010000000100000
000001000000000011100000010111111011000110100000000100
000000100000001111000010001111101010001111110000000000
000000010001010011100000001000000000000000000110000100
000000010000100000000000000011000000000010000000000000
000010111100000000000110000001000000000000000110000100
000001010001000001000111110000000000000001000000000000
000010010000001000000011101011101110010111100000000000
000000011010000011000111000111101001000111010000000000
110000010000010011100111101000000000010000100000000001
100000010110000000100100000001001010100000010000000000

.logic_tile 10 15
000000000000011111000000010111101101000110100000000000
000000001010000011000011101001001100001111110001000000
111000100000000111000110100111011000000001010000000000
100001000000000111100010110000110000000001010000000000
110001000000000001000011101001001010000010000000000000
010010000000000000000010100001011000000000000000000001
000000001000000011100011100111011000101000000100000100
000000000110000000000011110000110000101000000000000000
000110110000000001100000011011011001000010000000000000
000011110000000000000011000101011011000000000000000001
000000011001001000000010011101101010010111100000000000
000000010100000011000011010111001110001011100000000000
000000010000001000000110001001111111010111100000000000
000000011100001011000000000011001011000111010000000000
110000010001011000000000001101011101000110100000000000
100000010000000111000000001011111011001111110000000000

.logic_tile 11 15
000000000000000000000110101111100000101001010000000001
000000000100000000000011101011101011011111100010000100
111000000000001101000111111000001000011110100100000001
100000000000000001100111101011011011101101010000000000
000010100001010000000111111101111111101000000000000000
000001001010000111000011011001001010100000010000000001
000001000000000101000110110011011001111000100000000000
000010000000100011100011000000101001111000100000000010
000000010000010000000011110101001001111110110110000000
000000010000000000000011010111011111111001110000000000
000000010000000001000110011011111110000110100000000000
000000010000001111000010001101001101001111110000000000
000000110000010011100000000111111001101000010000000000
000001010000010001100000001011001001000100000000000000
110000010000000111000011111101111100000001000000000000
100000010110000001100110110011101110001001000000000000

.logic_tile 12 15
000000000000000000010000000111100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001100111100000000000000
000000001101000000000000000111000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000001110000000000000000000001000111100001000000000
000000000000000000000000000000001100111100000010000000
000000010000000001000111100011000000000000001000000000
000000010000000000000000000000100000000000000000000000
000001010000000000000000000000001000111100001000000000
000000110000000000000000000000001100111100000000000000
000000010000000000000000000111100000000000001000000000
000001010000000000000011010000100000000000000000000000
000000011000000000000000000000001000111100001000000000
000000010000000001000011100000001100111100000000000000

.logic_tile 13 15
000010100000000101100000000011100000010110100000000000
000000000110000000000000000000000000010110100000000000
111000000000000000000000000101000000010110100000000000
100000000000000000000000000000000000010110100000000000
110000000000000111100111100000011110000011110000000000
010000001010000000100000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000010110100000000000
000001010000000000000010010111000000101001010000000000
000000011100100001100010100111101010101101110100000000
000000010001010000000100001111011000001000010010000000
000000110000100101000000000000011100000011110000000000
000000010000000000100011100000010000000011110000000000
000000010000000001000000001000001111000010000000000000
000000010000000000000010111011001111000001000010000000

.logic_tile 14 15
000000100000100000000000000000000001000000001000000000
000001000001010000000000000000001111000000000000001000
000000000000010000000000010101000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100000010101000000000000001000000000
000000000010000101000010100000000000000000000000000000
000000001100101000000000000000000000000000001000000000
000000000001010101000000000000001101000000000000000000
000000010000000000000110100000000001000000001000000000
000000010110000000000000000000001001000000000000000000
000000011000000000000000000000000000000000001000000000
000000010000000000000000000000001011000000000000000000
000000010010010000000000000101100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000011100100000000110000000001000111100001000000001
000000010001010000000100000000000000111100000010000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111110000000000000000000000000000
100000000000000000000110000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000010000000000000000011000000011110010000000
000000000000100000000000000000010000000011110000000000
000000011110000000000111101111101110000000000010000000
000000010000000000000110011001111011000000010001000100
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000001011101010000000010011011011000110100010100000000
000010110000000000000011100011111111010001110000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000

.logic_tile 16 15
000000000000000000000111011111011011000110100000000000
000000000000000000000011001011001111001111110000000000
111000000001010000000000010011111110001011100000000000
100000000000001111000010101001111111010111100000000000
010001001000001000000000001101111101000000000000100000
010000100001000011000000001001111000000001000000000000
000000000001011011100010100111111100010110110000000000
000000000000000001000111110011111001100010110000000000
000001010000000001000000000000000001000000100100000000
000010010000000000100000000000001010000000000000000000
000010110000000000000111100000000000000000000000000000
000000010110000000000110100000000000000000000000000000
000001010000001111000000001111101011000110100000000000
000010110000000011000011111111001101001111110000000000
110000011110001000000110111111011010000000000000000000
100010110000001001000011101111010000000001010000000000

.logic_tile 17 15
000000000000000001100011111011101101001111110000000000
000000000000000000100110100001101001000110100000000000
111000000000001111000111000111111010000110100000000000
100000000000001111100010110111001000101001010000000000
110000000000100101100110111111111010000011010000000000
000000000001010000000011111101001011000011000000000001
000000001101000101000010110000000000000000000100000000
000000000000000001000011001001000000000010000000000000
000000010000000111100010000101111011010110100000000000
000000010000000000000000000101011011010000000000000000
000000010000000000000110000101100000000110000000000100
000000011110000000000010000001001011001111000000000000
000000010000001000000110001011000001010110100000000000
000000010000001011000100001011101010001001000000000000
000010010000000001000000001111001001100000000010000001
000000010100001111000000001001111000000000000000100000

.logic_tile 18 15
000000000100000101000111001101111010010110000000000010
000000000000000101000000000101011111000110000000000001
111010000000000000000000001101000000010110100000000000
100000000000000111000011110011101000000110000000000000
110000000000001011100010001011001010000010100010000000
010000000000000101000100001111001010010010100000000000
000000000000000011100110101001111000010110100000000000
000000000000001101100010100011101000010110000000000000
000000010000000001000011101011101101011110100000000000
000010010000000000000110001101111101011101000000000000
000000010111001001100111100011111110010110100000000000
000000010000100001100110110011011110100000000010000000
000010110000000000000110000001000000000000000100000000
000000010000000011000000000000100000000001000000000000
000000010001010000000110001001000000000000000000000000
000000010000100000000100000011001000010000100000000000

.ramb_tile 19 15
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001011010000000000000000000000000000
000000011000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110001000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 20 15
000000000000001101000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
111000001111000101000000001101000000100000010000000000
100000000000100000000000000111101110000000000000000011
110000000000000000000111100111011001000010000010000010
110000000000000000000100000111101011001001000001000000
000000000000000111100110000011000000000000000100000000
000000000100100000000000000000000000000001000001000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000111000111010000000000000000000100000001
000000010000001001100111100001000000000010000000000000
000010010000000000000000000101111100001000000000000000
000000010000001001000000000000011000001000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001111100010111110000100000
010000000000000000000000000000010000010111110010000010
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000011000000000000000000100000000
000000010000000000000011001111000000000010000001000000
000010010000010000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
110000010000000000000011100000000000000000000000000000
100000010110000000000100000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000010000000000001000111111001001010110000110000000000
000000000100000000100010001001001110110000000000000000
111000000000001000000000000101111001110010110000000000
100000000000001001000011100001111100100001110000000000
000100000101011001000000000101001001100000110000000000
000100000000000111100010000101011100110000010000000000
000000000000000000000011100000011000111110100100000000
000000000000000000000100000111000000111101010000000100
000000000010110000000000001001011100111110000000000000
000000000010000000000000001101101010011110000000000000
000000000000001111100000000000001000101011110100000100
000000000000000001100000001101010000010111110000000000
000100000000001001100000000000000000000000000000000000
000110000110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000110000000100111000000010111011001111101000111000001
000000000000010000000011100000001100111101000000000000
111000000000000011100000001000011100101000000000000100
100000000000000000100000000101010000010100000000000000
010000000000000001000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000111001000001110101100000000000011
000000000000001101000100000111011000011100000000000000
000000100000010001100011101000000001010000100000000000
000001000000010000000010111101001101100000010000000000
000000000000101000000000011000011100101111110000000000
000000000001000001000011010101011101011111110010000000
000000000000001000000111100001011110000001010000000010
000001001010010001000100001111000000000000000000000001
110000000001111000000000000011001010100000000000000000
100000000001011101000000000011101101100000010000000000

.logic_tile 3 16
000010000000001000000011110000011010000011110010000000
000000000000100011000111100000010000000011110000000100
111000000000000011100000001000001010001110100000000100
100000000000001111100011010011011011001101010000000000
110000000001001011100010011000001001110100010110000110
110000000000100011100110111001011101111000100000000000
000110000000001000000000011001101000111101010100100100
000000000000000111000011110111110000010100000000000010
000101000001000000000010100001111110000010000011000000
000000000000100000000000000001011010000000000011000000
000001000000000001000010001111111000101001010110000000
000010100000000000000011110101110000010101010000100000
000000100000000001000010000101001101111101010000000000
000001000000010000000000000111011000000111010000100000
000010100000000001000010000111111001110001010100000000
000000000000000001000011100000011101110001010000000100

.logic_tile 4 16
000000001100010111100000010011100001000000001000000000
000000000000000000000011010000001010000000000000000000
000000001010000111000000000111001001001100111000000000
000000000000000000100000000000101010110011000000000010
000000100001001001000000000111101000001100111000000000
000001000100100011000010010000101010110011000000000010
000000000000001111100110110101101001001100111000100000
000000000000100111000111100000101000110011000000000000
000100000000000000000000010101101000001100111000000000
000000000000011111000010110000101001110011000000100000
000100000000000001000000000011001000001100111000000000
000000000000000000000000000000001010110011000010000000
000000000000000000000010000101001000001100111000000000
000000000000000000000000000000101101110011000000100000
000000000000000000000111100111101000001100111000000001
000000000000000000000111100000101000110011000000000000

.logic_tile 5 16
000000000001010000000000000101101011000000100000000100
000001000000000000000011111101011101010100100000000000
111000000001000000000000000000001000000100000100000000
100000000000100111000010010000010000000000000000000000
000001000100000001100010101111111010000000010000000000
000010000011000000000110011101101010000001110001000000
000000000000000000000010001011101010010000100000100000
000000000000001111000111110011001111010100000000000000
000101000111000001000000000011011101001001000000000000
000000000111110000100000001101001100000101000000000010
000000000000000001000000001001111110010000000010000000
000010100000001011100010010101101011101001000010000000
000110100000000111100000011111111011111111000010000000
000000100000000000000011110001011111010111000000000000
000000000100101111000011100111000000000000000100000000
000000000001010011100010100000000000000001000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000001001010010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000110100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001011010000000000000000000000000000
000000000111100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000010100001011101100010000101100000000000000100000000
000001000000000001100011100000100000000001000000000000
111001000111010000000111111001111100110000100000000000
100000101100101101000010000101101001010000100000000001
000000000010000000000011100101011101010000000000100000
000000000000001011000000001101001000010010100000000001
000011000000100000000010011001011110001001000010000000
000010000001001011000111100111001010001010000000000110
000000001010010101100110110111101110010100000010000000
000000000010100000000111001011101000010000100000000000
000000000001011011100110110001001111111110110000000100
000000000000101101100010110001101001111101010000000000
000000000000100001000000000011001101001001010000000000
000000001010011101000000000000011111001001010000000000
000000101100001011100111101101111101101001000000000000
000011100000001011100011100101111101001001000000100000

.logic_tile 8 16
000001000000100000000111001101111101010111100000000000
000010100001000001000100000011101010000111010000000000
000000000000000000000000000001011111010111100000000000
000000001000010101000000000101011100000111010000000000
000100001010000101000010100011011100110100000000000000
000100001110000101000000000011011111101000000001000000
000000000000000111000000001101011100000110100000000000
000000000111010000000010100011001001001111110000000000
000001000000001001000110011011011101000110100000000000
000000000000001001100011000111001000001111110000000000
000000000001000001000111011011011100010111100000000000
000000000000100001000011001111101100000111010000000010
000000000000000011000011000011101101000110100000000000
000000000000000000000000001101001101001111110000000000
000000000000000011100110110001001110000001010000000000
000010100100000000000110111011000000010110100000000000

.logic_tile 9 16
000110100000001011100110100011111001101011110000000000
000000000000001111000111101101101110110111110001000001
111100000000100001100010100101111001010111100000000000
100000000011010011100100000011101001000111010000000000
010010001010011111100010010101111100010111100000000000
000001000000110011000011100011001001001011100000000000
000000000000000111100011110001001111101011110000000000
000001000000000111000011110101011101111011110001100000
000000000000000111000011101101101011100000010000000100
000000000000000001000000000101111111010000010000000000
000000100000000001000111100011100000000000000110000000
000000000000001111000010000000100000000001000000000000
000100000110000001100110101111001100101000010000000000
000100100000000001000000001111011010000100000000000100
110000100000010011100111000011101110010100000000000000
100001000111010000100100001001001000001000000010000000

.logic_tile 10 16
000000000001001001100111101011111110101001010000000010
000100000000101111100010001001010000101011110011000000
111001000000001000000111101011111010111101010010000010
100010100000001001000111111111000000101001010000000001
110000000010000111000000010101101011111110110000000000
010010100000100111000011100111111110110110110001000000
000000000000001111100000000101001110010111100000000000
000000000000001011000010101011011001000111010000000000
000000001000000000000011101001101011100000000000000000
000000000111001111000011110001101111110000100000000000
000000000000001001100000001111101100101000000000000000
000000000000000001000000001001101000100000010000000000
000000001010010001000011000000000000000000100100000000
000000000000100000100000000000001000000000001000000010
110000001100000011000010001001001010010111100001000000
100000000000000000000011110101101101001011100000000000

.logic_tile 11 16
000000000000100111100011101011011010010110100100100000
000000000110110000100111100101110000111101010000000000
111100000001011011000000011001101000101000000000000000
100000100000001111100011110001011111011000000000000000
000000000001011001000111000111011010100000010000000000
000000001010101011000000001001101011010100000000000000
000000000000001101100000010111001011101000000000000000
000000000000000111100011010001011010010000100000000100
000000001010001001100111101001011000101001000000000000
000000001100001011000011100001001110100000000001000000
000010000000000000000000010011001100111110110100000000
000000000000000000000011100101101001111001110000100000
000000000001010111100011110000011011011111000100000100
000000000000000000000011100101011101101111000000000000
110000001000000000000000000001101110110001110010000001
100000000000100000000000000000111100110001110000000000

.logic_tile 12 16
000000000000100000000000000000000000000000001000000000
000010101001010000000011110000001011000000000000010000
111000001100000111000010101111001000100101010100000000
100000000000000000000010110011101011101010010000000000
010001000000000000000011101000001010110001010010000000
010000000000100111000110011011001110110010100000000010
000000000000000101000010000001111111110001010010000000
000000000000000000000111000000101000110001010000000010
000000000000000000000111000000000000000000000000000000
000000001000000000000111100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001010100000100011110000000000000000000000000000
000000000000100001100011000001101010101001100100000000
000000000001000000100000001011111011010101100000000000
000001000000000001000000000101111011110000000100000000
000000100000010000000000001011011011110011110000000000

.logic_tile 13 16
000000000000000000000000011101101110100000010010000000
000000000110000000000011000101001100010010100000000000
111001100000000111000111101011011011101100000010000000
100010100000000000000100001001001010101000000000000000
000000000000000000000000000000011111010110110100000000
000000000000000111000010001001001010101001111001000000
000001000000000001000000011011100001100000010000100000
000000100000001101100011110001101111111001110000000000
000000000000000011100000000101001011010110110100000000
000000000000000101000000000000011010010110110001100010
000000000000000000000000011011011010101100000000000100
000000000000000000010011110101001100101000000000000000
000011100001000011000000010101100001110110110100000000
000010100000100001100010000000101110110110110001000000
110000100001000101000000010000001111101100010000000000
100000000001010101000010001111001000011100100000100000

.logic_tile 14 16
000000001110000000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000011100110000000000000000000000000000000000000000000
000000000001000000000000001001001111100000110000000000
000000000000000000000000000111001111100000010001000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000101000000000000000010100000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000000101000000001011111110100000010000000100
000000000000000000000000001111101000010010100000000000
000000000000100000000010000000000000000000000000000000
000000000001001101000010000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101100100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010001100010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000001000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
111000001110000000000110000000000000000000000000000000
100000000000000000000110100000000000000000000000000000
110000000000000111000000001111101100000010100000000000
110000000000000101000000000101111101100001010000000000
000000000000000001000000000101000000010110100000000000
000000000000000000100011101011001010000110000000000001
000010101110000000000110100001111110001111110000000000
000001000000000000000011001001111000000110100000000000
000000100000001000000000000000011001000111000000000000
000001000000001001000000001011011110001011000000000001
000000001100000000000011100000011011101000010000000010
000000000000000000000100001111011100010100100000000011
110010001100001000000000011000000000000000000100000000
010000000000001111000010101101000000000010001000000000

.logic_tile 17 16
000000000000000101000000000011011010101000000000000000
000000000000000000000000000000100000101000000000000000
111000100000011000000111001101001111000010100000000000
100001000000101111000100001111011110010010100010000000
010000000000000111000011111111101111000111010000000000
110000000000000111000011110111101011010111100010000000
000001000000000001000010100000011010001011000000000000
000000100000001101000010101101011010000111000000000000
000001000000001000000010111000000000000000000100000000
000000100000000001000110010001000000000010000000000000
000000000000001000000000000011100000000000000000000000
000000000000000001000010001101000000010110100000000000
000000000000001000000110010001101111100000000000000001
000000000000000011000011101011111101000000000010000100
110000000001001001100000010101101101000010100000000100
100000000110100111000010000001001011000001110010000000

.logic_tile 18 16
000000000000000000000010101111011010000110000000000000
000000000000000000000100001001011011010110000000000000
111000000000110000000010110011100000010000100000000000
100000000001110000000010100000101111010000100000000000
110000000000000101000110111001111110010110000010000011
010000000100000000000011000011101010000000000001000000
000000000000000000000000001111111000010110110000000001
000000000000000000000010001011011100010001110000000000
000000000000000001100000000000001001110000000000000000
000000000000101001000010010000011100110000000000000000
000010000000000101100110000011000000000000000100000000
000000000000001101100111100000000000000001000000000001
000000100000000000000000011101011101010010100000000000
000000000000001111000011101001111111110011110000000010
000010100000001111000011100000000001000000100100000000
000000000000001001000100000000001100000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000010000001010000100000100000000
000000000000000000000011010000010000000000000001000000
111001000000000000000000001000000000000000000100000000
100000001000000000000000000111000000000010000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000001111001110000010110000000000
000000000000001111000011110101011101000010100000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000000000111100000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000111100010000101100000000000000110000000
000000000000000000100000000000100000000001000000000000
000000000000001001000000000000001000000100000100000000
000010000000000101100000000000010000000000000000000000

.logic_tile 21 16
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000001000011100000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000001000000000000000000100000000
100000000000000000000000001011000000000010000001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001010000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000001000000000000000000000000110000110000001000
000000001000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001000000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000010000000010000011011010111110100101000000
000000000110000000000111110000010000111110100000100000
111000000000000111000000000011101101100000110000000000
100000001100000000000000001101111111110000010000000000
000000000001000001000000001001101111110000110110000100
000000001000100000000011111111001011110010110000000100
000000000000000000000110001111101101101011010000000000
000000000000000111000110001011001010001011010000000000
000000000001010001100000001101101000100000110000000000
000000000000001001000011111011011111110000100000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000011000001000000000110001111011100101111000000000000
000000000100000111000011110111111001010110100000000000
000000000000001001000011110101000001101111010101000000
000000000000000001100010000000001110101111010000000000

.logic_tile 2 17
000110000000000000000000010111111110000000100000000000
000000000000000000000010000111011001001001010000000000
111000000000001101000000000111111100111001010000000000
100000000000000001100000001101111110011001000000000000
010001000000100000000111000011101111101000110000000000
110010100001000000000110111011101111011000110000000000
000000000001000011100000011111101111100001010000000000
000000000000101101000010000011101101110101010000000000
000000000000000000000110010101100001001001000110000000
000000000000000000000011100000101000001001000010000000
000000100000000101100110111111011010000000100000000000
000001000000000000000010100101001101000110100000000000
000001000001000001000000000001100000000000000110000001
000000000110100011000000000000000000000001000010000100
110000000001001000000010000000000000000000000000000000
100000000000101011000110000000000000000000000000000000

.logic_tile 3 17
000000100000010101000000000001111011010000100000000000
000001000000001101100000000101111011000010100000000000
111000000000100101100111010011111011000001000000000000
100000000001011001000110001011101001001011000000000000
110000100000010101100110100011111111110101110000000000
010001000000000000000000001111011111100101010001000000
000000000000001001000010111001111001111001010000000000
000000000000000101000111001011101001100110000000000000
000001001100001000000110001111111010000000000001000000
000000100000000001000010010011000000010100000000000000
000000000000001011100011101111011110011101010110000000
000000000000001111100010110011001101111010100010000110
000100100001000001100111100011111000001000010110000010
000000000000100000000000000001001011111111110000000100
000000000000000001000011111011001010011001110110000000
000000000100000111100110100011001000110110010000100100

.logic_tile 4 17
000000100001001000000000000101101000001100111000000100
000000100000001111000000000000101110110011000000010000
000000000000100111000011100111001001001100111000000100
000001000000010000100000000000101000110011000000000000
000010101000001000000111110111001000001100111000000000
000000001010000111000111100000101000110011000000000010
000000000000000011100111100101101000001100111000000000
000000000000000000000010010000101110110011000000000000
000000000001010111000000000001101001001100111000000010
000000000110100000100000000000101101110011000000000000
000000000000000000000000010101001000001100111000000010
000000000000000000000011100000101100110011000000000000
000000000000000011000011100101001001001100111000000000
000000000010001111000111110000001110110011000000000000
000000100010000111000000000101101000001100111000000000
000000000000000000100000000000001011110011000000000100

.logic_tile 5 17
000000001000000000000010101011111100001001000000000000
000000001010100000000100001111011110000101000001000000
111000000000000000000011101011111100001101000010000000
100000001000000000000000001011011100001000000000000000
000000000000000101100111100011111110001000000010000000
000001001001011001100100001111111110001110000000000000
000001000000000000000000000000000000000000000100000000
000010000000000000000000001001000000000010000000000000
000000000110000111000011000000000000000000000100000000
000000000000001111000110100101000000000010000000000000
000010001100011101000010001011001111000000010000000000
000001000000000001000010101011101001000001110000000010
000010001100010111000110100111011100001001000010000000
000010000000000000000010011101111110001010000000000000
000000000000100000000010000011101100000100000000000000
000000000000010000000010001011001010101000010000100000

.ramb_tile 6 17
000001000000000111000000000101101110000000
000010010110000000100011110000100000000000
111001001110101000000011100111001100000000
100010000000001011000100000000100000000000
010000001011010000000111100111001110000000
010001000010010111000100000000100000000000
000010100000000001100000011101101100000000
000000000000000000100011111001000000000000
000000000000010001000000000101001110000000
000000000001100111100010010111000000000000
000000000001010000000000011011101100000000
000000000000000000000011000111100000000000
000010100000000001000011100011001110000000
000000001010000111100111111011000000000000
010000000001000000000000000101001100000000
010000000000100011000000000001100000010000

.logic_tile 7 17
000100000000000001000000011111101111010000000000000000
000000000100000011100010100111001001010010100000100100
111001000001011101100111100001111010010000000000000000
100000100000110101000110111011011000100001010000000010
000000000000000101100000010101011000000110100000000000
000010101110000000000011000001111110000000000000000000
000010000001010000000111001011111010001001000010000000
000000000001101101000110110001111101001010000000000000
000010100000010000000111000011100000000000000100000100
000000000110101101000100000000000000000001000000000000
000000000001000101000000000101011010001001000010000000
000000001100100000000010011111011101000101000000000000
000001001000001111000000001101101100000001110010000000
000000100000000011100010011101011100000000010000000000
000000000000000011100000001001011010001001000000000000
000000000000000001000000001101111101000101000010000000

.logic_tile 8 17
000000000000000111100010011101101101111000000000000000
000000001010000101100010010111001001010000000000000000
000000000001110111000011100111000000110000110000000000
000001000111010101000011110001101110110110110010000000
000000001000001001000000000001100001010000100000000000
000000000000000011000010010101101000110000110000000000
000001000001011000000011001001011101111110110010000000
000000101111011011000010100011101101111110100001000000
000000000000001011100000011101011011101000010000000000
000000000110001101000010000111101001000000010000000000
000010100000001011100010000011011010000010110000000000
000000000111010001000100000101111001000010100010000000
000000000000001000000011100001111010011100000000000100
000000000000000001000000000000011010011100000000000000
000010100110100001000000001001001100000001010000000010
000001000000010001000000000111000000101001010000000000

.logic_tile 9 17
000001100000000000000000000111100001000000001000000000
000011001000000000000000000000001010000000000000000000
000001000000000101000111010001101001001100111000100000
000010101000000000000111100000101001110011000000000000
000000000000010000000111100111001001001100111000000100
000010100100100000000000000000001101110011000000000000
000000000000000011100000010111001001001100111000000100
000100000000000000000011110000001101110011000000000000
000000101000001000000010000101101000001100111000000000
000001001110011101000011110000101101110011000000000010
000001000000100001000010100111001000001100111000000010
000010100001000000000111110000101101110011000000000000
000000000000000011100010000011101000001100111000000000
000001000000001011000100000000001100110011000000100000
000000000000100000000000000101001001001100111000000000
000000001000001001000000000000101000110011000000000000

.logic_tile 10 17
000000000000001111000111100011101111100000010000000000
000011100000001111110000000101101101100000100000000000
111000001010011111100010100001101100111110110001000000
100000000011110001000100001111001100111101010000100000
000000000000000111100010001111101010010111100000000000
000000001100001111000000001101001000001011100000000000
000000000000000111100111000101011111001111110100000001
000000000000000001100010000001111010101111110000000000
000010100000111011100010100001100000001100110000000000
000001000000110001100100000000001111110011000000000000
000000001000001000000111001000000001011111100000000100
000000000000001111000011101001001011101111010001000000
000000000000001000000110111011101110101000010000000000
000000000110011011000010000101101010000000100000000000
110001001000000001000110000011111110010111100000000000
100100100110001111100000001001001101000111010000000000

.logic_tile 11 17
000000000000000001000110111000011101101101010000000000
000000000000000111000010001001001101011110100010000001
111000000000000111100000010111100000100000010100000100
100000000101010000100010100101101000110110110000000000
010000100000001000000010001001001100100000010000000000
000001000000011011000110101101111100010000010000000000
000000100111010000000010000000000000000000100100000100
000000000001111001000000000000001110000000000001000000
000000000000001000000110100101101000101000000000000010
000000000100000111000100000011010000111101010000000010
000011100001000111000000010011100001111001110010000010
000011000001000000100011001101101111010110100010000000
000000000000101000000000001000011010110100110010000010
000010001011000001000000001011001001111000110000000000
110000000000000000000110000001001011110001010000000000
100000000110000000000011110000011000110001010000000000

.logic_tile 12 17
000010100000001000000110000011000001111001110000000000
000000000110000001000000000011101101010000100000000000
111001000000000000000111001000001010110100010100100001
100000100000000000000110110101011011111000100001000000
010000001001100101000011101001100000101001010100100001
000000000000110000100010111001101000011001100000000000
000000000000001111000110000011011100101100010000000000
000000000000000001100000000000011101101100010000000000
000000000001001000000111001000001100110001010000000000
000000000000000111000000001011011100110010100000000000
000001001110100000000000000111011010101001010110000000
000010000011000000000010000111010000010101010000100000
000000000000001001000000000000001001101000110100000000
000000000000001011000000000101011010010100110011000000
110001000000100000000000000011011100111101010000000000
100000100000000000000000001011010000101000000000000000

.logic_tile 13 17
000100000000000000000000000101000000000000000100000000
000010101110010000000011110000000000000001000001100000
111100001110001011000000000000000000000000000000000000
100000000000101111100000000000000000000000000000000000
010000000000000000000000000111101111000001110000000000
000000001010001111000000000000001000000001110001000000
000000000000000000000000000000001100000100000100000000
000000001001010000000000000000010000000000000000100100
000000000000010000000010010001101100010100000000000000
000000000110101111000011100000010000010100000000000000
000001000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001010000101000000000000000000000000000000000000
110000000000101000000000000001001100001100110000000000
100000000111010001000000000000100000110011000000000000

.logic_tile 14 17
000000000000001000000000000000011000000000110000000000
000000000100000001000000000000011101000000110000000001
111000000000001000000010000011111011111100010000000000
100000000000000101000100001111111011101100000000000000
010001000001000000000000001000011100110001010110000000
000000100000001001000000000111011110110010100000000000
000000000000101000000110110000000000000000000000000000
000000000001000101000011010000000000000000000000000000
000010000000000000000000000000011010001101000000000000
000000000010000000000011011111001000001110000000000000
000000001100000101000110011001011000100000110000000000
000000100000000001000010000011001110100000010000000000
000000001110001001100010101000001010001100110000000000
000000000000001111000011100111000000110011000000000000
110001000000000111100111000111111101101100010000000000
100000100000000000000100000000101011101100010000000000

.logic_tile 15 17
000001000010000000000000001011101010011111000100000000
000000100000000000000000001011101010111111000000100100
111000000000001000000000000101011000010111100000000000
100000000000001111000010111111111110000111010000000000
000000000000001111000010000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000001000000000111000111101101111011111110100100000000
000000100000000000100110110011101110011110100001000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000010110000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110100001000010000000000000000000000000000000
110000000000000000000010001111111000000110100000000000
100000000000000101000000001101101111001111110000000000

.logic_tile 16 17
000000001100001000000011100111011110101000010000000000
000010100000000111000011100111011101000000100000000000
111000000001011111000000010011001011000010100000000000
100000000000100111100011001011011011100001010000000000
110001100000101000000110001101111100000110000000000000
110010100000000001000100001001111011101001000000000000
000000000000000111100111110000000001000000100100000000
000000000000000111000010010000001000000000000000000000
000000001100000000000010000111101001010111100010000000
000000000000000011000010000001011101000111010000000000
000000000000000011100111000111111001001011110010000000
000000000000000001000010110101001100101011110000000000
000000000000000011100011010111101111110100110000000000
000000000000010101100011001001111011111001110000000000
010001000000000101000000011011101011000010100000000000
110000101100001111000011001101011010010010100000000000

.logic_tile 17 17
000000000000000000000010100001111110000010100000000000
000000000000000000000000001101001101010010100000000000
111000000000000011100110000001111011001110000000000000
100000000000000000000110101001101010001001000000000000
110000000000000001000111001001001011000010110000000000
000000000000000000000010001101111001000010100000000000
000000000000000111000111011000000000000000000100000000
000000000000000001000011101001000000000010000000000000
000001000000000000000000000011100001001001000000000101
000010100000000000000010000111101111000000000010100000
000000000000001000000110001101011000000110000000000000
000000001100000001000100001101011001010110000000000000
000000000000000001000110010000011110000100000100000000
000000000000000101100010010000010000000000000000000000
000000000000001000000011100111011100000001110000000001
000000000000001001000111000111101111000000010000000000

.logic_tile 18 17
000000000000000000000111100001001011001001000000000010
000000000000000101000000000001101000001010000001000000
111000000000001000000000010011111111001000000010000001
100000000110000101000011100101111010001101000001000100
010100001110000111100111101111111010000011010000000000
110100000000001101100100001101111111000011000000000000
000000000011011000000011100000000000000000100100000000
000001000000000101000010000000001101000000000000000000
000000000000000111000111100111111101001110000000000000
000000000000000000100000001111111001001001000000000000
000010000000000000000011110000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000000000000000000000110000011011110001110000000000000
000000000000000000000100001111011010001001000000000000
110001000000010111100111010000000000000000000000000000
110000000000000000000110010000000000000000000000000000

.ramb_tile 19 17
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100110000000000000000000000000000
000000001110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 17
000000000000000000000010111101111110010110100000000000
000000000000000000000011000101101001010000000000000000
111000000001011000000110010011100000010110100000000000
100001000000001101000011100011101111001001000000000000
110000000000000111100000010011111000101000000000000000
110000000000000000100010000000010000101000000000000000
000010100000000111100010100101111100000000000000000000
000000000000000000000010001111110000010100000000000000
000000000000000001000000011011101110010110100000000000
000000000000000001000010101011011101010010100000000000
000000000000001111110000001001101011001011000000000000
000000000110000001100010000111001011000011000000000000
000000000000000000000111100001001011000011000000000110
000000000000000000000110000011111100000011100000000000
110000000000000011100000000000011000000100000100000000
110000000000001111000000000000010000000000000000000000

.logic_tile 21 17
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110000000000000101000000000000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000001100110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000001000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000010000000000000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
111000000000010000000000001011011101101000000000000000
100000000000100000000000000101001110111001110000000000
010000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000001000110000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100001010000000000000000000000000000000111000001
000000000100000000000000001101000000000010000010000110
110000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 2 18
000000000001000001000111101001111000010100100000000000
000010000100000001100111101111011010001000000000000000
111000100000000001100010100111011111111001010000000000
100001000000000000100110100001011110100010100000000000
110010000000010101100000000101001011011001110110100000
110000000000000101000010100001101010110110010001000110
000000000000000011000110010111111100100000010000000000
000000000000000101000010010001111001111110100000000000
000011000000000000000110001111101100011001110111000000
000000001010000000000000001101111000111001100000100010
000000000000000000000010111001100000010110100000000000
000000000000000000000010000101100000000000000000000100
000000000000001011100110100111011100011101010110000110
000000000100100001000000000001011010111010100010100000
000010000000001000000110111001011110000001100000000000
000000000000000001000110101101111101000001010000000000

.logic_tile 3 18
000010000000000001000000011111011010111001110000000000
000010100100000000100010000011001101001011100000000000
111000000000000011100000000011101110111101010000000000
100000000000000000100010110111001000001011100000000000
010000000000100101100110011011101110110101100000000000
110000000000000000000011100111101111111010100000000000
000000000000001111100010101101111110010000100010000001
000000000110001011000000001111011101010000110001000100
000000000000001000000011111101011000010100100000000000
000000000000011011000010101101101010000100000000000000
000000100000000000000111010011011000101100110110000001
000000000000001001000010100000011110101100110000100010
000001001110001101100010001111001110110101100000000000
000000100000000011000110001011101111111010100000000000
000000000000001101100011001001001010011001110110000000
000000001100000001000011100111101110111001100010100001

.logic_tile 4 18
000010101000010111000000000111101001001100111000000000
000000001010000001000000000000001010110011000000010000
000000000000001000000000010111101000001100111000000000
000000000000001111000011100000101010110011000000000000
000010000111000000000000010111101000001100111000000000
000000001100000111000011110000101000110011000000000000
000000000001001111100110100011101001001100111000000000
000000000000000111100000000000101100110011000000000100
000000000001010000000000000001001001001100111000000000
000000001000000000000000000000001001110011000000000000
000000000000001001100000000101101000001100111000000000
000000000000000111100010010000101011110011000000000000
000000100000000000000000000101101001001100111000000000
000001000000000000000010000000001000110011000000000000
000000100000001000000110010011101000001100111000000000
000001000000001111000110010000001111110011000000000000

.logic_tile 5 18
000000000000011111000000001011001011100001010110000100
000000000001000101000010010101001111100010010000100000
111000000000001111100111111001101101000001110000000100
100000000000001111100010110011101010000000010000000000
000100000000001111100000000111101110111001010000000000
000000001100010011100010110111011001111000000000000000
000000001010000011100111001011101100111101010000000000
000000001010001001000100001111011110111101110000000001
000000000000000011100011010001101101100000000000000000
000000000000001011100110000101011011111000000000000000
000010000000011001000111100001011100101100000000100000
000000000000000001000011100001011011011111110000000000
000010000000010111000010111011111100010000100000000000
000000001000000001000011010001011111101000000001100000
110000000000001111100011000111111111110100010110000010
100000000000001011100010010101101001100000010000000000

.ramt_tile 6 18
000000100000000111100000010111011100000000
000001001000100000000011110000100000000000
111010000000100000000011100101001100000000
100001000000011111000111000000000000000100
110010000001000001000110100001011100000000
010000100000000000100000000000000000000000
000000000000000000000000001001001100000000
000000000000000000000000000111100000001000
000000000000001000000011100111011100000000
000000100011010011000111011111000000010000
000000000000100011100000000111101100000000
000000001100000000000000001011000000000000
000000100000000000000010001001111100000000
000001000010101001000110011001100000000000
010000000000000101100000001101001100000000
010000000000001001000011111111100000000100

.logic_tile 7 18
000000000001000101000000000011100000000000000110000000
000000000001010000100011100000000000000001000000000000
111000001000101011100000000000011000000100000101000000
100001000001001111100000000000000000000000000001000000
000010000010000000000111000011011111010000000000000001
000010000110000000000010100111001010010110000000000100
000000000000000011100000000001000000000000000110000000
000010101110000000100000000000100000000001000000000000
000000000001011001000000000000001110000100000100000000
000000000000100001000000000000010000000000000000000000
000000000110000001100000000000011110101111000000000000
000000000000000000000000000001001011011111000010000000
000000100001010111000000000000001110000100000100000000
000001000110110101000011100000000000000000000000000000
000000100000001111000000001101001100001000000010000000
000001000000000001100000000001101100001101000000000101

.logic_tile 8 18
000000000010000101000111100011101000100000010000000000
000000001100001111000110001101111101101000000000000000
111010000000100001000000010001011100000110100000000000
100000000001000000100011111011101100001111110000000000
010010100000001001100011011111001011111011110000000001
000000001010000001000111101111011010110011110000000001
000010000000000111000111000101101111111110110000000000
000011100000100001100110110111111010110110110000100100
000000000000000111100010100101011100101111010010000000
000000000100000000100110001001001000111111010000000000
000000101010000011100010001000001010010111110000000000
000000100001001001000000000111000000101011110001000100
000010000000001001000111001101111000110111110000000000
000010100000001111100100001001101110010010100000000001
110001000000011000000010100000000000000000100100000010
100000100000000011000100000000001000000000000000000000

.logic_tile 9 18
000001100000001000000011100001001001001100111000000000
000001000000100111000111010000101110110011000001010000
000000000000000011100111010001001001001100111000000000
000000000000001001000011100000101111110011000000000010
000000000000000000000010000001101000001100111000000000
000000000000000000000100000000001011110011000000000010
000000000110000111000000000101101001001100111000000000
000000000000001111100011110000001110110011000000000000
000010000010000000000000000001101000001100111010000000
000001000000010000000000000000101111110011000000000000
000000100000100111000000000001001001001100111000000000
000001000010010000100000000000001010110011000000000010
000010000101000000000011100101101001001100111000000010
000000000000100000000000000000101000110011000000000000
000000000000010011000000000001101001001100111000000000
000000000000101001000010100000101100110011000000000010

.logic_tile 10 18
000010100010001011100011100101111101010000100000000000
000000000000000111000000001011101101000000100010000000
000000000110000000000111110101011100000110100000000000
000000000001001101000111011001001111001111110001000000
000001000000000001100110010101011000010100000010000000
000000000000000001100011000011111101000100000000000000
000000001000000111100000010111111110000010000000000000
000000000000000001000011001111011000000000000000000000
000001000001001000000000000001001001010111100010000000
000010000000100011000010010001011100001011100000000000
000000000100001001000111001101101010100000000000000100
000000000000001011000111100101011010000000000000000000
000001000000101111000000011111011111101111010000000000
000010000100011101100010111001011000111111010000100000
000001000000000011000011010111011001010111100000000000
000000000000000000100011101001011101000111010000000000

.logic_tile 11 18
000000000000000011100011010001001101000110100010000000
000100000000000000000111110011111001001111110000000000
111000001010000000000110011101000000111001110100100100
100000000000101111000011100011101000100000010000000010
010000000001010101000010101101001110010111100000000000
000010000000000000100111101011101100000111010000000010
000010000001110011100010000000011010000100000100000001
000000000001010011000000000000010000000000000001000000
000010100000011000000111000011100001100000010000000010
000001000000101011000111101011101000111001110000000010
000110101110010001100011011101101000101001010000000000
000011100110100000000011010101010000010101010000000000
000000001100000111100000000000011000101000110100000000
000000000000000001100000000101011110010100110000100000
110000000000000000000000000101101001110001010000000000
100000100000000000000000000000011010110001010000000000

.logic_tile 12 18
000100000000000000000000000111011101110001010000000001
000000000000000000000000000000111100110001010010000000
111000000001000000000010011001111110111100010000000000
100000000000000000000111010111101011011100000000000000
000000000000000000000110011101101011101001010000000000
000000000000000001000011111011111001011001010000000000
000010100100000000000110010111001100001111010100000000
000000000100010000000011100000001101001111010000100100
000000000000000001000110100011101011110100010000000010
000000000000001111000000000000101011110100010000100000
000101001110101000000111010111001011111001000000000000
000010101010010101000110110000111101111001000000100000
000000000001100111100010011001101011111000110000000000
000000000001110101000011111001111111100000110000000000
110000100000101011100011100000001110011110100100000000
100001000111010011000000000111001100101101010001000000

.logic_tile 13 18
000010100001000001000010011001101110111110100100000000
000000001000100000000010001111000000111111110001000000
111000000010100001100111110000000000000000000000000000
100000000001010000000011110000000000000000000000000000
000010000000001000000000001011111101010000100000000000
000000000000000001000000000011101001010000000000000000
000000000010100011100011101111001101010100000000000000
000010100000000111100000000101101110000100000000000000
000100000010001011100111101001101001101011110110000000
000000000110001111100100000101111110111011110000000000
000001000000001011100110111101111010010111100000000000
000010101010001111100011010101011101001011100000000000
000010000000001000000110100111101100111110100110000000
000001000000000101000000001001100000101001010010000000
110000000000001111000010000000011100101000110010000000
100000000100000111000110010101011000010100110000100000

.logic_tile 14 18
000010000001000000000000000111111101101100000000000000
000000001010100000000000001101111010001100000000000000
111000000000100000000000010001100000000110000000000000
100000000001010000000010001111101011011111100000000001
000010100001010111000111000000000000000000000000000000
000000000000100000100110100000000000000000000000000000
000010001000000101000000011101111111110100000000000000
000001000000000000100011111101001111010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001110100000000010001101101011110000100010000000
000000000001010000000111111111001101010000100000000000
000000100000000000000000000000000001011111100100000100
000000000000000001000010011011001101101111010000000000
110000001000000001000000000101111111110100000000000000
100000000000000000100010010111001111010100000000000000

.logic_tile 15 18
000001000000101000000111100101111000101000000000000000
000000000110001011000000000001101111100100000000000000
111000000000000111000010101111001100001111110000000000
100000000000000000100100001001001110000110100000000000
000000000000001001000010010000000000000000000000000000
000000000000010111000011100000000000000000000000000000
000000000000100000000000000101011100010111100000000000
000000000000010000000011111001011010001011100000000000
000010000000001001100010000011011101110110100100000000
000001000000000001000000001101001100111101010001000000
000000001100000111000000010101011100010111100000000000
000000000000000101000010001011011011001011100000000000
000010100000000011100010000000011110101000000000000000
000000000000000001000000001111000000010100000000000000
110001000000001000000000000000000000000000000000000000
100000100000001011000000000000000000000000000000000000

.logic_tile 16 18
000010000000000111000011100001101001101000010000000000
000001001000000111100011111011011011000000010000000000
000000000000000111100111010101101101000110100000000000
000000001000000000000110100001111011001111110000000100
000000000000001001000011100001011101010111100000000000
000000001000000001100000001001011001000111010001000000
000000000000000000000110011011101011101000010000000000
000000000000000000000110100001011110000000100000000000
000000100000000000000110011111001100001111110000000000
000000001000000000000010101111111000000110100000000000
000011000001001000000110100000001011000011000000000000
000011100000100101000000000000001111000011000000000000
000000000000000000000110101001011111010111100000000100
000000000010000000000010000011001001000111010000000000
000010000000000000000010100111011111011110100000000000
000001000000000001000110000101111001101110000000000000

.logic_tile 17 18
000000000000000101000000010001001111001001000010000010
000000000000000101000011011111001000000101000010000100
000010000000010000000111011001111110010000000000000000
000001000000000101000010001011011110010110000001000001
000000000000000111100000001011001111001001000010000000
000000000000000000000010000101001000001010000010000100
000000000001010101000111101001011001000011000000000000
000000001100000101000110101001011010000001000011000001
000010000000000101000000011111011010010000100000000001
000000000000000000000010010001011110101000000010000000
000000000000010000000110001101011011101001110000000000
000000000000100000000110100111011111010001110000000000
000000000000001001100110100101000001001001000000000000
000000000000000101100000001001101110000000000000000000
000000000000000101000010110011101101001101000000000101
000000000111000001000011000111111010001000000000000001

.logic_tile 18 18
000001000000000000000000011000000000100000010010000000
000000100000000000000011001101001001010000100000100000
111000000110001000000000000011111000010000100000000010
100000000000000001000000000111001111010100000000000010
110000000000000000000000000000000000000000100100000000
000000000000000000000010100000001100000000000000000000
000000000110000000000111000000011110000100000100000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000001000010000000001111000000000000000000
000010000001011000000000010011111100000001110010000111
000001000000101001000010000111101011000000010000000001
000000000000001000000010010000000001000000100100000000
000000000000000001000010010000001111000000000000000000
000000000110000001000110101011011100000001010010000010
000000000000000000000100000101101110000010010001000000

.ramt_tile 19 18
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000001000010100000000001000000100100000001
000000000000000101100000000000001000000000000000000000
111000001110001000000000000101011110000010100000000000
100000000000000111000000001111001110000000010011000100
110000000000000101000010000000001010001000000000000000
010000000000000001000010111101001111000100000000000000
000000001100000101000010000101011111000010110000000000
000000000000000111000000000101101101000011110000000000
000010000000000000000110000101100001010110100000000000
000000000000000000000011101101001011000110000000000000
000000001100000000000010110000000000000000100110000000
000000000000000000000011010000001000000000000000000000
000000000000000000000010111011001011000010100000000010
000000000000001111000010000101111101000010110001000000
000000001011001001000000000001011111000010000010000101
000000000000000001100000001001001110000001010001000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000011100000000000000100000000
100000000000000000000000000000100000000001000000000000
110000000001010000000000000000011110000100000100000000
110000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000001001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000011100000000000000000000000000100000001
000000000010100111100000000001000000000010000000000000
111000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010100000001010011100000000000000000000000000000000000
100100000100000000100000000000000000000000000000000000
000000000000000000000000001111101110101001000000000000
000000000000000000000011100001101000110110010000000001
000010100001001000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001000100000000000100000000000000000000000000000000
000000000000000111100000000101111100101000000010000000
000000000000000000100000000101111100111001110000000000
110000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 2 19
000000001101000000000110101011111110010110100000000000
000000000000100000000010100011110000111110100000000100
111000000000001001100000011111101101000100000000000000
100000000000000001100010101101101110001101000000000000
010000101100000001100110001001111111000001100000000000
110001000000101111000100001011001011000001010000000000
000000001100000111100010101001011000010100100000000000
000000000000000000000110100111101100001000000000000000
000010000000001111100110111011101110011001110110000001
000000001010001111100011011101011110111001100000100010
000000000001010001000111110111101101010110100110000010
000000000000000001000110000101011100011110100010000100
000010100000000001000110011011101100011101010111000010
000000000110000000000010001001011111110101010000100000
000000000000001101000111001101011010011101010100000001
000000000000001101000111100011001001111010100010100010

.logic_tile 3 19
000011100010000000000000011111101100101001010100000101
000010100010000000000011110101010000101010100001000000
111000000000000111100000001000001000111001000100000000
100000000110000000100011100001011101110110000000000010
110000000000100001000111100011011010111101010100000100
110000000000000000100100001101110000010100000001000000
000000000000101001000110011011101011111101100000000000
000000000001001001100110111111001010010110010000000000
000000000000000101000111101000001101101000110100000100
000000000100001001000000001001011111010100110000000110
000000000010000111000000000000011100101100010110000000
000000000000010001100011101111011101011100100000100000
000001000001000000000110100111111100111101010000000000
000000100000100000000110000101101100000111010000000000
000000001101000000000011101101101010101100000000000000
000000000000100001000111111111101100011111110000000000

.logic_tile 4 19
000000000001100000000011100101101001001100111000000000
000000000100110000000000000000001100110011000000010000
000000000000000000000000000101101000001100111000000000
000000000000100000000011100000001110110011000000000010
000000000000001011000000000101001000001100111000000001
000000001100101111000010010000101100110011000000000000
000001100000001011000000000101001001001100111000000000
000011100000001111000000000000001111110011000000000000
000100000001001000000011010001001001001100111000000000
000000001000100111000011000000101110110011000001000000
000010100000001111000000000001101001001100111000000000
000000000000001011100000000000101100110011000000000000
000000001011000000000000010111001000001100111000000000
000000000000000001000011100000101101110011000000000000
000000000000100001100000010000001000001100110000000100
000000000001000000100011100101001101110011000000000000

.logic_tile 5 19
000010100000000000000000000011001011101110100000000000
000000000000000000000011110111111000011110100001000000
111001000000001000000111001011011011110110100010000000
100000100000001111000100000111111100110101010000000000
000000000000000111100010111101011110101011110000000000
000000001010000001000111100111111001001011100000000000
000010000000000000000111101101001100101101010110000001
000000000000000001000000001111001110000100000000000100
000000000000001000000011011111011000100100010100000000
000001001100001101000111101011011010010100100000100001
000000001011001011100011000101011100110100010100000100
000000000000101101000011110111001101100000010000000010
000000000100010011100111100011101010010000000000000000
000010000010000011100000001111101011010010100000100000
110010000000100011100011100111101011101000100100000100
100000000001001111000011010111101010101000010000100000

.ramb_tile 6 19
000000100110000111100011110101101010000000
000010110000000000100011110000100000000001
111001000000001000000000000011101100000000
100000100000000111000011110000010000100000
010000000110000000000011100111001010000000
110000000000000111000100000000000000000001
000000000001100111100010010101101100000000
000000000001110000100011011001110000000000
000000000000010001000000010011101010000000
000001000000000000000011011001000000100000
000001001100100011100000000001101100000000
000000100000011111100000000001110000100000
000000000000000000000000001011001010000000
000010000000001111000010011111000000000100
010010100000000000000011100001101100100000
110001000100000000000000001111010000000000

.logic_tile 7 19
000010100000000000000000000011100000000000001000000000
000000100000000000000010010000001001000000000000000000
000000000000001000000000010011001000001100111000000000
000000000000000011000011110000101100110011000000000000
000000000110000000000010000000001001001100111000000000
000000000000000000000000000000001011110011000000000010
000000001111000111000110000000001001001100111000000000
000000000000100111000100000000001010110011000000000000
000000000000100001000000000000001001001100111010000000
000010000000000000000010100000001001110011000000000000
000011000000000001000000000101001000001100111000000000
000010100000000000000000000000100000110011000010000000
000000000001010000000000000000001001001100111000000000
000001000010000000000000000000001010110011000000000001
000000000110000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 8 19
000000000110000001100010101011011111111110110000000000
000000001010000000000000000001001001111001110010000100
111000000000001000000000010000000000000000000100000000
100000100000000111000011101001000000000010000000100000
000000000000000000000000010111001011111011110010000001
000000001000010000000011100111011010110011110000000000
000000000010100001000110000011111011010000000010000000
000000000010010101000000001111011101010110000000000010
000000000000001111100000001011111100000000100000000000
000000000000010111000011110011011100101000010001000010
000010000000000001100011100000000001000000100100000000
000000100100000111000100000000001010000000000000100000
000000000000000111100000010001011101001001000000000000
000000000000001101000011101011011100001010000000000011
000001000000000000000000001000000000000000000100000000
000010100000001101000011111111000000000010000000100000

.logic_tile 9 19
000010000001010000000000000101001000001100111000000000
000001001000010000000000000000001100110011000010010000
000000000011101001000000000101101001001100111000000000
000000000001111111100000000000101111110011000000000000
000000100010001000000111100101001001001100111000000001
000001001010001111000011100000101010110011000000000000
000001001010000111100111100111101001001100111010000000
000011000000001001100000000000101010110011000000000000
000000000000000000000000000011101001001100111001000000
000000000000000111000000000000001110110011000000000000
000001001000100001000000000011101000001100111000000000
000010000000010001100000000000001111110011000010000000
000000000000000000000000000111001001001100111000000000
000000000000000001000011110000001000110011000000000001
000000000000000101000111000101001001001100111000000010
000000000101000000000010010000101000110011000000000000

.logic_tile 10 19
000000000000001101100011100011111011111000000000000000
000000000000001011000100000001111110100000000000000001
111000000000001001100111011001111010010111100000000000
100001001000001111000111000101101100000111010001000000
010011100000001000000011000011011001000110100000000000
000011000000000011000100001011011001001111110001000000
000001000000101101100111100011111011000110100000000010
000010000001010011100011100001111100001111110000000000
000010100000001011100011001011001000010111100000000000
000001000000001101000010000001011100001011100000000000
000100001100000111100010011111001100000000000000000000
000010000000000000000011000101101110000001000000000000
000010000000000000000011000011000000000000000110000000
000001000110001011000100000000100000000001000000000010
110000100000100001000000001101001100000000010000000000
100000000000000000100000000001111010000010100000000000

.logic_tile 11 19
000010100000001111000111100101011001110100010000000000
000001000000001111000000001011011111111100000000000010
111000000000100111000010100011011101111000100000000000
100000000001000111000111100101101010110000110000000000
110000000000000111100011100101000000010110100000000000
110000001110001111000011100000100000010110100000000000
000001000000000000000011000011001011100001010000000000
000000001111001101000110011111101011110110100000000000
000010000110010000000111011001101101010111100001000000
000000001000101011000111111001011011001011100000000000
000000001111000000000010010001011100111100000000000000
000000001110100101000110001001010000111101010010000001
000000000000010000000010001011111110100000000000000000
000000000000110000000011000111101011110100000000000000
010000000000000111000010100011011001110110110100100000
100000000000001111000010000001001111110110100000000010

.logic_tile 12 19
000010000000000000000000001101011100111100010000000000
000010000000000000000000000101001010011100000000000000
111000000000100111000011100000011101110100010000100100
100000000001000000100010111111001010111000100000000000
010010100001110111100011100001101110101011110100000000
110000000010101111100000000101000000000011110001100000
000000000000001101000000001111101011101001000100000000
000000000000000111100011101011101001101110000001000001
000010000100000111000000010101011111110100010000000000
000000001110000000100011100101011001111100000000100000
000000001100000101000010000000011110101100010000000010
000010100000001001100000000011001111011100100000000010
000000000000000111100111010001111010110100010110000001
000000000000001001000111000101111101010100100000100000
010011000000010011000010000111001110111101010000000000
100010000000000000000010111111010000101000000000100000

.logic_tile 13 19
000110000101001111000000010001001011010000100000000000
000000001010100101100011111111001000000000010000000000
111000000000001000000000010101011110101001010101000001
100000000000001101000010000111110000101010100000000000
010000000101010111000010000011011110101000000000000000
000000000000000011000010000101110000111110100000000010
000000000000101000000010101101111100111101010110000000
000000000000010001000100000101100000101000000000000001
000000100000000000000111000111100001111001110000000000
000001000000000000000000001001001101100000010000000000
000000000110101000000000010001011000101000110100000000
000000000001000011000011010000011011101000110000000010
000010100000000000000110101000011110111001000000000000
000000001100000001000000001011001001110110000000000000
110001000000100000000110000011101001110001010000000000
100000100000010001000010100000111110110001010000000000

.logic_tile 14 19
000000000000000000000010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
111000001100000001100000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
000010100000000000000000000000011100111111000100000000
000000001100010000000000000000001100111111000001000000
000000000000000001100000000001011101101001000000000000
000000000001000000100000001001011000000110000000000000
000000000000001001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000101100000010101111110001011000000000000
000000000000000000000011010000001100001011000000000001
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110001001100000001000000000000000000000000000000000000
100010100000000000100000000000000000000000000000000000

.logic_tile 15 19
000010000000000000000011100101001001111110110100000000
000000000000000000000000001101011000101001010001000000
111001000000000101100000000000000000000000000000000000
100010000000000111000000000000000000000000000000000000
110010100000000000000111100000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000101100101001000000000000000000000000000000000000
000000000001001011000010000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000001000001011000011000000000000000000000000000000
000000000000000000000000001111001101110100000000000000
000000000000000000000000000001101010101000000000000000
000000000000100000000111000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
010000000000000011100000000101111111001111100000000000
100000100000000000100000000011001011101111010010100000

.logic_tile 16 19
000001000000000001100000001001011011011110100000000000
000010100000010000100011110101011111101111110000000000
000000000001010101000000000001001101110000100010000000
000000000110000000100000000000101000110000100000100000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000000011100001000110000000000000
000000000000010001000000000000001100000110000000000000
000001000000000001000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000100000000000000111000000000000000100000000
000000000001010111000011110000000000000001000010000000
111000000000101111100110011001101010010110100000000000
100000000000010001100111110001010000010100000000000000
010000000000001001100110011101001100001000000000000000
010000000010001001100011011101011000001110000000100100
000000000000011011100111010101011001011111110000000000
000000000000101011000111001101011001000111110000000000
000000000000101101100110100111100001001001000000000000
000000000001010101100000000000001101001001000000000000
000000000000000000000000011001001100010000000000000000
000000000000000000000011101101001010010110000000000100
000000000000001001100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010010000000000000000000001000001110101100000000000000
110000000000000001000000000101001100011100000000100000

.logic_tile 18 19
000000001100000101000000000000011100000100000100000000
000000000000000000100011110000000000000000000000000000
111000000000000000000000000000000001000000100100000000
100010101010000000000000000000001111000000000000000000
110000000000000011100000001111101010001001000000000000
000000000000000101000000000101001010001010000000000100
000000100000011111100000000001000000000000000100000000
000001000000001111100010110000100000000001000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000011100000000000000100000000
000000000000000000000011110000100000000001000000000000
000010100000000000000000000001000000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000001000000000000000000001000000100100000000
000000001010000001000011000000001011000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001111000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000001000000110011111011110000000110000000000
000000000000001111000011000011101000010000110000000000
111000000000001000000111100000011000000100000100000000
100000000000000011000100000000000000000000000000000000
110000000000001000000000000011011100101000000000000000
010000000000000001000010000000000000101000000000000000
000000000001001000000010111000011011000000010000000000
000000000000001011000111101111011011000000100000000000
000000000000000111000000000101001000000010000000000101
000000000100000000100010000111111001000001010001000000
000001000000000111100000000000011100000100000110000000
000000100000001001000010000000010000000000000000000000
000000000000000111000010001101101010000000000000000100
000000000000000000100010101111001111000010000010000000
000000000000000000000110000000000001000110000000000000
000000000000001001000010010011001001001001000000000000

.logic_tile 21 19
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000010000001000000000000001101000000000010000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000010100000010000000000010111011000010010100000000001
000010000000000000000011110101111110100000010000000100
111000000000001000000111100000000000001001000000000000
100000000000001011000010110111001011000110000000000000
010000100001010101000000000011000001001001000100000000
010001000000000000100010111011001001000000000010100000
000000000000000000000010100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000001000001110101100000010011100001000110000000000000
000000000000000000000010001111101011001111000000000010
000000000000000000000110010111001010000010100000000000
000000000000000000000011000000000000000010100000100000
000010100101001001100010001011011010101111000000000000
000000000000100101000111110001011111111111000010000000
110000000000000000000011100111111100101000000000000100
100000000000000000000000000000110000101000000000000001

.logic_tile 2 20
000000100000101000000110001011101010000110100000000000
000001000000001011000010011001111011001011110000000000
111000000000000111100111101001001101100011110110000000
100000000110000111000011101101101110110011110000100000
110001000000001000000011101011111000111111100000000000
010000000000001111000010011111011111101001000000000000
000000000000001111100111101001011101100011110000000000
000000000000001011100111110101011000101001010000000000
000010000001110011000110110111100000001001000000000000
000000000111010101100110001001101110101001010000000000
000000000000001011000011001111111100000010000000000000
000000000110000001000010100011001100000000000000000000
000001001110000011100011101001011011101000010000000100
000010100000000000100000001011101011100001010000000000
110000000000001111100010100101111000101001000000000000
100000000000000001000111100101001101111001100000000000

.logic_tile 3 20
000010000000000000000111010101001101110000100000000000
000000001000000000000011110011111010010000100000000000
111001001000000111000111100011001101000001000000000000
100000100000010000100000001001101111010110000000000000
010000000001000001100000001101011110111000000101000100
010000000010110111000010110011001110111110000000000000
000000000000001111000111111011011110101001000010000000
000000000000001011100110010001001011000110000000000000
000010100000001000000011100101011011110000100000000000
000000001000000111000111100011101111010000100000100000
000000100000000011100110000101001111111111000000000000
000000000000001001100100000111011011101001000000000000
000001000100011001000010000001111101000001000000000000
000010101010000001100000000000101011000001000000000000
000000000000000111000110001011001100111111010000000000
000000000000000011100010111011011001011111000000000000

.logic_tile 4 20
000110000001100111000010100000000000000000100100000001
000000001000100000000011110000001010000000000010000000
111001000000001101000110010011111010111111100000000000
100010000000001011000010100111111000101001000000000000
010000000000000111100111001011101001100100110000000000
010000000000000101100000000001111100011110110000000001
000000000000001000000111110001111101111101000010000000
000000000000001111000011010101001100101011100000000000
000010100000001000000000001111011010111101010000000000
000001001010000111000000000011111110001011100000100000
000000000001000101100110101001101111101011010000000000
000000000000101001000011101001011000000111010000000001
000010100100000101100111101111100000110000110000000001
000000000010101111000010001001001100100000010010000010
000000000000000000000111001101011111000000100000000000
000000000000001111000111011111111010010000110000000000

.logic_tile 5 20
000001100000000011000000001101111101110110100010000000
000001000000001111000000000111111000110101010000000000
111000000000100000000000001001101110101111010000000000
100000000000010111000000001011001011001011100000000000
000000000000010001000011100011111010101110000000000000
000000000110000000100010010101101101101111010000000001
000001000000100001000000000000001010000100000100000000
000000100111000111100011000000010000000000000000000010
000011100000000000000010011011100000000000000010000000
000010000000000000000111011111000000101001010010000111
000000000000001111100011100001011001110110100000000000
000000001000000111100010011011001101111001100000000000
000000100111010001000000001001011101110110100000000000
000001001110000000000011110011011000110101010010000000
000000000001010011000011001101111100100010110000000000
000000000000000000000000001011011111010111110000000000

.ramt_tile 6 20
000000100000000001000000000001111000000010
000011000000010000000011110000100000000000
111001001110000011100011100101001000000000
100010100000001001000100000000010000001000
010000000001010001000011100101011000000000
110000000000010000000010000000100000001000
000000001010000000000111001111101000000010
000000000000000000000100000111110000000000
000001100000000000000000000111011000000000
000011000000000000000011011111000000000100
000001001010000000000111000001101000000010
000010000000000111000000000001010000000000
000000000011000000000010000011111000000000
000000100000100001000010011011100000000001
110000000000000000000011100101101000001000
010000000000000001000100001111110000000000

.logic_tile 7 20
000010100000000000000010000101001000001100111000000000
000000000000000000000000000000000000110011000000010000
000000000000000000000111000000001000001100111000000000
000001001111011001000100000000001101110011000000000100
000000000000000111000000000001101000001100111000000000
000000000110001111100000000000100000110011000000000010
000000001000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000100000
000000000000100000000011100000001000001100111000000000
000000001010010000000000000000001111110011000000000000
000000001100000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000010
000000001001010000000011100001001000001100111010000000
000000000110100111000100000000100000110011000000000000
000000000001010000000000000001101000001100111000000100
000000000000000000000000000000000000110011000000000000

.logic_tile 8 20
000010000000001000000000010111111100000110000000000000
000001000000000011000011101101101010010110000000000000
000000000000001111100111101011011011101001000000000000
000000000100001011100111100101001001000110000010000000
000000000000101011100011100000000000010110100000000000
000000000000000001100000000001000000101001010000000000
000000000000001001100111001101100000010000100000000000
000000000000000001000110000011101101110000110000000000
000000100000000111100010011011011000010111100000000000
000011100000001011000011100011001111000111010000000000
000010100010000001000010010011101100000111010000000000
000000000000001001100011110111111010010111110000000000
000000000000000000000110100111111011000001000010000000
000000000000000001000000001001011001000001010000000000
000000000001100101100000001001111111001110000000000000
000010100000110111100010001011001111000110000000000000

.logic_tile 9 20
000000000111010000000000000001101001001100111000000000
000010000000100000000010000000001110110011000000010000
000000100000001111100000000011101000001100111000000000
000001001010000111000000000000101111110011000010000000
000000000000010000000000010101101000001100111000000000
000100001100100000000011110000101101110011000010000000
000110000000000111100010000101101000001100111000000000
000000101011010000100110010000101011110011000000000000
000000000000000000000000000111101001001100111000000000
000000100110000000000011110000001000110011000000000000
000000000001010111000011000101101001001100111000000100
000000000000100000100010000000001111110011000000000000
000000000100000000000010010011101000001100111000000000
000000000000000000000110110000101001110011000000000000
000000000000100001000000001111001000001100110000000000
000000000001011011000011010011100000110011000000000000

.logic_tile 10 20
000010000000000111100000000011011111011100000010000000
000011100100100000100010000000111111011100000000000000
111000000000000111100111110111011000111001000010000000
100000000000000000000111110000111111111001000000000010
010001100100010000000011100000000000000000000110100000
000001000000010000000011101011000000000010000001000000
000000000000000011100010111001011010000110100000000000
000010100000000000100010101011101100001111110000100000
000010100000000011100010000101011001100000000000000000
000000000000000000000011000111101011000000000010000000
000100000100010000000010010000011100000100000100100000
000000000001000011000011110000000000000000001001000000
000111000001010011100111100111111011010111100000000000
000110000010100000100010001101011110001011100000000000
110000000000001111100010010101011101000110100001000000
100000000001001011100110000001111001001111110000000000

.logic_tile 11 20
000000000000000001000000000101100000000000001000000000
000000001010000111100010010000001011000000000000000000
000001000000100000000011100001001000001100111000000000
000000000001001001000000000000101011110011000000000100
000000000001000000000011100111001000001100111000000000
000000001010000000000010100000100000110011000000000010
000010101100100000000010000000001000001100111000000001
000001000001001111000000000000001000110011000000000000
000000000000010000000000000000001001001100111000000000
000000001010100000000000000000001000110011000000000000
000001000000000000000000000001001000001100111000000000
000000100110000000000000000000000000110011000000000000
000000101000000000000000000001101000001100111000000000
000001000100000000000010000000100000110011000000000000
000000000000110000000000000101101000001100111000000000
000000000000100000000000000000100000110011000000000000

.logic_tile 12 20
000000001010001000000111100111100000000000001000000000
000000000001001111000100000000001000000000000000000000
000001001100000101100010000111001000001100111000000100
000010000000000000100100000000001010110011000000000000
000000000000000000000000000101001000001100111000100000
000000000000011111000011100000101100110011000000000000
000000000000000000000111000011001000001100111000000000
000000000110000000000000000000101001110011000000000010
000010000100000111000000010011001001001100111000000000
000001000000000111100011010000001111110011000000000000
000000000010100111100000000011101001001100111000000000
000000000001010000100011110000101000110011000000000000
000000000001000011100010000001101000001100111000000000
000000000100000000100100000000101111110011000000000000
000000000110100000000111000101101001001100111000000000
000000000001010111000000000000101100110011000000000000

.logic_tile 13 20
000000000001001001000111011011000000101001010000000000
000000001110000011000110000001101010011001100000000000
111010000000000000000011100001111111010110110000000000
100000000000001001000011111111101100010001110000000000
010000000110011001000000000001001101110100010000000000
000000001011001111100010110000011000110100010000000000
000001000000000101000010010001001100101001010100100000
000000000000001101100011011101000000010101010000000001
000100000000001000000111000000011010101000110010000000
000000100000000101000010110111011111010100110000100000
000000000000100111100000001001000000111001110100000000
000000000001010000000000000101101001010000100000000010
000000000000001101100010010001101111110001010100000100
000000000110000001000111100000101010110001010000100000
110010100000000011100000000011011010101001010000000000
100001000001010000100000000101111000100110100000000000

.logic_tile 14 20
000000000001011101100111101000001001111001000000000000
000010100110001111000000000101011100110110000000000000
111000001100100111000000000111000000111111110100000001
100000000001000000000011000101000000101001010000000000
000010000000000111000000000011101010111110110100000000
000001000001011111000010001011011111111001110000000100
000000000000000001000010010001011110110110110100000000
000000000000000000100011010011011111111110110000000100
000000000001001111000000000000000000000000000000000000
000000000110000101100011110000000000000000000000000000
000001001100000111000110111011011011101111010100000000
000010100000001001000010101111011000111111010000000001
000000100000000101100110111101111100111110110100000000
000001000000010000000010101101111010111110100001000000
110000000000000000000111100011111000101111110100000000
100000000001010000000111100000111000101111110011000000

.logic_tile 15 20
000010100000000000000000001011111011100000000000000000
000000000000000000000010010101011110010110100000000000
000000000000000000000111000101111111101001000000000000
000000000000000000000100001111001100001001000000000000
000001000000101000000000001011101011110000100000000000
000000100111010111000000000111001010010000100000000000
000000001110101111000000001111111011110100000000000000
000000000001000111000010000011001010101000000000000000
000000100000000111000000001011111101100001010000000000
000001000000000000100000000101101110000010100000000000
000001000000000001100010001111111111110000100000000000
000010100000000000100000000011011001100000010000000000
000000100000000000000000001011101101110000100000000000
000001000000000000000011110111001010010000100000000000
000000000000000101000010001111101001110000100000000000
000000000000000000100000000011011001100000010000000000

.logic_tile 16 20
000000000000001000000000001111111100101000010000000000
000000000000000001000000001101111010000000010000000000
000001000000001001100000000000000000000000000000000000
000010100000001111100000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110100011101101011110100000000000
000000000000000000000000000001011100111110100000000100
000001000000001111000111000001111111101110000000000000
000010100000001011100100001101011000101101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110010000000000000000000000000000
000010100000000000000111010000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000001000000000000010100000000000000000000000000000
000000000011000000000111101001001111000001000000000000
000000000000110000000000001011101100010010100000000000
000000000000000111000000001011111101000011100000000000
000000000000000000100000001011011010000001000000000000
000000000000000101000000001111001010101101010000000000
000000000000000000000000001001101110101110000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000100111010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000010000000000111100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000010000001111011011111100000000000
000000000000000000000110101111111000101111100000000000
111000000101001111100011110000000000000000100100000000
100000000000101011000011000000001101000000000000000000
010000000000000000000011111000001000010010100000000000
110000000100000000000010000101011100100001010000000000
000001000000001001100000010000000000000000000000000000
000010100000000111000011010000000000000000000000000000
000000000000001000000110100101011010101000000000000000
000000000000000001000100001001100000101001010000100000
000000000000000000000000011011100000000000000000000000
000000000100000000000011100001100000010110100000000000
000000000000000000000010000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100010000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
110000000000000101000000000111101110010100000010000000
000000000000001101100000000101000000101001010001000001
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000101000000000010000000000000

.logic_tile 21 20
000000000000000000000000010000000000000000000000000000
000100000000000000000011000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
100010000000000000000010110000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000011000000000010001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111000000010110100000000000
000000000000000000000000001001100000111111110000100000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000001000000000001000001111000000100000000000
000001000000100001000010100111011001000000010000000000
111000000000000000000000000111111000000110100000000000
100000000000000000000010011111011011000001010001000000
010000000001010111000111010101100000100000010000000000
110000000000000101000111111001101111000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000111100010010000000000000000000000000000
000000000000000000000010010101001010000011110000000100
000000000000000000000111010001100000000001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001000000000010110101101101001111010100000001
000000000110100000000010000101011010001111001010000000
110000000000000001000000000011101100000010100000000000
100000000000000000100000000000110000000010100000000000

.logic_tile 2 21
000000001110100000000110011101111000000001000000100000
000000000001000001000011001111001000000000000000000000
111010100000001011100000001111001100000011000000000000
100000000000000111000000000111101101000010000000000000
010101000010000000000111100011101011000010000000000101
110100000000001001000110010000111100000010000000000000
000000000000000011100010001111101100010100000000000000
000000000000000001000000000011110000000000000000000000
000000000000001000000110110001011110000001000000000000
000000000000000001000111100000111111000001000000000100
000000000000000001000010000101101000100000000000000000
000000000000000111100100000111111111110000010000000000
000100000000001001000111001011100001110110110111000001
000000001010001101100110010001001110101001010000000010
000000000000000001100010001101101110101000000000000000
000000000000000001000110110101001010010000000000000000

.logic_tile 3 21
000000001110001000000111011011101100010110100000000000
000010000000000111000011010101101100010010100000000000
111000000000000001000000011001000000100000010100100100
100000000000000000100011010001001110111001110000000000
010000000100110011100010011101111011010110100000000000
110000001010000000000111111101101100000001000000000000
000000100000000001100011110101011010101000110010000000
000000000000001111000010101101011111100100110000000000
000010101110001011100111010001111100101000000100000000
000000000000001011100011101011000000111110100000100000
000010100000001111000011101000011110101000000000000000
000000000000001011100000000111010000010100000000000000
000010000000010000000000000011011001101000110100000000
000000000000000111000011100000101001101000110001100000
000100000000000000000011101001011100010000100010000000
000000000000000111000100000101101001010000110000000000

.logic_tile 4 21
000000000000000000000111111011111011101000110000000000
000010001010100111000011010001101110100100110000000100
111000000000001000000111001001001100010100100000000000
100000000000000111000000000101011110001000000001000000
000001000001011001000110110101101010111010100000000000
000010101000000111100011100101111111110110100001000000
000000000001011001100011101011011010101100000000000000
000000000000001101000111101001101001110100000000000000
000011100100000111100110001111101101110011110000000000
000010101010010000100011110011101011100011010000100000
000001001110100111100111100011011100111110000000000000
000000100001010111100011100101111001011110000000000000
000000000101011001000110100000001100110011110100000001
000010100000010001000000000000011110110011110000000000
000000001100000011000000011101001001010000100000000001
000000000000000000100011100101111100000001010000000000

.logic_tile 5 21
000000000001110000000000000111101101110000000100000010
000010000001010000010000000011001100110110000000000010
111001000000100111000000000011111101101001000100000100
100010100001011111000000001111101110010101000001000000
000000000101011111000010000011111111100001010100000001
000001000000000001100010011011001100100010010000000010
000000101100100111100011100101111011111111000000000000
000011100001000000000100001101101100101011000000000000
000000000000000111100000001011111111100001010100000000
000000000110000001100010010111101100100010010010000010
000000001110101111100011011011111001101000000100000000
000000000001010011000110110001001110101110000000100100
000010000000011011000000001111111110111000100100000000
000010000000001011000011000011011011010100000010000001
110000001000001101100000000111001010000010000000000000
100000000000001101100010000111001010000000000000000001

.ramb_tile 6 21
000010001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000010001010000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 21
000000000000000111100000000000001000001100111000000000
000000100000000000100000000000001110110011000000110000
000000000001000111100000000000001001001100111000000010
000000000000000000000000000000001101110011000000000000
000000000000000111100000000001001000001100111000000010
000010100000000000000000000000000000110011000000000000
000000000000000111100000000000001001001100111000000000
000000001110000000100000000000001110110011000000000100
000010100000100011100000000011001000001100111000000000
000010000000010000100000000000000000110011000001000000
000000100000100000000010100101001000001100111000000000
000001000000010000000000000000000000110011000000000100
000000101000000011000000000000001001001100111000000010
000000000000000000000000000000001010110011000000000000
000000000001001000000000000000001001001100111000000010
000010100000101011000000000000001000110011000000000000

.logic_tile 8 21
000000001010000000000010100111011101000111010000000000
000010000000000111000011101111001011010111110000000000
111010000000101001000111010000001010101000000010000010
100000001001000011100010000011000000010100000010000111
000000000000000111100000001101011010101000100100000100
000000000000001111000010000101001101101000010001000000
000000001110000011100010111001011110000110100000000001
000000000000001001000011111101011101001111110000000000
000101000000000111000010001111101110000000000000000100
000010100000000000100010001001001110001001010000000000
000000000001001111100000010001011110101001000000000000
000001000000001111000010111101101001001001000000000001
000000000000010001000011100001111001101001000000000000
000000100000001001000100001001011101000110000000000000
110010100000000101100111001001111100001111110000000000
100001000000001001100100001101001110000110110000000000

.logic_tile 9 21
000000001101101001100011111111011101000001000000000000
000000000000000101000010100011001101000010100010000000
111000000000000000000010101111001110000110100000000000
100000000000001111000000000101101011001111110000000000
110001000000000000000011001001001111000000000000000000
010000100010101101000111100111101010000110100000000000
000010100000000111100110100000011010000100000100000000
000011101010000101000011110000000000000000001000000000
000110100000000011100110010011011000010111100000000000
000000001000001001100011001111011011001011100000000000
000000001010000101100111000001101001010111100000000000
000000000010101101100111111011011011000111010000000000
000000000001000011100111101001011100101001000000000000
000001000000000111100100001101011100001001000001000000
110000000111011001100000000001001101100000110000000000
100000000000000001000000000101001110000000110001000000

.logic_tile 10 21
000000100000100000000110111111011010010100000000000000
000000000000010000000011011101111111001000000001000000
111001000000001000000111111011011010111101010000000000
100000100000000111000111001001100000010100000001000000
010010000001100011100010011011001100101011110000000000
010000000100100011000110100011011110111011110001000000
000001001100001001000111110001101011000110100000000000
000010000000000001100010000101001010001111110000000000
000010000001111001000110000001011100010100000000000010
000011100000001011000011110000110000010100000000000000
000010100000101000000110000111101100010010100000000000
000000000001010011000000001111101011110011110010000000
000010100000001111000111000111011111010111100000000000
000000100000001001100010011101011001001011100000000000
110010101100000000000110010000000001100000010100000100
100000000000000000000011101001001101010000100000000000

.logic_tile 11 21
000010000001000000000000000000001000001100111000000000
000001000000100111000000000000001110110011000001010000
000010100000000000000000000101001000001100111000000000
000001000000001001000000000000000000110011000010000000
000000001010000011100000000111101000001100111000000000
000000000100000000000011100000000000110011000000000001
000000001110100000000000000001001000001100111000000100
000000000001000000000000000000000000110011000000000000
000000001000000000000000000111001000001100111001000000
000000001101010000000000000000100000110011000000000000
000000000000010000000000000000001000001100111000000000
000000001000000000010010000000001011110011000001000000
000000000001010001000000010000001001001100111000000000
000000000000000000100010110000001101110011000010000000
000001000000101000000000000001101000001100111001000000
000000100001001101000000000000000000110011000000000000

.logic_tile 12 21
000010000000010000000000000011001001001100111000000000
000100001011110000000010000000001101110011000000010000
000000000000000000000000010011001001001100111000000000
000000000000100000000011010000101110110011000000000000
000000000000010000000000000101101001001100111000000000
000000001110000000000010000000001110110011000000000000
000001000000000000000000000111101000001100111000100000
000000000000000001000011100000101101110011000000000000
000000000000010111000011100101001000001100111000000000
000000000000000000000110000000101111110011000000000000
000000000000001001000011010001001001001100111000000000
000000001110000011100011010000101100110011000000000000
000000100110110000000111100011101001001100111000000000
000001000000010000000000000000101001110011000000000000
000000000000000001000010000011101001001100111000000000
000000000000001111100000000000001011110011000000000000

.logic_tile 13 21
000010000000001101100111100001111110111000110000000000
000001000000000001000011000011111001100000110000000000
111000000000001101100110101011011001110100010000000000
100000000000001101000000001111001010111100000000000000
010010000000001001100011110111111001111000100000000000
000001000000000101000011000011101011110000110000000000
000000001110101000000111110101000000111001110100100100
000000000001000101000110100011001011100000010000000001
000000000000001111000000001101111110101001010000000000
000000001010001111100000000011111100100110100000000000
000001001100001000000110100011011110111000110000000000
000010100000000111000000000001001111010000110000000000
000010100000110000000000000000011100110001010100000001
000000000000010000000011111101011000110010100000100000
110001001010100001000000000111101100100001010000000001
100000100001000000100010011001001010110110100000000000

.logic_tile 14 21
000010100000000000000000001000001110110100010000000000
000001000100000000000000000101001111111000100000000000
111001000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
010010100001011000000010000000001111101100010000000000
000001000101000001000100001111001010011100100001000000
000001001110000111000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000010000001010111100010100101001100101000000100100100
000100000110100000100111001101010000111110100000000100
000000001110000001000000001111101100000010000000000000
000000000000000000000000000011011100000000000000000010
000000000001100000000011100000000000000000000000000000
000000001100110001000000000000000000000000000000000000
110000000000100001000000000111011010101001010000000000
100000000001010000000000000111100000101010100000000000

.logic_tile 15 21
000000100001011000000111100001101000101100000000000000
000001001010100001000000001111011011001100000000000000
111000000000000101100110011011000000111111110100000000
100000000000001111000011110101100000010110100000000100
000010001010000000000011101001100001010110100100000000
000010000000000000000000001001101000111001110001000000
000000000000010101000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000001100100000000011000000000000000000000000000000
000001000000011000000000000000011011111111000110000100
000000000000101011000000000000001111111111000000000000
000000000000100111000010000000000001101111010100000000
000000000000010000100000000001001100011111100000000001
110000000000000000000000010101001111001001010000000000
100000000000000000000011110000101000001001010000000000

.logic_tile 16 21
000010100000000000000011100101001000101011110000000010
000000000000001001000100000011010000000001010000000000
000010100000000111000000001011001101011100000000000000
000000000000000000000000000101101000011101010000000000
000001000000011000000000001011111010110110000000100000
000000000000001111000010000011011101111010000000000100
000000000000000001100010010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000010100000001001100010000000000000000000000000000000
000000000000001011000110000000000000000000000000000000
000000000000000001000000000001011010100111010000000001
000000000000000001100000000011011111010010100000000001
000000001010000000000000000101011110010001100000000000
000000000000000000000010011011111100110010110000000000
000010000000000000000000000011011010101110000000000100
000001000000000000000010000000001101101110000000000000

.logic_tile 17 21
000000000000000111100000001101011110101011110000000001
000000000000000001100000001001101010010001110001000101
111000001001001000000000010000000000000000000100000000
100000000000101011000011110001000000000010000000000001
010000000000000101000011100101100000111001110010000000
110000000000000000000110100011001111010000100000000000
000000000000000000000000000001011110000010100000000000
000000001010001111000000000001010000101011110000000000
000000000000000111000000000000000001000000100100000000
000000000000000101000000000000001000000000000000000000
000000000000000011100000000011111111000010000000000000
000000000000000000110010000011111100000000000001000000
000000000000000000000110000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000001001001100100110010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000001111101110111101010000000000
000000000000000011000000000101110000010100000001000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010001001000011010000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 20 21
000000000000000000000010010000011000000100000100000000
000000000000000000000011110000000000000000000000000000
111010000000000111100000000000011111000110110000000000
100000000000000000100000001011001011001001110001100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100011000000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011100000000000000000000000100100000000
000000000001000000000000000000001001000000000000000100

.logic_tile 21 21
000000000000000000000010110111000000000000001000000000
000000000000000000000111000000000000000000000000001000
111000000100000001100110000111100000000000001000000000
100000000000000101000000000000101001000000000000000000
010000000000000000000111000001001000111100001000000000
110000001010000000000000000000100000111100000000000000
000001001110001000000000000111100000000000001000000000
000000101010000001000000000000001001000000000000000000
000001000000100000000000001101101000111110110100000000
000010100001010000000000000001001001111011110000000000
000000000000001000000000000001011001000111110100000000
000000000000000001000000001111101000010011110000000000
000000000000001000000000011001101111000010000000000000
000000000000000101000010000011101110000000000000100000
110000001100000001100110001001101000111110110100000000
100000000000000000000000001001011110111111100000000000

.logic_tile 22 21
000000000000000000000000001111000001010110100100000000
000000000000000000000000000011001010101111010000000000
111000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000001010000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000100000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000011001110000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000100000001000000110000101101000010000000000000000
000000001000001011000100000000111110010000000000000000
111000000000000000000110000101101100010100000001000000
100000000110000101000110010011100000000000000000000000
000000100000000101000000000101101101110000110000000000
000001000010000000000000001111011001110000010000000000
000000000000000000000010110111011101000010000000000000
000000000000000101000110000000111101000010000000000000
000010100000001001000111110000000000000110000010000000
000000000000000001000010000101001000001001000000000001
000000000000001101100110000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000100001000111000010101001111011111101110100000000
000000000110100000100000000001111100111001110010000001
000000000000000000000000001011011100010111110100000100
000000000000000000000000000011100000010110100001000100

.logic_tile 2 22
000000000000001101100010100111011101000010100000000000
000000000010000011000111101101111101000001000000000000
111000000000001101000011100111000000111001110000000000
100000000000000001100010110111101000111111110000100000
010011000001010101000110110000011011000110100000000000
010001000100000000000010000011011110001001010000000000
000001000000000011000110110001101110000001000100000100
000010000000000000000011011001011011000011111010000000
000100100000000000000000001001011111000111010000000000
000101000110001001000010101001101111010101010000000000
000000000000000101100110011101011011110110100000000000
000000000000001001000011000001011100111111110000000000
000000000000011000000010100000011000010100000000000000
000000001000100001000011000001010000101000000000000100
010100000000000011100110110011101101101001010000000000
110100000000000101000011111001011111000110100000000000

.logic_tile 3 22
000001000001011000000110110001111010000000000000000000
000010100000001101000010001101111111000001000000000000
111000001100000000000011101111111010010111100000000000
100000000000001101000000000011101011011011100000000000
000000100000000000000011110000000000000000100100000000
000001000000000000000011100000001000000000000000000000
000000000001001101000010100011111010010111110000000000
000000000110001011000111100000110000010111110000000010
000000000000000000000000000001000001000110000010000000
000000000000000000000000000000101000000110000010000000
000000000000000111000000010101111101111111110000000000
000000001010000000100010001111011100111111010000000000
000010100000000001100110010101001110101000010011000000
000000000000100000000111100000111001101000010010000000
110000000000100111100110101111001000000000000000000000
110000000001000000000000000101011111101000010000000000

.logic_tile 4 22
000000000000000101000110101101000001100000010100100000
000000001001011101100111110111101001111001110001000000
111000000000000011000111100101011010111101010100100000
100010001000001101000011110101110000101000000001000000
010110100000000111000010110101000000111001110100100000
010100000000000111100111110001001010010000100001100000
000010000001010101000011100011100000101001010100100100
000001000000001111100000000001001010011001100000000000
000001000000001000000000001101011000111101010110000010
000000000000001111000000000101010000010100000000000100
000000000000001000000000001111111000101000000100000000
000000000000001101000010100001000000111110100001100000
000000000110000000000000000101101011110001010100000000
000000000000000000000000000000001101110001010000100000
000000000000000011000000000011000000001001000000000000
000000000000000000000000000000001001001001000011000100

.logic_tile 5 22
000000001111101011100111000011001110100000000000000100
000000000000001111000010000111111101000000000000000000
111000000000000101000011110101011010000010000000000000
100000000000000101000011011001011100000000000000000000
000001000000101101000111001011111010000010000000000000
000010000001000111000110110001011000000000000000000000
000000100000101000000111001011001011000010000000000000
000001000000001011000010100111011000000000000000000000
000000001010000111100110000111001011110000000100000001
000000000000000001100010011111011100110001010000000010
000010000000001001100110000111101110101001110100000010
000000000000001111000011101101011000000000010000000100
000010000100000001100110111101111101111001110000000000
000000000100000001000110001011011001001011100000000000
110000001110001001000000000001011111110011110000000000
100000000000000001100000000101101001100011010000000000

.ramt_tile 6 22
000000001000110000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000011010000000000000000000000000000
000010000100000000000000000000000000000000
000001000000010000000000000000000000000000
000000100000100000000000000000000000000000

.logic_tile 7 22
000001000000010000000000000111001000001100111000000010
000000101100000000000010010000000000110011000000010000
000000001010000111100000000000001001001100111000000000
000000000001010000100000000000001111110011000000000100
000000001010001000000000000101001000001100111000000001
000000100000001111000011000000000000110011000000000000
000000000000010000000010000000001000111100001000000010
000000000000000000000100000000001011111100000000000000
000000100000010011000000000000000000000000001000000000
000001000101110000000000000000001001000000000000000000
000000001001000000000000000101101000001100111000000100
000000000000000000000000000000100000110011000000000000
000000000000001000000000000001101000001100111000000010
000000000000100111000000000000000000110011000000000000
000010001010000000000000000000001000001100110000000000
000000001101000000000010000000001100110011000001000000

.logic_tile 8 22
000000000001010000000000000011011011100000010000000000
000010001000000011000010110001111011010000010000000100
111010100111010001000000001011000000101001010000000000
100001000000000000100000000011100000000000000000000000
010000000000100000000111000000000000000000000100100001
000000000000001111000100001001000000000010000000000010
000010101010000001100111011011111011100001010000000000
000001100010010000000111001111001110000010100000000001
000000000000000001100010011011111101000110100000000000
000000000010000000000011011011011100001111110000000000
000000000001010001000011100101011111000110100000000000
000000000000101001100111000011111000000000000000000000
000010100000000000000000001101011101010111100000000010
000000000000000111000000000011001110000111010000000000
110000000000001001000111100000000000000000000100000000
100000001000001011100011110111000000000010000000100000

.logic_tile 9 22
000011100100001000000011001111111101010111100000000000
000000000000010111000011110111001111001011100000000000
111000000000000001100000011000001001101100010100100000
100000000000000111000011111111011000011100100001000000
010010000000000111000111010000000000100000010001000000
000010101110001011100111101111001010010000100000000000
000000000001001101100010010001111100000110100010000000
000000000000101011100111010111001101001111110000000000
000001000000100001100111010001001100111000000000000000
000010000000011111100010000011101011100000000000000000
000000100000100011100111100001001101000001010000000000
000000000001010111100110110101011101100000010000000000
000000100000001000000110101101001011101001010000000000
000000000001010111000100000101101011101001100000000000
110000000001011011000111111011111001010100000000000000
100000100010101011000010001101111010000100000000000001

.logic_tile 10 22
000001000010010001000000000101101010110110110100100000
000010001010000111100011110001111100111001010001000010
111000000000000111000111001001111111111100010000000000
100000001000000000100111111111111101101100000000000000
110010100000010111100011110001101101101001000110100000
010000000000001001000111111001001101011101000000000000
000000000000101111000011101001011010111110100100100000
000000000001010101100110011101001011110110100000100000
000000000000000001000000010101111000101001110000000010
000000000110001001100011000000011110101001110010000000
000100000000100000000111000101101110000010100010000010
000100000001010000000011010001110000000000000000100000
000001101001010111100010000111011111100010110000000010
000001000000001111000100000101001110101001110000000000
010000000000000111000110100001001010111110110100000000
100000000001000001100010110101011011010110100001000010

.logic_tile 11 22
000000000100000111000000000001101000001100111000000000
000000000000000000100000000000000000110011000000010001
000000000000000111000000000011001000001100111000000000
000000000001000000100011100000100000110011000001000000
000000000100000000000000000001001000001100111000000010
000000000000010000000000000000000000110011000000000000
000010000000101000000000000000001001001100111000000000
000000000001010101000010000000001010110011000010000000
000000000110000101000000000101101000001100111000000000
000000000000000000100011110000100000110011000010000000
000011001101001000000000000000001000001100111000000000
000010000000001011000000000000001100110011000001000000
000010100000000000000000000000001001001100111001000000
000011000001010000000000000000001100110011000000000000
000000000000000000000000000001101000001100111000000000
000000001100000000000000000000100000110011000000000000

.logic_tile 12 22
000010100000000000000000000101001001001100111000000000
000000001010001001000000000000001110110011000000010100
000000001010000000000011110011101001001100111001000000
000000000000000000000011000000101101110011000000000000
000000000101101111100111100101101000001100111000000000
000010100000001111100000000000001011110011000000000100
000001000000001111000000000001001000001100111000000000
000010000000000111000000000000001110110011000000000000
000000000001010000000010000011001001001100111000000000
000000000000000000000100000000101001110011000000000000
000000000000000000000111110001001001001100111000000000
000000100000000000000011010000001001110011000000000000
000000000101001000000000000011001000001100111000000000
000000000000110111000000000000101010110011000000000000
000000000110000001000000000101101000001100111010000000
000000100000000000100000000000001101110011000000000000

.logic_tile 13 22
000010100100001000000000001011011110110100010000000000
000000000000000001000011100011111011111100000000000000
111000000000001101000000011000001111110100010100000001
100000000000000101100010101011001110111000100011000000
010010000001000111100110110011100000101001010110100000
000001000000000011100011100001001100011001101000000000
000000001110100101100000010001111100101001010000000000
000000000000011101000011100111001101100110100000000000
000010101010001000000010001011001011110100010000000000
000001000000100101000100000011101001111100000000000000
000000001110001111100110111101111100101001010000000000
000001000000000111110011001101001101100110100010000000
000000000000011111100000000101111001000101000000000000
000000000000100111000000000101001101111010110000000000
110000000000001101100000000111101000111101010100000000
100000000000000001000011111101010000010100000000100000

.logic_tile 14 22
000001100100000001100111101101111110111101010000000000
000011101100000000000100001101010000101000000000000000
111000000000110000000000010011111000100010000000000000
100001000001111101000010101111001011000100010000000000
000001000001000000000000001101101000001011100000000000
000010001110000000000010110111111111010111100000000000
000001000001011011100111000011011001111111110000100000
000000100001110011000010110001111101111101110000000000
000100000000001000000000000000011100000100000110000000
000100001110000111000010110000000000000000000010100010
000100001100000011100010101000011011101000110000000000
000100000000001001100100000101011111010100110000000000
000000000000010000000111010000001110000011000000000000
000000001010001001000111100000001100000011000000000100
010000000000100111100000011000011011101000110000000000
110000001110010000000011110101011111010100110000000000

.logic_tile 15 22
000000100000000000000000001011101011111110100100000001
000001001110011101000010110101101000110110100001000100
111001000000101111000000000001101110111110110101100001
100010100001010111000011101011111100010110100000000000
110000000001011101000000010101101100001011100000000000
010010100000101111100010100101111110101011010000000000
000001000000000111000000000111111001111110110100000101
000000100000001001000011111111101000101001010000000100
000001000001000111000010110111111010001110000010000000
000000001010100000100011000000111001001110000000000000
000000000000000101000110000111011001100011110100000001
000000000000000000000011100011111100110011110001000000
000000000000000011100111011101011001111110110100000100
000000000000000000100010001011101000010110100000000100
010000000000000000000111001001001111000111010000000000
100000000000000000000110101101001010010111100000000000

.logic_tile 16 22
000000000000000000000010010000001010000100000100000000
000000000000000000000010010000000000000000000000000001
111000000000000001000000000101111000101011110000000000
100000000000000000100010111101010000000010100000000000
010000000000000000000011101000001110100010110000000000
110000000000000001000110100101011001010001110000000000
000000000000000111000010001101100000100000010000000000
000000001110000000000100001111101101110110110000000000
000000000000000000000110100000000000000000100100000000
000000000000010001000010000000001100000000000000000000
000010000000000000000000000111101110001001100010000110
000011000001010000000000001011101001001001010000000100
000000000000000101100000001000011000001011100000000000
000000000000000000000010000101001101000111010000000000
000010100000000000000110010011000000000000000100000000
000000000000000000000010000000100000000001000000000000

.logic_tile 17 22
000000000000001000000000010011000001011111100000000000
000000000000000011000011000011101111000110000000000000
000000000000000011100011100001001101000001000000000000
000000001110000111000000000011101100010110000000000000
000000000000001000000000000111101010000000010000000000
000010100000001011000000000111101100000110100000000000
000000000000001000000000001111001101010110000000000000
000000000000000011000000000001001110000010000000000000
000010100000000101000111000111101010010111110000000000
000000000000000101000100000011100000000010100000000000
000001000000001011100000000011011101001011100000000000
000000101100000011000000000000001010001011100000000000
000000000000000101000000010001100000010110100000000000
000000000000000000000011100001101100100110010000000000
000000000000000000000010000011011000000111000000000000
000000000000001001000011101111001100000001000000000000

.logic_tile 18 22
000000000000000101000110000001011110010010100000000000
000000000000001101100010010101011000000010000000000000
111000000000000000000000000111111000010100110010000000
100000000000101001000000001001001010000000110001100100
110000100000001011100010000001011010000001010000000000
110001000000001111000100000001011100001001000000000000
000000000100100000000111111001001000000000100000000000
000000000001000000000111001011011000100000110000000000
000001000000001001100110100011000000000000000100000001
000010000000000111000100000000000000000001000000000000
000000000000001000000111000001011100001011000000000000
000000000000000001000100001011001000000010000000000000
000000000000001000000011001111001110101001000000000000
000000000000000011000111001101011000010000000000000000
000001000000000001100000000001001010000010000010000000
000010100001010000000011011111011000001011000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000011100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
111001000001000001000000000000001011001011100000000000
100010100110100000100000000111011101000111010000000000
010000000000000000000111100011011000111101010000000001
010000000110000000000100000011100000111111110000000100
000000000000000001000000001000011100101000000000100000
000010100000000000000010000111010000010100000000000000
000000000100000000000110100101100000000000000100000000
000000000000000111000100000000100000000001000001000000
000000000000000000000110110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000001000001001001000000000000
000000001010000001000000000000001010001001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000001000101
000000000000000000000000000000000000000000000001100011
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000001000000000000000000001011011100010111100000000000
000010101000000111000000001011111010101111010000000100
111000000000000111100010111001011100101001010000000000
100010100000001101100111100001000000101011110000000000
000001000000000111100111001001111011000010000000000010
000010000010000000100100000101111000000000000000000000
000010100000000101000010100000000000000000000000000000
000000000000000101100010110000000000000000000000000000
000000000000000000000110110011101110101000000000000000
000000000000000000000010101011110000000000000000000000
000000000000001000000010010001101111010001110111000001
000000000000000001000111101011101111010010100010100010
000000100000001001100000000101101110010000000000000000
000001000000000111000010100000001011010000000000000000
000000000000000000000000010000011010111110100000000100
000000000000000000000010000111010000111101010000100000

.logic_tile 2 23
000000000000010001100000000101101111001001010000000000
000000001010000001000011100111011100000100000000000000
111000000000000000000011101011101101010000000000000000
100000000000000000000000000111001111000000000000000000
000001101010001011100011111001111100000010000000000000
000001000010000001100111011011101101000000000000000000
000001000000001000000111111101111101000001000100000101
000000100000000001000010011011101011000000000011000100
000100100000101011000011111001000001000000000000000000
000001000001000111000111010111001101100000010000000000
000000000001101011100110100001011110011111100000000000
000000000000101001000011111011011011101101010000000000
000000000000000001000000011011001010111100000101000010
000000000000000000000011010011001011111100010011000010
000000000000000001000111000001001010101011110101000000
000000000000000101100010010000100000101011110000000000

.logic_tile 3 23
000001100001000000000010100000011001000010000000000000
000011000000100001000100000101001000000001000000000000
111000000000001111100110000011111110010000110000000000
100000000100001111010010101001011010000000110000000100
110000100000000011010011100101011100000110100000000000
110000101100000101100010010001111100010110100000000000
000000001010000001100000010000011101111111000000000000
000000000000000111000011100000011011111111000000000010
000011001111010000000110000111001110000010100100000000
000010000010101001000000000000100000000010100000000100
000000000000100000000111110111000001001001000010000000
000000000001011101000011100000001010001001000000000000
000000100000000111100011101011011001101001010010000000
000000000110000001000110000101111001101101010000000000
110000000000000111100111000000001011110000000000000000
110000000000001001000100000000011110110000000000000010

.logic_tile 4 23
000000000100001000000000001011101011000001010000000000
000000000000000101000011111001011101000010010000000000
111000000000101111000000010001111101010000000000000000
100010000001001101100011111101011101100001010000000000
010000000001000101100111010001100000000000000010000101
110000001010101101100010000001001010000110000000000000
000001001110001011100011011011111100001001000000000000
000010001100000111000011011111011011000101000000000000
000101000000100111000000001101011010010100000000000000
000000100001000000000000001011111001010000100000000000
000001000000100011100111011011111110001000000000000000
000010100001010001100111010101111011001110000000000000
000000000001010111000000001101001100010000100000000000
000000001000000000100000001011101110010100000000100000
000000000000000000000011100101111010101001010100000000
000000000000000000000010010101100000010101010001000100

.logic_tile 5 23
000001000110100111000010010111011001011001110101000000
000000001101001001000011110001011001111001100001100100
111000000000000000000111000011111111000100000000000000
100000000000000000000010101101011111101000010001000000
010001000000000101000111110000001111110000000000100100
110010000000000000100110100000011101110000000010000000
000000000001011111100000010111011111000100000000000000
000000000000000001100011001101001111101000010000000010
000001000000000000000111000001001100110101100000000000
000000000000001111000111011001011100111001100000000000
000000000000001000000000001011001100010110100110000010
000000000000001011000011111101101101101001110000000110
000000000001110001000010110101011110010000000000000000
000010100111011111100011011111111010010010100000000000
000001000000000101100010100101101101001100110101000001
000000100000000000000010011001001010111100110001100100

.ramb_tile 6 23
000100000001001000000000010011011010010000
000100010001011111000011110000000000000000
111000001110000111100111100111101100000010
100000100000001111100100000000010000000000
010001100000101000000000000111111010100000
010001000001011101000000000000000000000000
000000000001010001000000001101101100000000
000000000100100111100011101001010000000000
000010000110010111100111111101111010000000
000000000001000000000011000011100000000000
000000000000000000000000000111101100000000
000000000000000101000000000101110000000000
000000001110000000000010000011011010000000
000000000000000000000100000001100000010000
010001000000000111000010101111001100100000
010010000000000001000000000001110000000000

.logic_tile 7 23
000000100000000111100111000011011010101000000000000000
000001001010000111000110010000000000101000000000000000
000000100000000111100011101001011100101011110000000000
000000000000001001100111101111011000000111010000100000
000011100000001011000111111101011101111110110000000000
000011001010000111100011000101111011111101010000000100
000000001000000111000111110101101111111011110010000000
000001001100000001100110001001111011110011110000000000
000000000000110011100010001101011110000110100000000000
000000000010101111100100000001001110001111110000000010
000100000000000000000110000001001011100110110000000000
000100001110000000000011101011011111101001110001000000
000000000000000011100110100001111000100001010000000000
000001000100001111100000000011101010010000000000000000
000000000000001000000000010001011001101001000000000000
000000000000001101000011010111111000010000000000000000

.logic_tile 8 23
000000100001000001000010001101101000101001000000000000
000000000000100001000011010111111011000110000000000000
000000000000100001000000001101001110000110000000000000
000000100001001001100000000011011010000001000000000000
000000000000001111000011111101100000111001110000000000
000000000000000101000011111011001110101001010010000001
000000000000001000000111010111011000010111100000000000
000000000111000001000011001111001110000111010000000000
000000000000101001100110100101011110101000000000000000
000000000000000111000111111001111100011000000000000000
000000000000000001000111100001011010000010100000000000
000000000000000000000011011001011101010010100000000000
000000000001001111000011100001101100100000110000000000
000010100000000011100110010001001101000000110000000000
000001001010100111000011001001011110010111100000000000
000000100001010000000011001011011000000111010000000010

.logic_tile 9 23
000001101000000111100111010111001101010000100000000001
000011001100001001000111001101101110000000100000000000
111100000000010111000010011011011000110000010000000000
100000001000000000000111110101111001010000000000000000
010000000001010111000011000001001011000110100000000000
010000001100001011000111010011011011001111110000000000
000000000000001111100111001001001010010111100000000000
000001000011001011100000000001001011000111010000000000
000010100000001001000110011101001100010100000010000000
000001100000001111000011110101011011001000000000000000
000000000111000111000011111011101010010111100000000000
000000000111001001000010110011101011001011100000000000
000010000000000000000000001000011100010100000010000001
000001100000000000000010110011010000101000000010000001
110000001011000001100000001000000000000000000100000000
100000000100000000000000001001000000000010001000000001

.logic_tile 10 23
000000000001011101100011100000000000000000100100000000
000000000000000011000000000000001110000000000000100011
111000000111010000000000010101011000110100110010000000
100000100000101101000011100000111000110100110001000000
010010100000010101000111110101001100110001010100000010
000000001110010000000011010000111010110001010001000010
000000001000000000000110110111100001101001010000000000
000000000000000001000010101001001011011001100000000000
000100100001010011100110000011011101010111100000000000
000111001010100000100000000001001001000111010001000000
000001000000000001100010100101100001010000100000000010
000010000000100000000100000000101101010000100000000000
000001000000000001100000000000011010000100000100000000
000000000100010000000000000000000000000000000001100000
110001000000000001000000000001100000000000000110000000
100010100000000000100000000000000000000001000001000010

.logic_tile 11 23
000000000000000000000111100001001000001100111000000000
000010000000000000000100000000100000110011000000010000
000000000000100000000000000000001001001100111000000000
000000000001010000000000000000001110110011000000000000
000010000000000000000000000101001000001100111000000000
000001000000011111000000000000000000110011000000000000
000000000001011000000011100011001000001100111000000000
000000000110100001000111110000100000110011000000000000
000000100110000000000000010111101000001100111000000000
000001000001010000000011000000100000110011000000000000
000000000100001000000010000000001000001100111000000000
000000000000000101000100000000001110110011000000000000
000000100000010000000000000011101000001100110000000000
000001000110000111000000000000100000110011000000000000
000000000000000000000000001011111011111000110000000000
000000001100001101000010001101011010100000110000000000

.logic_tile 12 23
000010000000010000000111100111101001001100111000000000
000100000000000000000100000000101000110011000000010000
111000000000100000000011100101001001001100111000000000
100000101001001111000000000000101010110011000000000000
110000000100000000000011100101101001001100111000000000
110000001100100000000000000000001010110011000000000000
000000000000100111100000000011101001001100111000000000
000000000000011111000011100000101010110011000000000000
000010100000010111100000000101101001001100111000000000
000100001110000000000011110000101000110011000000000000
000000001100000000000111000001101000001100111000000000
000000000000000000000110000000001100110011000000000000
000000000000000000000111100011101001001100110000000000
000000101100010000000100000000101000110011000000000000
010000000000100000000010100111101101101101010100000010
100000000000000000000011111001111001001100000000000100

.logic_tile 13 23
000010000000010000000111101000011100101100010000000000
000001001100000000000100000011001011011100100010000001
111000000000000101000000010111001010101001010000000000
100000000001000000100011111011010000101010100010000001
010000000000000111000011111011011100011000000000000000
110000001010000000100011101011111110100111110000000000
000011001000010000000000010000001110000100000100000100
000001001111110000000010010000000000000000000001000000
000010000001011000000110000101011010111101000000000000
000000001100000101000000000000111100111101000000000000
000000000000001001100111010011100000000000000100100000
000000000001010001000111000000000000000001000000100000
000000000000000101000010101001000000011111100100000000
000000000000000000000000000111101010000110000000000011
000000000000010111000000001001101111010000010000000000
000000000000100000000000000001111101011111010000000000

.logic_tile 14 23
000000000000000000000000000101001111000010000000000000
000000000000000000000011000000111001000010000000000000
111001000001010001100011100001011000101001010000000000
100010101111100000000110111111111011101000010000000000
110000000000000001100000001011111000111101010010000000
110000000000000000000010111101001010111000100000000010
000000000110000111100011110111100001111001110101000000
000000001010000000100011110000101101111001110000000010
000000000001001000000110001011011101111001010000100000
000100000000100111000010101111111011111001100000000000
000000000000000101100110100101000001111001110110000010
000000000000010000000000000000001100111001110000000000
000000000001010000000011100000011011000111010100000000
000000001010100000000010100011011010001011100000000010
000000000010000000000110001001101100101001010000000000
000000001100000000000000001001111011010100100000000000

.logic_tile 15 23
000000000011010011000110000101101001100011010100100000
000000001110100000000110010000011010100011010000100000
111000000000000001100000000001011010101010100100000001
100000000000000000100000001101100000010110100000000000
010000000000001111000111110101011110101001010000000000
110000000100000111100011110101000000101000000000000000
000010000000001001000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000010000000000001000011001101110000100000000
000000000000000000000000000101001100011101000001000000
000001000000000000000000000101100000000110000000000000
000010100000000001000000000000001001000110000000000000
000000000001010000000000000001011010010100000000000000
000000000000110000000000000000000000010100000000000000
000000000100000000000000000101101000000010100000000000
000000001100010001000000000000010000000010100000000000

.logic_tile 16 23
000000000000001101000010110111011001111000100000000010
000000000000001001000010010000111000111000100001000000
111010100000001001100110001001011101011100000000000000
100001100000001001100110110011011000000100000001000000
000010100000001111000000000001001010101010100000000000
000001000000100111000010100101100000101001010000000000
000010000000000000000000000000011110010111100100000000
000001000000000101000011100011011011101011010000000110
000000000000000001000000000001101110110001010000000000
000000000000100000100000000000011000110001010001000000
000001000000110111000010101001111110010110100100000000
000010001100110000100110001101110000010111110000000111
000010000000000001000000001001011100100010110110000000
000001100000000000100010000111011110010010100000000110
000000000000000011100010101001011101101011000010000011
000000000000000000100100001001111010111111000011000100

.logic_tile 17 23
000001000000001001000000011011001110001000000000000000
000000000000001001000010010101001010001001010000000000
111000000010000000000111001001001000010000100010000010
100000001110000000000110101101011101100010110001000101
010000000000000001000010000000000000000000100100000000
110000000100001111000111100000001010000000000000000000
000000001000000101100000011111101100010000100000000000
000000100000000000000011011011101100010000010000000000
000000000000001101100010001111001010101000010000000000
000000000000010101000000001011101100000100000000000000
000000000000010000000111000111101101000110100000000000
000000000000010000000110000011001001001000000000000000
000000000000001001000000000001001100000010100000000000
000000001010000101100010000111001100000001100000000000
000000000110010001000110111001100000101001010000000000
000000000000100000000110001111101011011001100010000100

.logic_tile 18 23
000000000000001000000111000111011001101001010010100010
000000000000000001000010010101101011111111010011000100
000000000110100011100000001111111110000010100000100001
000000000001000000000010101101010000000000000010000011
000000000000000111000000000011111010000010100000000001
000000001100000111000000000000100000000010100000000100
000000100001111111100010011001111101000010000000000000
000001000000010101100011010101101101000000000000000000
000000000000000001100000001101111100010000000000000000
000000000000000000000000000101101000010110000000000000
000010100100001101100110000001001000000010100000000000
000001000000000001100000000011011001001001000000000000
000000000000000101100000001000000001000110000000000000
000000000000000000100010001001001100001001000000000100
000001000001000001000010000001001111001000000000000000
000010000000000000100000000101001011001110000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000001000000011101111111000010110000000000000
000000000000000001000000001001001100100000000000000000
000001000000001111000010110011011101000001010000000000
000000100010000001000111101111001010000110000000000000
000010100000000101000010110111011110000010100000000000
000001000000000000000110000011111111010000100000000000
000000000000101000000000000001001010111101010000000000
000000000001011111000010110111000000101000000001000001
000000000000000001100000001001011100000001000000000000
000000001010001111000000001001101100010010100000000000
000001000000001011100000001101011000000001000000100010
000000100000001101100000001101101011010111100001000100
000000000000000000000110100001011100010011100000000000
000000000000000001000111110000101100010011100000000000
000000000000001000000000000001001011010100110010100001
000000000000000111000011100011011001000000110001000110

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001110000000000000000111000000000000000100000000
100000000000000000000000000000100000000001000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000001000000000000000000000000000000000000100001
100000000010100000000000000000000000000000000000100010

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000001100001000101100000000001000000000000001000000000
000011101000100000100000000000000000000000000000001000
111000000000000000000000000111001011001100111100000000
100000000000000000000000000000001101110011000010000000
000000000000000101100110000011101000001100111100000000
000000000110000000100000000000101101110011000000000000
000000000000000001100110000101001001001100111100000000
000000000000000000000000000000101101110011000000000000
000001000000010000000000010111101000001100111100000000
000000100110000000000010000000001111110011000000000000
000000000000000000000010000101101001001100111100000000
000000000000000000000000000000001101110011000000000000
000000100000000001100010000111101000001100111100000000
000000000110000000000000000000101111110011000000000000
110000000000001000000000010101101001001100111100000000
000000000000000001000010000000101101110011000000000000

.logic_tile 2 24
000010100001001101000110010000011000101000000000000000
000000000000000001000110111011000000010100000000000000
111000000000000111000111100011111000000111110000000000
100000000000000000100011111011111110011111110000000000
110010001100000111000110110000011100010100000000000000
110000000000100000000010100011010000101000000000000000
000000000000000000000011110000000001111001110000000000
000000000000000001000011101001001100110110110000000000
000011001110000000000110100000011010000100000110000000
000000000000001001000010000000010000000000001000100100
000000000000001101100010000101011101010000000000000000
000000000000000101000110000000001010010000000000000000
000010100000011000000110010001101010000010000000000000
000000000010010101000010001001111011000000000000000001
110000000000000101100000000001011010000000010000000000
110000000000000000000000000001011111000000000000000000

.logic_tile 3 24
000000000000010001000010101000000001000110000000000000
000000001010000000000000000111001100001001000000000000
111000000000001000000110000001111110000100000000000000
100000000000000101000000000000011000000100000000000000
010001000001000001100110100111101000111101010000000000
110000100000000000000100000000110000111101010000000000
000000000000000000000000001000000001010000100000000000
000000000000000101000000001011001010100000010000100000
000000000000000000000110000011101110000001010000000000
000000000110000001000100000000000000000001010000100000
000000000000001001000111100111001011010000000000000000
000000000000000101000011110000101001010000000000000000
000010001101001000000110000011000000010110100110000100
000000000000001011000000000000100000010110100001000000
110000000000000011100111000011101100010100000000000000
100000000000000000000110100000100000010100000000000001

.logic_tile 4 24
000100000000000000000110001011001011000001110000000000
000100000000001111000010101011111001000000100000000000
111000000000100000000000010000011100000100000100000000
100001000000011111000011110000000000000000000000000000
000001100011000111100111100101101100001001000000100000
000010000000000111100010100011011001000101000000000000
000000000000001000000111100001011011101000010000000000
000000000000000111000100000101011100001000100000000000
000101000000001001100111000000011110000000110000000000
000100101000000111000000000000001011000000110010000000
000010100000001111100000000000000001010000100011000110
000000000000000001000011100011001111100000010001100001
000000000001000111000111100001000000111111110001000000
000001000000100000000000001111100000101001010000000000
010000000000001000000000010101001110000100000000000000
010000000000001001000010101101001101101000010000000100

.logic_tile 5 24
000000000000100001000110000001011110001101000000000000
000001001001001001000100000001001101001000000000100000
111000001100000111100011100000000000000000000100000000
100000000000001101100011111101000000000010000000000000
000000000000100001100000010001101100101000000000000000
000010100001011001000011100000110000101000000010000000
000000000001001000000000000111101011010000100000100000
000010100000001001000010010101101011101000000000000010
000000000000001000000011010111001000000100000010000000
000000000000000011000010010011111000010100100000000000
000000000000010101000000001001001101000000010000000000
000000000000100000100000000101011111000010110000000001
000000000000001111100000010011111001010100100100000111
000001001010000101100010010111001001110100110001100110
000000000000001000000011100001011000001000000010000000
000000001010000101000011100111001111001110000000000000

.ramt_tile 6 24
000011101111000000000111110111101000000000
000010000001100001000010010000010000000000
111000000000001000000000000001001010100000
100000000100001011000000000000100000000000
110000100000010011100110000011101000100000
110011100000000111100100000000110000000000
000000000000000000000000000111001010000000
000000000001011001000000000101000000000000
000010101000000111000000001011101000000000
000000000000000000100000001111010000000000
000000000000100111100010000001001010000100
000000000000010000100000000011000000000000
000000101011000101100010001111001000000000
000001000000010000000110100111110000100000
010000000000000001000010001101001010000000
010000000000000101000000000101100000000000

.logic_tile 7 24
000000000001001101100111011000000000000000000110000000
000000000000000011100011011101000000000010000000000000
111010000000000011100000010001001100111110110000000000
100000000000000111100011101011001001111101010001000001
000000000001001000000111101011111000000110000000000000
000000100110000011000010100011001110000001000000000000
000000001110000111000111000000000000000000000100000000
000000000000001111100110111101000000000010000000000001
000000000100000011100110101001000000101001010000000000
000010100000000001100000000101001111100110010000100000
000000000000100111100000010001101011110000010000000000
000000000001011111000011010011111111010000000000000000
000010101000000101100111101101101111110000100000000000
000000000000000000100011110001111101010000100000000001
000000000000000001100000000001011111111111010000000000
000000000000010000000010010101101010111111000000100000

.logic_tile 8 24
000010000000000000000011111011011001010010100000000000
000000000000000101000010010001001100110111110000000000
111000000111000101000000000111000000000000000100100000
100010100100101111010010010000000000000001001000000000
010010000000001101000111011101011100100000000000000000
110000001000000011100110101101101100010110100000000000
000000000000000111000111100101101010010111100000000000
000000000000000001000100001001001101001011100000000000
000001000000000011100111000011101111000110100000000000
000010001010001101100000001111001100001111110000000010
000000001010000001000110001001111100010111100000000000
000000000000000001000000000011101010000111010000000000
000011000000001111000010000011111111001001000000000000
000010000100001111100100000001111011101001000010000000
110001000000100000000011010001011111001001010000000000
100000100000010000000111010000111010001001010000000000

.logic_tile 9 24
000000000000000111000111000111001011101001000000000000
000000000000001101000000000101111101100000000000000000
111001000000011000000010111101011010100000000000000000
100000100000100111000011001111101010101001010000000010
110000000000001111100110001011011111001001010000000001
110000000000100101000011101111111001000001010000000000
000000000000000101100110000011101100010111100000000000
000000000000000000000000001001001110000111010000000000
000001000000000111100110101011011100000010000000000000
000010001010000001100010111101011101000000000000000000
000001000110001001100010111111100000101001010100000000
000010000001001011000111100011000000000000000000100000
000000000001010000000010000001011111010111100010000000
000000000001010111000011100001001000001011100000000000
110001000000000011100011100101100001100000010100000001
100010100001010001100111110000101001100000010000000000

.logic_tile 10 24
000000000000011111100111101111011010110100010100100001
000000100000100101000011111111101001010100100000000000
111000000000000111100111100101101000010111100000000000
100000000000000000000111111101011001000111010000000000
010000000010000001000111100101111000111110100101000000
110000000000000000000110010011101010111001010000000010
000000100010001111000010000111111010000001010000000000
000000000000000111100010000011010000101001010000000000
000010100010000001000011110011000000110000110010000000
000001000010000111100010101011101000110110110000000000
000001000000010111000000001001011000101101010100000000
000010101000100000100011010011111111001100000000100000
000001100000000001100000000001011001111110100100000000
000001000000000000000011010111001101101101010001100000
010001000000000011000011101001101101101011110100000011
100000101100000000000100001001101011100011110000100000

.logic_tile 11 24
000100001000000101000000000001101101111100010000000000
000101001010000101000000000011101100011100000000000000
111001000000001111100111111011111001101001000000000000
100010101110000101000010011101011001110110100000000001
010000000000001001100000000101101101111000100100000000
000000001000001001100000000000011000111000100001000010
000000000000101000000010101101011100111000110000000000
000001000000010001000010101001001000100000110000000000
000010000001000001000110000001101111101100010000000000
000000000000000001000000000000001100101100010000000000
000000000000000000010110010101111101101100010110000000
000000000000001001000011100000111101101100010000000000
000000000000001000000000000101011001101001010000000100
000001000110001011000000000001011100100110100000000000
110010100001110000000000000011100001100000010000000000
100001000000000000000000000111001000110110110000000000

.logic_tile 12 24
000001000000000000000110001000011101110100010100000000
000010000110101111000010100111011101111000100001000010
111000000000001101100000000011011100111101010100000100
100000001110001111000000001001100000010100000001000000
010000000000000111000010100000011110101000110000000000
000001000000000000100000000011001000010100110000000000
000001001100001101000111000001011001101001010000000000
000010100001001111000100001111101110100110100000000000
000010100000000000000000010001100001101001010000000000
000001001010001111000010000101001011011001100000000100
001000001010000001100011111001001100101000000000000000
000000001111001111100110000111000000111101010000000000
000001000001010000000110010101111110111000110000000000
000010000110000000000110011101001111010000110000000000
110000001100101001100000001001111011101001000000000000
100000000001001011000000000011001110110110100000000000

.logic_tile 13 24
000000000000100000000111100111101100110110000110000000
000000000000000000000100000000001100110110000000000010
111000000110000101100000000011001010000111010100100000
100000100000000000100000000000001110000111010000000000
010011100000010111100011100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000001001000100000000000000011000000011111100110000001
000000101101000001000000001011001001001001000000000000
000000101010001111000111100111111010111101010100000000
000001000000001011000000000000100000111101010001100000
000100000000000000000010000000001110000100000110100000
000101000001000000000000000000010000000000000000000001
000000000001000000000110100000000000000000000110000000
000000000000100111000000000011000000000010000000100000
000001001010001000000000001000001101010111000100000000
000000000000100111000010110001001101101011000010000000

.logic_tile 14 24
000000000000000000000111111011001101100000000000000000
000000000000001001000111111001011111110000000000000000
111000001000101101000010001011001011111111010000000000
100000000001010001100110111001011011111101010000000000
010000000000000000000010110011101101111000000000000000
010000000000000000000110000111011001010100000000000000
000010100000000000000111111001100000111111110001000000
000001000000000000000011110001000000101001010000000000
000010100000011101000010111111001010110000010000000000
000001000100000001000011000111011101110000000000000000
000011000000000011100000000101101111101111010110000001
000011000000000000100000001001111111011111000000000000
000000000001000101000111001000011110000001000000000000
000000000110101101000000000111001000000010000000000000
010000000000001111000010001111100000000000000000000000
100000001101000101000111100111000000101001010000000000

.logic_tile 15 24
000000000001010000000000010011001010000000010100000000
000000001100101101000011101101001001000000000001000100
111001000000000011100110101000011110101000000000000000
100010001110000000100010101101010000010100000000000000
110000100000001000000110010001111100010100000010000001
110001000000001001000011110000010000010100000000000000
000000000001010000000110000000011100010100000000000000
000000101100100000000110101111010000101000000000000000
000010100000000001100110100000000001001001000000000100
000100000000000000000000000111001011000110000000000101
000010100100000000000010100111111000100000000000000000
000001000100000011000010011011111011000000000001000000
000010000000000101100011110011001010100000000000000000
000000001110000000000111000000001001100000000000000000
000001000000100000000010101001011101000000000000000000
000000100000010000000110001111001001000100000000000000

.logic_tile 16 24
000011100000000001100110010001000001000110000000000000
000010000000001101100111000011001010001111000000000000
111000000010000000000110110101011000101111010011000010
100000000000001001000010011001111100101110000000000001
000000000000000101000010000101011000101011110110100000
000000000000000101100010100001110000010110100000000110
000010101011000101000010101000011100100000000000000000
000001000000101111100010110101001010010000000000000000
000000000000000001000111000111101110000000110000000000
000000000000000111000100000111111001010110110000000100
000001000000100001110111000011011010011110100000000000
000010000000010001000100000001011101101110000000000000
000110100000000101000011010011111101011111000000000000
000100000000000000000011010101101000111111000000000000
000010100000010000000000001111000001010110100100000000
000001000110100000000011101101101001101111010010100000

.logic_tile 17 24
000000000000001001100110011000001110100011010000000000
000000000000001001100111010011001000010011100000000110
000001000000000000000111000000011101100000000000000000
000000101110000000000100001001001111010000000001000000
000000000100000001100011100011011100010010100010000000
000001000110000101100110100101101000000001000000000000
000000001010010101000010101001011110010000110010000000
000000000000101111000000000101011000000000010000000000
000000000000000001000010000001011001000110000010000000
000000000010000000100000000001011110000010100000000000
000001000000001001000000000101111101000000000000000000
000000100000001001100000001001101111010000000001000000
000000000001011000000000000001001100001001000010000000
000000000000000011000000000001001001000001010000000000
000000001110000011100010000101011010111110110000000001
000000000000010000100010101101101010101000010010100001

.logic_tile 18 24
000010100000101000000000001001111011111010100010000001
000000000000000111000011100011111010110110100011000100
111010001110000101100110000101101111010100000000000000
100001000000000000100000000101101000010000100000000000
010000000000010101000011111101001011101000000000000000
110001001010000101000011001101011110010000100000000000
000001000000000101000111110001011010111000000000000000
000000100000000000000011100101111110100000000000000000
000000000000010000000110110101001100000001010000000000
000000000000010000000110110101011000000110000000000000
000000000000001000000111000101001101000001010000000001
000010100000000001000100000101011101001001000000000000
000000001100000011100000001011001010000000100000000000
000001000000000001100000001101101000101000010000000000
000010100100100011100000000000000000000000000100000000
000000000101000000100000001011000000000010000000000000

.ramt_tile 19 24
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000001011011000000100000000000000
000000000000001001000011100011001101011100000000000000
111000000000000111100000010000011111101000110000000001
100001000000000000000011001101011011010100110000000000
010000000010001000000000000111111000000100000000000000
010000000000001111000010100111001000101100000000000000
000000001000100011100000000111011110000010100010000000
000000000001000000000010100000110000000010100001100000
000000000000000001000110100000011110010111000000000000
000000000000000000000111110111001000101011000000000000
000000000000001000000000000011111011001110000000000000
000000000000001011000000000101001000001000000000000000
000000000000000001000010100000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000001000000010000000000000000000000100000000
000000000000001011000000001011000000000010000000000000

.logic_tile 21 24
000000000000000001000010100000000000000000000100000000
000000000000000000000100000111000000000010000000000000
111000000000100000000000000101001100101000000000000000
100000000001000000000010010111000000111110100000000000
000000000001000101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000111100000000000000100000000
000000000000100000000000000000100000000001000000000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000011010000000000000000011000101000000010000000
000000000000010000000000001001010000010100000000000000
000000000000000001100110000001000000001001000000100000
000000000000001111000000000000001111001001000001100000
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100100100000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000001000011000000000001001000110011001100000000
000000000000000000000010010000001001001100110000010100
111000000000000000000000000111101000110011001100000000
100000000000000000000000000000101110001100110000000001
000000000000100000000000000101101001110011001100000000
000000000001010000000000000000101111001100110000000100
000000000000000000000110000111101001110011001100000000
000000000000000000000011110000101110001100110000000100
000001000000000000000000000001001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100000000111101001001100111100000000
000000000000000001000000000000101100110011000000000000
000000100000001000000000000111101001001100111100000000
000000000000000011000000000000101111110011000000000000
110000000000001000000010010101101000001100111100000000
000000000000000011000010000000101000110011000000000000

.logic_tile 2 25
000000000001001101000110001001001010101000000000000000
000000000000000001000100001111100000000000000000000000
111000000000001101000110111111001011110110110100000001
100000000000000101000010001111001110111101110000000000
000001000010001001100000011000001010011110100110000100
000000100000100011000010001011011110101101010001100010
000000000000000101100010111111011100111101010100000100
000000000000000000000010100001101000111111100011100110
000000100000100000000000000101001000100000000000000000
000000000011000000000000000000011111100000000000000000
000000100000001000000110001001111011000010000000000100
000001000000000001000010101101001001000000000000000000
000100000000000101100110001111000000001100110100000000
000100001000100000000010001001100000110011000000000000
000000000000000000000110010001011011111101110100000000
000000000000001111000010100001011101111101010001000010

.logic_tile 3 25
000000001000101101000110101000000000000000000100000100
000000000110010001100010100101000000000010001001000010
111000000000001111000010100001100000100000010000000000
100000000000000001110100000000001111100000010000000000
010000000000001000000010101001111111010000100000000000
010000000100000111000000001101101111100000110000000000
000000000000000111100110110001001011000000000000000000
000000000000000000000011001001011101000000100001000000
000000000000001000000110100001011101010100100000000000
000000000000010011000011101101101011101100000000000000
000000000000001001100010100001011110011100100000000000
000000000000001111000100000001001001001100000000000000
000010100000000111000110010001101100010111100000000000
000001000000000000000010001111011101000111010000000000
110000000000001111000010101111001100000001000000000000
010000000000001001100100001101001010000000000000000100

.logic_tile 4 25
000000100000000000000000001011001010000000000110000000
000000000000001111000000000111011000000000010000000000
111000000000000000000111100111001010000001010100100100
100000000000000000000000000000000000000001010001100000
110010000000001001000000011111011011111111100000000000
110000001010000101100011100011011101111101010000000000
000000001101010001100111111011111010000000000000000000
000000000000100000000010000011011101001000000000100000
000000000000000111000110000111000000001001000100000000
000000000110000000000100000000101010001001000000100100
000000000000000011100000001000000001000110000010000000
000000001100001111100011111001001111001001000000100010
000000000000001011100011100101001101000000100000000000
000001000000001111100010000000011101000000100000000000
000000000000000001000000000011111010111111110000000100
000000000000000000000011111011000000111110100000000000

.logic_tile 5 25
000000000010001000000110000011000000000000000100000001
000000000000001111000000000000100000000001000010000000
111000000000000000000000000011011101001101000000000100
100000000000000000000000001001111100000100000000000001
000000000000000000000000000011101010010000000000100000
000000000000001101000000001111001101010110000010000000
000010001100001001000000000000000001000000100100000000
000000000000000111100000000000001010000000000000100000
000000000000000000000011110000000000000000100100000000
000000000111000101000111010000001000000000000000000000
000000000000000001000000001011011111010100000000000011
000000000000000000000010100011111111100000010010000000
000000000000000000000110101000000000000000000100000000
000001000010000000000000000101000000000010000000100000
000000000000001000000010111011001101010100000010000000
000000000010000001000010000011101110100000010011000001

.ramb_tile 6 25
000000000001000000000111110001001100000000
000010011000100000000111100000110000000000
111001001000000001000000000111101110000000
100010000000000000100000000000110000000000
010000000001000000000000000001101100000000
010000000010100000000000000000010000000000
000000000000100111000110001011101110000000
000000000000010000100100000011110000000000
000011100001001011100011100011001100000000
000010100001000111100000000011010000000000
000000000001000011100000011101101110000000
000000000000001111100011111111110000000000
000000000000000001000011101111101100000000
000000001010000000100010000011010000000000
010000000000000000000010100111001110000000
110010100000001001000011111111010000000000

.logic_tile 7 25
000011101000000101000010100000011110000100000100000000
000001000100000111100000000000010000000000001000000000
111000000000010101100000010111011100000000010010000001
100000000000000000000010100011001001000001110000000100
010000000000010000000111001011101100111110110000000000
110000000000000101000100001011011000111101010001000000
000001000000000111000000010011101100000100000000000000
000000000100000000100011000101011100010100100000100010
000100000000000011100110101011111111111110110000000000
000100000000101111000010110111001010111001110001000000
000000000000000011100000010011011101000001110000000000
000000000000000001100010100011001000000000010000000110
000000100000000101000111001111011010000010000000000000
000001001000001001100100001111011111000011000000000000
110000000000101101110110010011111000000100000000000100
100000001011011101000011100001011100010100100010000000

.logic_tile 8 25
000000000001001101000010110101000000010000100000000000
000000000000000011000110000000001001010000100000000000
111000000000000101100011100000000001010000100000000000
100010100000000000100100000001001101100000010000000000
110000000000011000000010000101000000100000010100000001
010000001010000101000100000000001001100000010000000000
000010000110000000000111001101011010100000010000000000
000000000000000001000100001001111101100000100000000000
000000000000001001100111010001001100000000100000000000
000000000000000001000110110011101111000000000000000001
000011001010000000000110001001001101010111100000000000
000010000001000000000011100101001111000111010000000000
000000000000000000000010001101111000010111100000000000
000000001000000000000100001011001000000111010000000000
110001101010000000000000001000000000100000010100000000
100011000001000000000010001011001000010000100010000000

.logic_tile 9 25
000000000100001111000010010000000001010000100000000000
000001000010000001100111110011001010100000010000000000
111000000000000001000000001001001011000000000000000001
100000000000001101100010111011001011000010000000000000
110000000111001101000011111101011000101011110110000110
110000000000101111100111101101101011100011110000000000
000000000000100101000011100001011110100000000000000000
000000001000010101000111111001111110111000000000000000
000001000000000000000010001011011110000010000000000000
000000000000001111000111100101101101000000000000000000
000101000000001001000011000111111000000010000010000000
000110101010000001000011110101011000000000000000000000
000010000000101111100111001111011011100000000000000000
000000000010011011100111110001101100000000000000100000
010000000000010111000111000011101111110110100100000000
100000101000000001000000000000101100110110100001100000

.logic_tile 10 25
000010100000000000000110100011100001111001110000000001
000000100000001101000000001101001111101001010000000010
111000000110000000000010010000001100000100000100100000
100000000000000000000110000000000000000000000001000000
010000000000000111100010000000000000000000100100100000
000000000000000001100100000000001000000000000000000000
000000000111010000000010001000000000000000000100000000
000000000001000000000000001001000000000010000000100000
000000000000001101100000001101001110100000010000000000
000000001101000001000000001011001010010000010001000000
000000000000000001100000000011111010101000000000000000
000000000000000000000010000101111110100100000000000000
000001000000111000000000000011001000111100000000000000
000010000001011011000000001101010000111101010000000010
110011001000000000000010000001100000000000000101000010
100010000000000000000000000000100000000001000000100000

.logic_tile 11 25
000000000001010001100000000101100001101001010100000100
000000000000000101000000000011001111100110010000000001
111000000000001111000110010001001011101000110101000000
100000000000001111000111110000011011101000110000000000
010010000111010001000110001001001010101001010000000000
000001000000000000000010001101010000010101010000000010
000000000000001000000010011001111000101000000000000000
000000000000000001000010100001100000111110100000000000
000000100010000000000000000111011101111100010000000000
000001000000001101000010110101011001011100000000000000
000001000000110000000011001011000001100000010100000100
000010100101010000000000001111101001111001110000000010
000000000001010000000000001001100001100000010000000000
000010100000000111000000001001001000111001110000000000
110000001101000000000110010001111001111000100000000000
100000000000100000000010000000101000111000100000000000

.logic_tile 12 25
000000000000000000000010101011101100111101110100100001
000000000000000000000111101101011010111100110000100000
111000001111010000000000000011101101101000010000000000
100000000001110000000000000000111101101000010000000000
110000000000000111100010010011101110111000000000000000
110001000000010000000010000000111101111000000000000000
000011000110101000000010101111100000110110110100000000
000011100001011011000100000011101001010110100000000010
000000000000000001100010100011101100111101110100000000
000000000000000000000111110111001010111100110001100000
000001000100101011100010000101011101111001010100000000
000000100001000101100110001101001100111111110000000100
000000000000000101100010001000000000100000010000000000
000010000100000000000110000111001001010000100000000000
010000000000000001000110001101001011000011100000000000
100000000001000000000000001011101010000011000000000000

.logic_tile 13 25
000010000000100101100000000011100000000000000000000000
000000000000011111100000000001000000010110100000000000
111001000000100111000000000000000001000000100100000000
100000100001000000100000000000001100000000000000000010
110010000001001101000000000000011101110110000100000000
010000000100100111100000001111001010111001000001000010
000001000000000111000000010111011010000010100000000000
000000100000000000000010100000000000000010100000000000
000010100000000000000010101000011010111101010100000000
000000000000000000000011010111010000111110100000100000
000000001100110101000000001101100000010110100000000000
000000000001110000000000000001000000000000000000000000
000000100001010001000011100011001010000011010000000100
000001000110000000000100000000101010000011010000000000
001001001000010001100000001000000000111001110100000000
000010100000100000000000001101001000110110110010000000

.logic_tile 14 25
000010000001000001000111110111001001000000100000000000
000001000100000000100111110000111001000000100000000000
000000000000100101000111010011001010000000100000000000
000000000001000000100110010000111100000000100000000000
000000001010000000000010110101000001010110100000000000
000000000100000000000110111011101010100000010000000000
000000000000100001100000000111000001100000010000000000
000000000000010000100000000001101101000000000000000000
000000100001010101000010101000000000000110000000000000
000001000000000000100010101111001001001001000010000000
000001000000010101100010101011101100010010100000000000
000010001100100000000011100011111101000000000000000000
000000000000000011100010101111111000000001010000000100
000000000000000000000110000111100000000000000000000000
000000001000010101000011100111000001000110000000000000
000000000000100000000110100001001001000000000000000000

.logic_tile 15 25
000000000001000000000111100111100000010000100000000000
000001001110001101000110011011101111000000000000000000
111000000000000101000000000101000001010000100000000000
100000000000001101000000000000101011010000100000000000
010000000000000000000010101101100000000000000000000010
010000000001010001000110110101100000101001010000000000
000001000000001101000111000000001110000001010000000000
000010100110000001100110111001000000000010100000000101
000000000000000000000000010111001011010110110000000000
000000000000000000000010101101111011100010110000000000
000000000000000000000000000000011010000010100000000000
000000000000000000000000000101010000000001010000000000
000000000000000111000110001001111110000000000000000000
000000001110100000100010000001001000000010000000000000
000000000000000000000000001000000001101111010100100100
000000000000000101000010110111001010011111100001000000

.logic_tile 16 25
000001000110000111000110011101001100101001010000000000
000000000000000101000010000101111110000100000000000000
000000001100011000000000000011011000111000110000000000
000000000000001011000000000011101011111001110000000000
000000000000010000000110100011111110000000000000000000
000000000000100000000010111111010000010100000000000000
000000000001010001000011100001001010101000000000000100
000000000110100000000100000000110000101000000000100000
000000000000000101000010000111001011011111110000000000
000010000000000000100110000001011111010110100000000010
000001001001010101000000000111101110100001010000000000
000010100100110000100000000001101001010000100000000000
000000001001010101000010101101001101011111100000000000
000000000000001111100100001101101010011111000000000000
000000100000000000000010101000001111000000100000000000
000001000000000000000110110011011111000000010000000001

.logic_tile 17 25
000000000000001101000000010011000001100000010000000000
000000001000011001100010100001001011000000000000100001
111000001000001111100010110101001000101101010000000000
100010001100000011000111001111011100000100000000000000
110000000000110111000111111000011010100011010000000000
110000000000010001100110000011011100010011100000000000
000010100000000000000010101011000001110110110000000000
000000000001010001000010111001001010100000010000000000
000000000000000001100010000011001011111111010000000000
000000000000000001100100000111111111000110000000000000
000001001000000000000000010000011000000100000100000000
000000000000010001000011010000000000000000000001000000
000000001010010001100011101001000000100110010000000000
000000000000000000100110111001001100010110100000000000
000000001010000000000010000101011101000001000000000001
000000000101000000000000000101111000000000000000000000

.logic_tile 18 25
000000000000001000000010110101100000110110110000000000
000000000000001011000011100001001011010000100000000000
111001000000001000000000001000000000000000000100000001
100000100001001111000010101101000000000010000000000000
010000101000000101000111100000000000000000000000000000
010000000000000000000110100000000000000000000000000000
000001000000000000000000000101000000010110100010000000
000010000110001101000010001101000000000000000000000000
000010100000100000000000000111000001110110110000000000
000000000001000000000010000001101000010000100000000000
000010000000010000000000000001100000000110000000000100
000001100000000000000000000000101001000110000000000000
000010100000000000000000000101001001000010000000000000
000000000000000000000010000101111001000000000000000000
000000000110110000000000000000001100000100000100000000
000010001100000000000000000000010000000000000000000010

.ramb_tile 19 25
000000001010100000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000

.logic_tile 20 25
000000000000000011100010100001111010000011010000000000
000000000000000101000110000111011101000001000000000000
111010000000101011100000000001011110101000000010000001
100000001000001011000000000001101110101100000011100010
110000000000001101000010100101011100010100000010000000
110010000000000001000010101101001000101110000001100001
000000100000000101000111110000001010000011000001000000
000000000000000101000011110000001001000011000000000000
000000000000000000000000011000000000000000000100000000
000000000010000000000011010001000000000010000000000000
000010000010000001100010000101100000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000001011100010001011111010111101010000000000
000000000000001111000000000101100000010100000001000000
000000000001011101000000001101101010000101010010000100
000000000000010001000000000111011011000110100000000100

.logic_tile 21 25
000000000000000000000000000000000000100000010000000000
000000000000001101000010010101001101010000100000100000
111000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000010000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000100000001000000000001000011111001000000000000000
000000000000100001000010110111001111000100000000000100
000000000000000000000111010101111011010000100100000010
000000000000000000000011011111101111101000010000000010
000001000100000001000000010001000000000000000000000000
000100000000000000000010001011000000101001010000000000
000000000000000000000011100001111011010000000100000000
000000001010000000000000001111011101101001010000100000
000000000001001111000110000001001011101000000000000000
000000000000101011100010110101011100101000010000000000

.logic_tile 22 25
000000000000000000000000011111001100000001110100000100
000000000000000000000010001011011001000000110000100010
111000000000100001100000001000001100010100000000000000
100010000000000000000000000001000000101000000000000000
110000000000001000000000000101100000000000000000000000
110000000000000011000000000011000000010110100000000000
000000000000001011100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011101101011101011100100000000000
000000000000001101000100000101001100010100100000000000
000000000010001001000110001101111110011101000000000000
000000000000100111000010110111001010001110000000000000
000000000000001001100111000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000001001000000001011101110001101000100000000
000000000000000111000000001011101101001100000000100000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000001000001100110000111001000001100111100000000
000001000000000000000000000000001101110011000000010000
111000000000000000000000010011001000001100111100000000
100000000000000000000010000000101000110011000000000000
000000000000100000000000010101001000001100111100000000
000000000001010000000010000000101101110011000000000000
000000000000000000000000000011001000001100111100000000
000000000000000000000000000000101001110011000000000000
000000011110010000000000010111001001001100111100000000
000000010000000000000011110000101100110011000000000000
000000010000001001100000000011001001001100111100000000
000000010000000001000000000000101100110011000000000000
000000010000001000000000010111001001001100111100000000
000000011000000001000011110000101001110011000000000000
110000010000000000000110000111101000001100110100000000
000000010000000000000000001111100000110011000000000000

.logic_tile 2 26
000100000000000000000110000101100001000000001000000000
000100000000100000000000000000101011000000000000000000
111000000000001000000000000111001000001100111100000000
100000000000000001000010100000000000110011000000000000
000000000000000000000000010101001000001100111100000000
000000001010000000000010000000100000110011000000000000
000000000000010001100010000000001000001100111100000000
000000000000100000000010100000001001110011000000000000
000001010000000000000000000000001001001100111100000000
000010110000000000000000000000001000110011000000000000
000000010110000000000000000101101000001100110100000000
000000010000000000000000000000000000110011000000000000
000000010000000001100000001101001001100000000000000000
000000010010000000000000000001111010000000000000000000
000000010001010000000000010001101111100000000001100110
000000011110100000000010000000101111100000000010100110

.logic_tile 3 26
000000000000001101000010110001111011001000000000000000
000001000100001001100110010101101011000000000000000000
111000000000000101000110000001100001000000000000000000
100000000000001101100000000001001111100000010000000000
010000000000001101100010100001101101010110110000000000
010000000000000001100010111101011000010001110000000000
000000000000001000000011100111000000100000010100000100
000000000000000011000100000000101100100000010010000000
000000010000001011000010000011101010100000000000000100
000100010000001011100000000000101100100000000000100000
000000110000000000000010100000001110110000000101000000
000001010000000000000011100000011001110000000000000000
000000010000000000000110001101001100000111010000000000
000000010000100000000100001011111011010111100000000000
110000010000000000000000001001000000000110000000000000
100000010000000000000011100001001011000000000000000000

.logic_tile 4 26
000000000000000000000000010001100000000000000100100000
000000000000000000000010100000100000000001000000000000
111000000000000000000111100000000000000000100100100000
100000000000000000000100000000001010000000000001000000
000000000000000000000110110000000000000000100100100000
000000000000001111000111110000001011000000000000000000
000000000000010000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000111100000000000000100000000
000000110000000000000000000000000000000001000000100000
000010010000000001100111100000011110011110100101100010
000000010000000000100100001001011110101101010011100000
000000010000000011100000010000000000000000000100000101
000000011100000000000010001101000000000010000010100010

.logic_tile 5 26
000101000000001111100011110000000000000000100100100000
000110100000000101100110010000001100000000000000000000
111001000000001000000011101001011010001101000010100000
100000100000000111000000001001011000001000000000000010
000000001100001001100110111101011001000000100010000100
000000000000001001100010100001111110101000010000000000
000000000000001101100110000000000000000000100100000000
000000000000001001000100000000001001000000000000100000
000000011000111000000000001001011000000000100000000000
000000010010010111000000000101011001010100100000000110
000000010000000000000000000101001011000100000000000000
000000110000000000000000000001101001101000010010100000
000011010000000000000110000001111011001101000000000011
000010110001010000000000001111101000000100000000000010
000000011100000101100111101001111110010000100000000100
000000010000000000000100001001011010010100000000000011

.ramt_tile 6 26
000000000001000000000000000101101100000000
000101001001010111000000000000000000000000
111000000000000000000000000101001110000000
100000000001010000000000000000000000000000
110000000000000001000000010011101100000000
010000000000000000000010010000100000000000
000000001010001111000000001111001110000000
000000000001001001100000000111100000001000
000000010001001101000000001011101100000000
000000010100000101100011100111000000000000
000000010000000101100010000011001110000000
000000010000000000000110010111000000000000
000000010000001101000111101101001100000000
000000011000000111100000001011100000000000
010000010000000001000000001001001110000000
110000010000000111100011111111000000000000

.logic_tile 7 26
000000001000000000000110011000000001011111100001100000
000000000000100000000011010011001110101111010000000000
111000000000001111100000000000000000000000000100000000
100000100000000101000010111101000000000010000000000100
000010000000000000000000001101111001000000010010000000
000001000010000001000010110001001101000010110000100101
000000000000001011100000011111101100101000010000000000
000000000000001011100011111111111010000000100000000000
000110110000101011000011000011001111010111100000000000
000100011001000011000010001001001010000111010000000000
000000010110101001100000010011011000111011110000000000
000000010001000001000010001011011001110011110000000100
000001010000001000000010000000011100000100000100000000
000010010000000011000000000000000000000000000010000000
000000011100001101100011101111001101111111110010000000
000000010001011101000110001101101110110110100010000000

.logic_tile 8 26
000000000000000000000111110001001100100000000000000000
000000001000001101010111001001101110110000010000000000
101000001000000101000000000000011110000011110100000110
001010100000001101100011100000010000000011110000000000
000000000001000001000000001101011011101111010000000000
000000000000101111100010110011001110111111010010100001
000000000110001001000010110001000001001001000000000000
000000000000000011000110000000001101001001000000000010
000000010000001011100000001111000001111001110000000100
000000011010001111000000001101001010101001010000000010
000000010000001000000010000111001011001110000000000000
000010111001001111000100001101101011001111000000000000
000110010000001011000011100011001001110000010000000000
000101010000000001000000001001011001100000000000000000
010100010110100101100010100000000001001111000100000110
010001010000000000000100000000001000001111000000000000

.logic_tile 9 26
000000000000010111000011111101011011100000010000000000
000000000000000000000110111101101111101000000000000000
111010100000000000000000011101000000000000000000000000
100001000001001001000011101111000000010110100000000000
010000001000000101000111101001011100000010100000000100
010000000110000000100111100111100000000000000000100010
000001000001101000000010001101111100100000000000000000
000010100011011111000100001011111000110100000000000000
000000011010000001100000000111001110000010000000000000
000000010000000111000011100011011011000000000000000000
000000010000000111000010000011011001010111100000000000
000000010000000000100011100011111110000111010000000000
000000010000100000000000000111100000100000010100000000
000000010000011101000010110000101010100000010000000010
110000010000000001000110110101111001111000000000000000
100000011000001001100110000001101101010000000001000000

.logic_tile 10 26
000000000000001000000000011000001010110100110000000000
000001000000000101000010001011001000111000110000000010
111001000000001001100000000000001000000100000100100000
100010000000000111100000000000010000000000000000000000
010000000000001000000110111000011000110100110000000000
000000000000001001000010101011001011111000110000100010
000000000000000111000000010001101100010000000001000000
000000000001000000000010000000011011010000000011000000
000000010000100101100000010111011111101000000010000000
000000010001000000000010110111001111011000000000000000
000000010000100001100000001011100000111001110010000000
000000110000010000000010001101101100010110100000000000
000010111010000001000000000111001111101000010000000000
000000010000000001000010010111101010001000000000000000
110000011010001000000111000000000001000000100101000000
100000010000000011000000000000001100000000000000100000

.logic_tile 11 26
000000000000010000000000000001100001100000010000000100
000010000000000000000000001011101011111001110000000000
111001000000000111100110000101100001101001010100000000
100000100001000111100000001011001010011001100000000010
010000000000000001100111110111100001010000100011000100
000000000001010111000011110011101110000000000001000000
000000001100101101100011100011100000101001010000000000
000000000000010001000000001111001011100000010000000000
000000010000001000000010000001111110101000000000000000
000100010000000101000011101101000000111110100000000000
000001011000011001100000001000001011110100010000000000
000000010000101011000000000001011110111000100000000000
000010110001110000000000010101000000111001110000000000
000010110000010001000011101011001010100000010000000010
110000010000100101000000000001100001101001010110000000
100000010001011111000010100111001100100110010000000000

.logic_tile 12 26
000000000000011000000110000011001010101011110100000000
000000000010101101000111110000000000101011110000000000
111000000000000000000111101000011001101100010010000000
100000000000001101000110110111011101011100100000000000
010000000000000000000010000001011010111101010100000100
110000000100001111000100000000110000111101010000000100
000001000000000000000011100000000001111001110100100000
000000000000000000000110101111001011110110110000000000
000000010000001001000000000101100000111001110100000100
000000010010000001100000000000101000111001110000100000
000001010111110000000010100111101100110100010010000100
000010110001110000000000000101101100111101010000000000
000000010000001000000000000011101111111000100000000100
000000010110000101000010100000101000111000100000000010
000010111110011000000010100101101001110110000100000000
000001110000100101000000000000111001110110000000000010

.logic_tile 13 26
000001000001001001100010100001011111010010100000000000
000010101010101001100000000001011010100010110000000000
111000001100100111000110000111101111010110100000000000
100000000001001111000000001111101001101000010000000000
110000100000000001100111110101001110111110100000000000
110001000000000101000010011101101010111111100000000000
000011000001011101000110000000001100110000000000000000
000011100010101001000111110000001010110000000000000000
000000010001000000000000000001001000111110110000000000
000000011000000101000010001011011000111100110000000000
000000010001010000000000001011111001000001000110000000
000000011110100111000000000001001011000000000000100010
000000010110001101100111010101100001100000010000000001
000000010000000101000110100000001011100000010010000010
000000011100000101100110111101111110000010100000000000
000000010000000000000011110101100000000011110000000000

.logic_tile 14 26
000000000000000001000010100001001111010000100000000000
000000000110001101000110111001011111110000010000000000
000001000000010001000011111101111110100000000000000000
000000100000000000100010100101101010000000000000000000
000010100000001000000110000000001111001000000000000000
000000000010001111000100001101011010000100000000000000
000000100000100001100010110111101000100001010000000000
000001000000000101000010010000111111100001010000000000
000010110000000000000000001101111101100001010010000000
000110111010000000000011101111111100101001010000000000
000000011100000001100010101011000001101001010010000010
000000010000001101000000001001101000011111100010000011
000000110000000000000000000001011101000000010000000000
000001010000000000000010100001101001010000100000000000
000000010000100101000110100001001010101000000000000000
000000010000010000000000000000010000101000000000000000

.logic_tile 15 26
000001000000001101000010000001001011000000000000000000
000010000000100111100010101111011010010110000000000000
000000000000010011000011100111001100000111000000000000
000000000000100000000111110000001010000111000000000000
000000000000010000000010100000000000100000010000000000
000000001010101101000010111001001111010000100000000000
000000000000000111100110000011111111101011000010000000
000000000000000000000110001001001001111111000000000100
000010110000000000000010000111000001010110100000000000
000001010010001101000100001101001011000110000000000000
000000010001111001000111100001111111111010100000000110
000000010000010011000100001011101111110110100011000001
000010010000001001000010101101111000101011110000000110
000001110000010111000000000111101000010001110000000000
000000011010000011100000011000000001010000100000000101
000000010000000000000011000011001101100000010000000011

.logic_tile 16 26
000000000000000101000010101101100000010000100000000000
000000001010001101100010100111101000101001010000000000
000000000000000000000110100011101100000010100000000000
000000000000000000000000001001000000000011110000000000
000000000000101101100000010111011110101000000000000000
000000000000011001000010100000100000101000000000000000
000000000110000101000010111011011010100001010000000000
000010100000000000100010001001101011100000010000000000
000000010000001000000110010011101010000000010000000000
000000011110000001000010111001001111010000100000000000
000000010001010101000000001001001010000110000000000000
000000010011100001100000001001001001000100000000100000
000000010000000001100110010000000001100000010000000000
000000010000000000000111101111001011010000100000000000
000001011010000001000000000000001110000100000000000000
000000010001011101000000001011001000001000000000000000

.logic_tile 17 26
000010000000001000000010101111001010000010100000000000
000000000000001111000010100001101111000110100000000000
111000000101000000000111001101111111010010100110100000
100000000001100101000110111101111100010001110010100010
000000000000000000000110000000011000110000100000000000
000000000100000111000000001011011000110000010000000000
000010001111101000000110100000011100101000010000000000
000001100000001011000010100111001111010100100000000000
000000010000001111000110011000011100110010110100000000
000000010000000001000011101111011011110001110010000110
000001011010100001000110101000011110000001010000000000
000000010100011101100000000101000000000010100000000000
000000011000000000000111110011001110010110000100000101
000000011100000111000010000011001001101110000010000100
000010110001100101000010100111111000111110110100000000
000000010000100000100100001001111101111100110010100110

.logic_tile 18 26
000000000000001000000010110011000000101111010100100001
000000000000000001000011101001001101000110000001000010
111000000000000111100000010000000000000000000000000000
100010000000000101100011010000000000000000000000000000
000100000001010000000000011000001010101110000000000000
000100001010000101000011111001011000011101000000000000
000000100001001101000000000001011000101011110110000000
000000000000100111000000000011100000000001010000000010
000000010000000101000111010011001010101011110110000000
000000110000000000100010001001000000000010100001000000
000000010000100000000000001011100000100110010100000000
000000010000000000000010000101101100101001010000000110
000001011000000000000000001000001101100010110000000000
000010011100000000000000001001011010010001110000000000
000000010000000000000000001000011000110010100000000000
000000010000100000000000000001011001110001010000000000

.ramt_tile 19 26
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000001010010000000000000000000000000000000
000000010000010000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 20 26
000010000000000000000000010001101110101001010000000000
000001000000000101000011000001010000010101010000000000
111000000000000001100000000000011101000011100000000000
100000000000010000000000001011011111000011010000000000
110000000000001000000000001101001110111110100000000000
110000000000001111000010101111000000010100000001000000
000000000000001000000010100101100000011111100010100000
000000000000001101000000000000101011011111100001100000
000000010000010001100110100111001011010000000000100000
000000010000001001000000000000011011010000000001000000
000000010000000000000111101000011110010111000000000000
000000010000000000000111100101011010101011000000000000
000000010000011000000111101011011100111111110000000000
000000010000000001000110010111011100110111110000000000
000000010000000011100010000001000000000000000100100000
000000010000000000100010100000100000000001000000000000

.logic_tile 21 26
000000000110000101000010100000011110100000000000000000
000000000000000000100100000101001101010000000000000010
111000000000000000000000010000001110000000100000000000
100000000000000000000010101111011010000000010000000000
000000000000000111000010100000000000000000000000000000
000000001110000101100000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000110000000000000000000100000000001000000000000
000000010000000001100000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000001010010011000000000000011101010001001010000000000
000000010000001011000000001001011100000000000000000000
000000010000011000000111110001001110000010100010000000
000000010100100001000011000000000000000010100000000000
000000010000001000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 23 26
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000001000000000000011000000010110100000100000
000000000000001011000000000000100000010110100000000000
000000000000001000000010100011111101100000000000000000
000000000000001011000010101111101100000000000000000000
000000000000000101000010100000011010000011110000100000
000000000000000101000010100000010000000011110000000000
000000000000000101000000010001011001100000000000000000
000000000000000101000011011011001011000000000000000000
000000110000000000000010000000000000001111000000000000
000000010000000000000000000000001000001111000000000010
000000010000000001100000010101001010000010000000000000
000000010000000011000010000101101011000000000000000000
000001010000000000000000001001111011000010000000000000
000010110000000000000010001001101010000000000000000000
000000010000000000000000000000011000000011110000000000
000000010000000000000000000000000000000011110000000100

.logic_tile 2 27
000010100001100000000110101000000000010110100000000000
000001000001011111000000000011000000101001010000000000
111000000000000000000000000000000001001111000000000000
100000000000000000000000000000001100001111000000000000
110000000000000101100000000001000000100000010000000000
010000000000000000000000000101101100000000000010000001
000000000000000000000111000011100000010110100000000000
000000000000000000000100000000100000010110100000000000
000000010000000000000000000000001110000011110000000000
000000010000000001000011110000010000000011110000000000
000000010000000101000000000101111110101000000100000000
000010110000001101100010110000100000101000000000100010
000000010000000000000000001000000000100000010100000000
000000010000000000000010110111001000010000100000100000
110000010000000001000000000000000000000000000000000000
100000010000000000100000000000000000000000000000000000

.logic_tile 3 27
000000001100100000000000000101011111001000000100100000
000000000001001101000010011101001111000000000000000000
111000000000000001000010111001011001010000000100000000
100000000000000000100111011011111000000000000000100100
110000000000001000000011100111100000101001010100000000
110000000000001101000000000111000000000000000000000000
000000000000000000000010000000011011110000000100000000
000000000000001111000100000000011111110000000000000100
000000011110000000000110000011001110000010100000000000
000000010000000000000000000000110000000010100000000000
000000010000000101000010010111000001100000010100000000
000000010000000000000110000000001111100000010000000000
000000010000000001000111110011101011100000000100000000
000000010000000000000011001101001111000000000000000100
000000010000001000000010011001011101000010000000000000
000000010000000101000111001001011010000000000000000000

.logic_tile 4 27
000000000000000000000111100001011000011111110000000000
000000000000000000000000001111101110010111110000000010
111000000000000001100111100101011010000010100000100100
100000000001011101000000000000010000000010100001000010
000000000000001101000000001111101100111101010100000000
000000000000000111100000000011110000111111110001000001
000000000000000001100010101000000001110110110000000100
000000000000000001000010001001001011111001110010000101
000000010000000000000110100000000001010000100010000000
000000010000000000000000000111001010100000010000000100
000000010000001000000000000011100000001001000000000000
000000010000001011000010010000101010001001000000000000
000000110000000011100010000001101110101000000000000100
000000010000000001100000000000100000101000000000000100
000000010000000001000000001001111110000000000000000000
000000011010000000000010010101001101000001000000000000

.logic_tile 5 27
000000000000000011100011100001111100010100000010100101
000000000000000000100000000000110000010100000000000100
111000000000000001000011100000011010000011110000000001
100000000000000111100011100000010000000011110000000001
010000000000001101000110101000011010010000110010000000
110000000010000111100000000001001010100000110000000000
000000000000000111100110011011011010000000000100000000
000000000000000101100010100011001010100000000000000000
000001010000000000000000010001001110100011110000000001
000000110000000111000011011011011110000011110000000000
000000010001000111000111101111111111110111110000000010
000000010000100000000010000101101111100001010000000000
000000010000000111100000001001101001100000000110000100
000000110010000000000011111001011101000000000001100100
110000010000000001000110001000000001100000010010100001
100000010000010001000110001101001110010000100010000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010111100000000000000000000000000000
000100010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000001010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000001000000001000000000000000000100000000
000000001000000000100011111001000000000010001010000000
111000000000000000000111010001100001010000100000000000
100000000000001111000011110111101100110000110000100000
110000000110110001100000010011111011101011110000000000
010000000000010000100011001001111010110111110000100010
000000000000000011100110001101111000010111100000000000
000000000000001111100111111001001111001011100000000000
000010011000001000000000000101000000000000000110000000
000001010000000001000011110000100000000001001000100100
000000010000000001100110100011011101000110100000000000
000000010000001111000100000001001110001111110000000000
000000010000010000000010110000011011000110100000000000
000010110000000001000010111111001110001001010000000000
110000010000001111100000000101101010010100000000000000
100010010000000011000000000000100000010100000010000001

.logic_tile 8 27
000100000000000101000110011111000000101001010100000000
000100000000001101100010001101000000000000000000000001
111001000000000000000010100011011100100010110000000001
100010000000000000000000000001011011010110110000000000
110010100000001101000000000000000000100000010100000000
010001100000000101000010110001001001010000100000000010
000000001000001000000010100000011110010100000000000000
000000000000001111000100000101000000101000000000100000
000000011110100000000000000001100000101001010001000000
000001010000010111000010000101100000000000000000000000
000000010000000000000000010000001011000011000000000000
000000010001010000000011010000001001000011000000000001
000000011111011000000000000111101000000010100000000000
000000010000100001000011111001111000000000100000000001
110000010000000111000010001111100000100000010010000010
100000010001000000100011100101101111110110110010100000

.logic_tile 9 27
000011001110000101000000011101011100111101010010000000
000011000001010000100011001101100000101001010000000010
111000000000101111100111100000011110000100000100000100
100000000000000001100100000000000000000000001000000000
010000000000000111000000010101001110110000010000000000
010000000000001111100010000011011010100000000000000000
000000001000000001000110100000000001000000100100100000
000000000001010000100000000000001101000000001010000000
000000011100100111100000010001000001010110100000000000
000000010000000001100011100111001111000110000000000000
000000010000101011100011101011001100100001010010000000
000000010100010101100000000001101010010000000000000000
000000010000000111100000011011011001101111010000000100
000000010000000000000011100011011000111111100001000010
110000010000000111100010011101101111010111100010000000
100000010101010000100011000011001111001011100000000000

.logic_tile 10 27
000000000000001000000110110001000000010000100000000100
000000000000001011000011110000101110010000100000000000
111000000000000000000010011011101000101000000000000000
100000000000001001000110000101111010100100000000000000
000000000000001001100000000011000000000000000110100000
000000000000101011000000000000100000000001000001000000
000000000000000000000011100101101011111101000000000000
000000000001011111000000000000101111111101000000100010
000010010000001011100011111101101110101000000000000000
000001011010000001100111111011001000011000000000000000
000000010000000000000000001000011001111101000010000000
000001011000000001000010000111011111111110000000100010
000000010000001101100000001101011001111000000000000000
000000010000100111000010000111011100010000000000000000
010000010000010101100000010011001100000110100010000000
010000010000100011100011101111101100001111110000000000

.logic_tile 11 27
000000000000000111000011110101000000010110100010100100
000000000000000111000110000001001010000110000000000000
111000000000000001100110000111000001100000010100100000
100000000000001111100000000000001111100000010000000001
110011000100000111100011100001000000101001010110000000
010011000000001101000000001001100000000000000000000101
000000000000000001100011100011000000100000010110100000
000000000000000000000000000000001101100000010000000000
000000010000111101100110011001001010000010100000000000
000000010000010111000011111101001011000011100000000100
000000010000000000000000001000001110010101010000000000
000000010000000000000010100001010000101010100000000000
000000010000001001100010011011011001111011110000000000
000000010000000101000111011111011010111111110000000100
110000010100000000000110100001111100100010000000000000
100000010000000000000011111111011110001000100000000000

.logic_tile 12 27
000000000000000000000010111011000000100000010000000000
000000000000001001000110011111101001111001110000000110
111001000000001000000011100011111111011001100000000000
100010000000001001000100000101011101100101100000000000
010000000000011000000111100001111100111110100110100001
110000000000101001000100000001100000101000000000000000
000000000110000000000000010000001000000100000100000000
000000000000000000000010000000010000000000000000000000
000000110001010111000110000000001010000100000100000000
000001011010100000000000000000000000000000000000000000
000010010000001111000111000011101110000010100000000000
000001010000000001000100001001010000000000000000000000
000000010000000000000110001000000000000000000100000000
000000010110000000000000000001000000000010000000000000
000001010000100000000110101111111000011000110000000000
000000010001000000000000001101101100001110010000000000

.logic_tile 13 27
000000000000000111100111010000011001001100000000000000
000000000000000000100110010000011001001100000000000000
111010100000000001100110000111111011010110100000000000
100000000000100000100110101001011001000000010000000000
110000000000000000000111000001000000000110000000000000
010000000000000000000010000000001011000110000000000000
000001001110000111100010110101100000101111010100100000
000000100001010000000011110001001011001001000000000010
000000010001000000000110111000011000000001010000000000
000000010000100000000011101001000000000010100000000000
000010110000000000000000001001100000001001000000000000
000001011110000000000010011001101101000000000000000000
000000010000000000000000000111000001111111110100100001
000000010000000101000000001001001111011111100010100010
000000010000000101100110101011100000101001010010000110
000000010000000000000000001101100000000000000010100011

.logic_tile 14 27
000000000000000101000000000000011001010000000010000000
000000000000000000000011111101001001100000000011000010
000000000000001001100000011101011000000000000000000000
000000000000000101100010010001110000000001010000000000
000000000001011001100110001101101010000011000000000000
000000000000100001100110100101101111001011000000000000
000000000100000001000110000111101000101000000000000000
000000000000000000000110010000010000101000000000000000
000000010000000000000110010101000001100000010000000001
000000010000000000000110100000001011100000010000100000
000010110000000101000000000101101100000111000000000000
000001010000000000000000000000111011000111000000000000
000000010001010000000110101001001010010100000000000000
000000010000100000000000000001000000000000000000000000
000000010000000101100000001101101010010110100000000000
000000010000000000000000000011101101001000000000000000

.logic_tile 15 27
000010100000001101100111000000011010110000000000000000
000000000001011111000000000000011011110000000001000000
000000000000000000000000000101101011001111010000000000
000000000000000000000010110000011011001111010000000000
000000000000000000000010101000011010100000000000000000
000000000100000000000000000101011011010000000000000001
000000000000010101000010100101011010000010100010000000
000000000000000000000110100000100000000010100000000001
000010010001010000000000001001000000000000000000000000
000001010000000000000000001001000000101001010010000001
000010110000000000000010000001000000101001010000000000
000000010000000000000000001001000000000000000000000000
000000010000100001100000000101111101110100000000000000
000000010000010000100000000111111011010100000000000000
000010111010000000000000000001100000100000010000000000
000000010000000000000000000000101000100000010010000001

.logic_tile 16 27
000000000000100101100110110000000000100000010000000000
000000000001001101000010101001001011010000100000000000
000000000000001000000010100111111111101001010000000000
000010000010000011000111111101101110101000010000000000
000000000001000001000110001111001100010111110000000000
000000000000100000100010101111111111000111110000000000
000000001000000000000000000101011000000010100000000000
000000000000001101000000000000010000000010100000000100
000000010000000000000010001000011100101000000000000000
000000010000000000000000000001010000010100000000000000
000000011010010000000010100000001110000010100000000000
000010010000000000000100001001010000000001010000000000
000010110001000000000011110001000000101001010000000000
000001010000000000000110111101000000000000000000000000
000001010000001101100110001001011111000000010000000000
000000110001010001000100001001011010010000100000000000

.logic_tile 17 27
000000100001010000000000010001111001111100000000000000
000001000000100000000010001001011000111000000000000000
000001001010001101000111100111101100101000000000000000
000010000000000001000010110000000000101000000000000000
000000000000011000000111100111011100000010100000000000
000000001010100101000000000000100000000010100000000000
000000000000000000000000010000001101000001110000000000
000000000000000000000010010101011111000010110000000000
000000010000001000000000000101101111110100000000000000
000000010000000111000010000000101111110100000000000000
000000010000000001100010100101011100101000000000000000
000000010000001101000110010000110000101000000000000000
000000010000100000000000011101000001001001000000000000
000000010000011101000010011001001111000000000000000000
000001010001000011100111011000011101000110100000000000
000000110000100000000110011101001101001001010000000000

.logic_tile 18 27
000000000000000001100010100111000000101111010110100000
000000000000000000000011110101001011001001000000000000
111000000000001101000111000001000000100000010000000000
100000001010010001100010111011101011000000000000000000
000000000000000101100010101101111000000000000010000000
000000000000000000000110111011101110000010000000000000
000000000000100101000110000001111101000000000000000000
000000000010000101000011110011101111100000000000000000
000000010000001111100110000001111011000001000000000000
000000010000000001000000000111011111000000000000000000
000010010000001000000000011001111010100000000000000001
000000010000001001000010001001011000000000000000000000
000000010000000001000000001011001010000000000000000000
000000010000000111000000001001011001100000000000000000
000000010000000000000110010011011011000010000000000000
000000010000000000000110011001001010000000000000000000

.ramb_tile 19 27
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000011011000100000000100000
000000000000000000000010111001011100001000000010100000
111000000000000001000000000111011111110100000000000001
100000000000000000100000000000001000110100000000000100
110000000000001000000010100000000000000000000000000000
010000000010001111000000000000000000000000000000000000
000001000010000000000000010000000000000000000100000000
000010001010000000000011110111000000000010000010000010
000000010000000000000000000101000000001001000000000000
000000010000000000000010001011001011101001010000000000
000001010000001001000000001000000000000000000110000000
000000010000000001000000000011000000000010000000100000
000000010000000001000000010000000000000000000000000000
000000010000000001100010110000000000000000000000000000
000001010000100101000000000000000000000000000110000100
000010010000000000000000001111000000000010000000000000

.logic_tile 21 27
000000000000101101000111000000001011111100110000000000
000000000001010001000111110000011101111100110010000000
111000000000000001100000011111000000000000000000100000
100000000000000000000011010001100000101001010000000000
010000000001000101100000000101000000100000010000000000
010000000000000000000010000000101111100000010000000000
000000000000000011100000000000001110010100000010000000
000000000000000000000010111101010000101000000001000100
000000010000000000000000000011111010101101010000000000
000000010000000000000000000001011110010110100000100000
000000010000000011100000010001101010001011000000000000
000000010000000000000010010000101000001011000000000000
000000010000000001100111100001000000000000000100000000
000000010000000000000000000000100000000001000000100000
010000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000001000000000110000011100000000000001000000000
000000000000001001000100000000000000000000000000001000
111000000000000001000000000111011110110011001100000000
100000000000000000100000000000001101001100110000000000
000000000000001001100000000101101000110011001100000000
000000000000001001100000000000001000001100110000000000
000000000000001011000000000011001001110011001100000000
000000000000001001100000000000101111001100110000000000
000000000001000000000010000101001000110011001100000000
000000000000000000000110010000001000001100110000000000
000000000000001101100000000101001001110011001100000000
000000000000000101000000000000001000001100110000000000
000000000000000101100000000001001000110011001100000000
000001000000100000000000000000101000001100110000000000
010000000000000101100000010011101001110011001100000000
110000000000000000000010100000001000001100110000000000

.logic_tile 2 28
000100000000001000000110100011100000000000000100000000
000100000000100001000000000000000000000001000000000000
111000000000000101100000010101000000010110100000000000
100000000000001101000010100000000000010110100000000000
000000000000000101100110011001111011100000000000000000
000000000010000000000010101101001001000000000000000000
000000000000001001000110100001001010100000000000000000
000000000000000101000000001001001011000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000001100000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000001000000000000010001000000010110100000000000
000000000000000000000010000000100000010110100000000000
010000000000000000000000000101011000100000000000100010
110000000000000000000000000000101111100000000001100100

.logic_tile 3 28
000000000000000111000010100001001010101000000100000000
000000000000001111100110110000110000101000000000000000
111000000000010101100010101001001110100000000100100000
100000000000101101100000000111001010000000000000000000
010000000001010000000110000001000000100000010100000000
110001000010101001000111110000101110100000010000000000
000000000000001101000000000101101000000010100000000000
000000000000001001100010110000010000000010100000100000
000100000000001000000111011001101111100000000000000000
000101000000000111000010000001101101000000000000100000
000010100000000000000000011111101100100000000100000000
000001000000000000000010000001001000000000000000100000
000000000000001011100000001101101100000000000000000000
000001000000100101000000000101111101000001000000000000
110000000000000101100000000000000001100000010100000000
100000000000000001000000001101001010010000100000100000

.logic_tile 4 28
000000000000000000000000000111001111000010000000000000
000000000000000000000000000101101100000000000000000000
111000000000000101000010110000001111111101000100000000
100000000000000111000110111011001000111110000000000000
110000000000000101000000001101101101000000000100000000
010000001000100000100010111001111110010000000000000000
000000000000000101100000000101111101000010000010000100
000000000000001101000010001111011001000000000001000000
000001000001001000000011111001111110000010000000000000
000000100000000101000110110101111100000000000000000000
000000000000001000000000011001100000101001010010000000
000000000000000101000010010001000000000000000000000000
000000000000001111100000010000011010000010100001000000
000000000000001001000010000011000000000001010001100000
000000000000000001100000010101000000000110000010000010
000000000000000000000010100000001011000110000001100100

.logic_tile 5 28
000001000000001000000111111011011100000000000100000000
000000100000000111000010110111101100000100000000000000
111000000000001011100000001101011000010111100000000000
100000000000001111100011110001001010001011100000000000
110000001110000001000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000111001011101100000000010100000000
000000000000001111000000001001011100000000000000000000
000000000000101001000000010001001000000000000010000100
000000000000010001000010001001010000010100000000000000
000000000000000000000110001011101111000000000100000000
000001000000101111000100001111001110100000000000000000
110000000000000001100111000011111100000010100000000001
100000000000000000000000000000010000000010100011000000

.ramt_tile 6 28
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100100000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 7 28
000000000000001000000111001101001111011110110000000000
000000000010000011000100000111011000101001010000100100
111000000110001000000011110101001010010111110000000000
100000100000000111000111010000010000010111110010000100
110000000000001111100010101011001010100010110010000000
010000001110000011000000000011101110010110110000000000
000001000000000000000011101111011001000010000000000000
000010000000001111000000001011111001000000000000000000
000000000001000000000110010111111011111110110000000100
000000000000000000000011110001001011111110100011000000
000000000000000001100010000000000000000000100110000000
000000100000001111000000000000001001000000001000000000
000000000000000001000111000000001110000100000100000000
000000000000001111000011000000000000000000001001000000
110000001010001001000010001000011110101000000000000100
100010100000000101000000000011010000010100000000000000

.logic_tile 8 28
000000000000000001100000010011000000000000000100100000
000000000000000000000011000000000000000001001000000010
111000000000000011100000000000000001000000100100000100
100000000000000111100000000000001000000000001000000000
010000001111000000000010100000000000000000100100000101
010000000010000000000110000000001110000000001000000000
000000000110000000000010100001111010001000000000000000
000000000000000000000100000000011000001000000000000000
000000000000000011100000001111001010010111100000000000
000000100000000000100000000001111011000111010000000000
000000000010000000000111000000000001000000100110000000
000000000000000000000000000000001101000000001000100100
000000000000000001000000000000000001000000100100000000
000001000000000000000010000000001110000000001000000101
110000000000000111000010000000011110000100000100000000
100000000000000000100000000000010000000000001000000010

.logic_tile 9 28
000000000000000000000000010001100000000000000100100001
000000000000000101000011000000000000000001000000000000
111000001010001001100110011001100001000000000000000000
100000000000100001100010101111101110010000100000000000
010000100000000000000000010000000000000000100110000100
000000000000000000000011110000001110000000000001000000
000000000000000000000010000000000001000000100110000100
000000000001000000000000000000001001000000000001000000
000000000000010111100000001111001011101000010000000000
000000000110000000100000000111111011001000000000000000
000000000000100000000110000001000000000000000100000010
000000100000010000000100000000000000000001000000000100
000000000000000101100000001011001011100000010010000000
000000001110000000000011101101011110101000000000000000
110000000000000011100000000001011001111101000000000000
100010100001000001000010010000101101111101000010000000

.logic_tile 10 28
000000000000001001000011101011001111100000000000000000
000000000000001011100110001101111110111000000000000000
111000000000001111000111000001001110110001110010100001
100000100000000011100010110000011110110001110000000000
010000000000000111100111010001101011110000010000000000
110000001100000001000010001011101000010000000000000000
000000000000000000000111000101011110100001010101100000
000000000000000111000000000011011000100010110001000000
000000000000000001000010011111101101101000010000000000
000000000000000000000010110001111011000100000000000000
000001000110000000000110011001001010000000000010000010
000010000010001111000011111011100000000010100000000000
000000000000001000000011101101011011010110100000000000
000001000000000001000010001001101100010010100001000000
000000000111000001000110001011100000000110000000000011
000000000001100000000010000001101001000000000000000000

.logic_tile 11 28
000000100001000000000000010001101100010100000000000001
000000000000000101000011100000010000010100000000000000
111000001010001101100111101101111100111001110100000001
100010100000000111000111111011011010111110110001000000
110000000000001000000000011101101010101111010100000000
110000001000100001000011100001111000011111000000100010
000000000000000111000000011101111100111001110100000101
000000000000000000100011110111001010111110110000000001
000000000000001000000011101111000001110110110100000000
000001000000001011000100000111001010101001010000000101
000001001100000000000110000001101001000110100000000000
000010000000000001000010000101111001001001000000000000
000000000000000000000111101000001011111101110000000000
000000001000000001000100001001011010111110110000000100
010000001010001001100000000011000001101001010000000000
100000000001000101000000001101001011100000010000000000

.logic_tile 12 28
000000000000010001100110010101101111000001000000000000
000001000000100000100010010111001010000000000000000000
111000001000000000000000000000001100000010100000000000
100010100000000000000000001011010000000001010000000000
010010000000000011100010000000000000000000000110100100
110001000000000000000000000101000000000010000011000010
000000000000001111100110000111100000101001010100000000
000000000000000111000110110001000000111111110000000000
000000000000000101100111001111001100101001010000000000
000000000000000000000110001111100000101000000000000000
000000000100000000000000000101001000010100000000000000
000000001100000000000000000000010000010100000000000000
000010100000001001100000001001001001111101010010000000
000001000100101111000010011101011110111000100000000000
000010100000000001100110101101101111000000000000100100
000001000000000000000000001101001010000100000011000000

.logic_tile 13 28
000000000000001000000000000000000001010000100000000000
000000000000001111000000001111001110100000010000000000
111000000000001000000000001001100000100000010100100000
100000000000001011000011111101001111000000000001100100
110000000000000000000010001000000000010000100000000000
010000000000000101000000001001001100100000010000000000
000001000000000101000010100101111010111100010110000000
000010000001010101000110000011101111111100000001000110
000000000000001001000110100111111010010000000000000000
000000001100000001000010010000111000010000000000000000
000000100000001000000000000111111100111001110110100000
000011001010000001000000001011101010111110110001000100
000000000000000101100111011111111110110001110100000001
000000000010000000000010001111011011110000110011000000
000000000000001011100010101011101110110100010110000001
000000000000001011100010000101001111101000010001100010

.logic_tile 14 28
000000000000001000000111111001111111010110100000000000
000000000000001001000111000111111100100001010000000000
111001001010110000000110001000000001100000010000000000
100000001010100101000100001111001010010000100000000000
010000000000001101000010000111100000001111000000000000
010000000000000101000010010101001000001001000000000000
000000000000001011100000000000011001110000000000000000
000000000000011001000010100000001100110000000010000000
000000000000001000000000001001001011101001010110000001
000000000000001001000000001011101111110110100001100111
000000000000001101000110000011001011000000000000000000
000000000010001001000010101101011101000110100000000000
000000000001000001000010000101111101110100010000000000
000000000000000000000010000111111010101001010000000000
000000000110001111000010100001001110000001010000000000
000000000000001001000110001111010000101001010000000000

.logic_tile 15 28
000010100000000011100110000001001010000001010000000000
000001000000000101000100000000110000000001010000000000
000000000110000000000111100101100001100000010000000000
000000100000000000000110110000101001100000010000000000
000000000000001101000011101001011100000010100000000100
000000000000001001100010101001101000000000010000000000
000010000110000101000010100001000000100000010000000000
000000000000000000000010100000001001100000010001000001
000000000000001001000110011101101110001111000000000000
000000000000001001000111101111101010001101000000000000
000000000100000101100000000111101010110000100000000000
000000000000000000000000001011011010110000110000000000
000000000000001000000000000001001101000000010000000000
000000001100000001000000001011001010000000000000000000
000000000000100011100110100011001010101000000000000000
000000000000000000000000000000010000101000000000000001

.logic_tile 16 28
000000001110000001100010111011100000101001010000000000
000000001100000111100110010011100000000000000000000000
111000000000000000000011100101111100001110000000000000
100000000000000000000010110000111001001110000000000000
000000001110000101100010001011000000000110000000000000
000000000010000000000110111111101101001111000000000000
000000000000101000000110000101001000110000110000000000
000000000000000101000010101111011011100000110000000000
000000000000000000000110010101100001000110000000000000
000000000000000000000110100000101101000110000000000000
000010101010001000000010110111000001100000010010000000
000000000000001011000110010000101001100000010000000000
000000000000000111100110011001011010111101010110000100
000000000000000000000110001001001000111110110010100010
000000000000000000000111000101001111001000000000000000
000000000110000000000010110000101111001000000000000000

.logic_tile 17 28
000000000000000000000010101011001000000011110000000000
000000000000000101000010101011110000000001010000000000
111001000000000011100010111001001111111001010100000000
100000001010001101000010001001001111110110110001100110
000010000000001101100110100000001010110100000000000000
000000000000000101000010111111001101111000000000000000
000000000000001000000111101111101010111101000110000000
000000000000010111000100001111101111111110100000100000
000000000000001001000010111011001010111011110110000000
000000000000001001000111000111011011110110110001100100
000000000000000011100000010011011001001000000000000000
000010000000000000000010010000011000001000000000000000
000000000000001101000111011011100000000000000000000000
000000000000000001100110011101000000010110100001000110
000000000010000001100110011001011000110000100000000000
000010000100000000000010000101101110100000010000000000

.logic_tile 18 28
000000000000000000000011100000000000000000000000000000
000000000010000101000000000000000000000000000000000000
111000000000000000000000000001111010110010100000000000
100000000000001101000011100000001010110010100000000000
110000000000001000000000000001000000000000000100000000
110000001100000011000000000000100000000001000000000010
000000000000000111000000000001011010110010100000000000
000000000000000000000000000000001101110010100000000000
000000000001000000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000010000000000000000000011000000100000100000010
000000000000001111000000000000010000000000000000000000
000000000000010000000011101000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000110010011001110010010100100000100
000000000000000000000111011111011010110100000001000100
111000000000000001100000010000001010010100000000000000
100000000000001101000011010101010000101000000000000000
010000000000001001100010000111011001000011100000000000
010000000000000011100000001111101001000011110000000000
000000000000001000000000010111001111001111000000000000
000000000000001011000010001111101101001100000000000000
000000000000000001100110000011001000010100000000000000
000000000000001001000000000000110000010100000000000000
000000000000000000000110000111101111000100000000000000
000000000000000000000010000101001011010100000000000000
000000000000000111000010100101100001000110000000000000
000000000010000001000010100000001101000110000000000000
010000000010000101100000000111101100000000000000000000
010000000000000000000000000111001010001000000000000000

.logic_tile 21 28
000000000000000101000010100101111010000010000010000000
000000000000000000000010101001101101000011000000000000
111000000000001101000000010000000000000000000100100000
100000000000000001000010000001000000000010000000100110
110000000000000000000010100001001010101000000000000000
110000000000000000000110111101110000000000000000000000
000000000000001000000000000001111001110100000000000000
000000000000000101000011101001101000111100000000000000
000000000000000001000000010101101100010110000000000000
000000000000000000100010001001001101000000000000000000
000000000000000000000000000000001010000010100000000000
000000000000001101000000001101010000000001010000100000
000000000000000000000111101000001010001000000000000000
000000000000000000000000000111011011000100000000100000
110000000000000001000000000000011000111110100010000000
010000000000000000000000001001010000111101010000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000101100110011000000010000
111000000000000001100000000111101000110011001100000000
100000000000000000000000000000101101001100110000000000
000000000000000000000000010101001001001100111100000000
000000000000000000000010000000101111110011000000000000
000000000000000000000000010111101000110011001100000000
000000000000000000000010000000101100001100110000000000
000000000000001101100110100011101001110011001100000000
000000000000000001000000000000001111001100110000000000
000000000000000101100110000111101001001100111100000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101111110011000000000000
110000000000000111100010000111101001001100111100000000
110000000000000000100010000000101101110011000000000000

.logic_tile 2 29
000001000000001101100000011101001011000000100000000000
000010100000000001000011110101101111000000000000000000
111000000000000101000110010000001010000011110000000000
100000000000000000100010100000010000000011110000000000
000000000000101000000110111011011111000010000000000000
000000000001010101000010101101111001000000000000000000
000000000000001101100110100000000000010110100000000000
000000000000000101000000000001000000101001010000000000
000000000000000000000010110001111000100000000000000000
000000000000001101000110000001101101000000000000000000
000000000000000000000010101000000000010110100000000000
000000000000010000000000000101000000101001010000000000
000000000000000000000000000011101110111101010100000000
000000000000000101000000001001100000111111110000100000
000000000000000000000010101011001010100000000000000000
000000000000000000000110110101011000000000000000000000

.logic_tile 3 29
000000000000000000000000010011111000000010000000000000
000000000000001101000011010001011001000000000000000000
111000000000000001100010101101101111000001000100100000
100000000000000000100100001101111101000000000000000000
110000000000000001100000011001100000101001010100000000
010000000000000001010010001101000000000000000000000000
000000000000000000000010011000001111000010000010100000
000000001100000000000011101101011101000001000000000000
000000000000001000000000001111001111000000000000000000
000000000000000101000010010111011101000001000000000000
000000000000000101000010010000011010101000000100000010
000000000000000000000010100101010000010100000000000000
000000000000001000000111110111101010000010000000000000
000000000000000001000010100101011100000000000000000000
000000000000001101100000011001011111000010000000000000
000000000000000101000010101111001100000000000000000000

.logic_tile 4 29
000000000000000000000000000000001110110000000100000000
000000000000000000000000000000001011110000000000000000
111000000000000101000011101101011110100000000100000000
100000000000000000000100001001001110000000000000000000
110000000000000111100110101001111011100000000100000000
010000000000000000100000000101111110000000000000000000
000010100000000001100000010000000000000000000000000000
000001000000000000100011110000000000000000000000000000
000000000000000000000000011111011000000000000100000000
000000000000000000000010110111011010000000010000000000
000000000000000000000000001101011110000000000100000000
000000001100000000000000001001001110000000100001000000
000000000000001000000000000001101111000000000100000000
000001000000000111000000000101101110100000000000100000
110000000000000001000000000101100001100000010100000000
100000000000000000000000000000001000100000010000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.ramb_tile 6 29
000000101011100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010101010000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 8 29
000000000001000101000111000000001010101000000100000000
000000001000000000000100000011010000010100000011100010
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000000000000000000011101000010100000000000000
010000100010000000000010100000010000010100000000000001
000000000000000000000000010000011101000000110000000000
000000000000000000000010000000011011000000110000100000
000000000000001000000000000000000000000000000000000000
000000000000100001000011010000000000000000000000000000
000000000110000011000110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000011011110000000100000010
000000000010000000000000000000011101110000000000000001
110001000000000000000000001000000000100000010110000000
100010000000000000000000001011001000010000100001100000

.logic_tile 9 29
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000100000000000001000000001010000100000100000
000000000000010000000000001011001001100000010000000000
000000001100100000000000010000000000000000000000000000
000010100001000000000011010000000000000000000000000000
000000000000100000000111000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000001000000001100000010100000100
100000000000000000000000001001001101010000100001000000

.logic_tile 10 29
000000000000000000000000001101111111000110100000000000
000000100000000000000000000011011000000000000001000000
111000000000001011100111000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000001010000111100111100000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000001000101100000000000000000000000000000000000
000000000001000000000000001111011000000000000000000000
000000101110000000000000000101000000101000000000000000
000000001010001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000001010010000000011101111000000101001010100000000
000000000000101111000111101011100000000000000000100100
110000000000000000000000000101001011101111000000000000
100010100000000000000011100101101001111111010010000000

.logic_tile 11 29
000000000000000000000000000011011101001011000100000001
000000000010000000000000000101111011000010000000100100
111000000000000111100000000101101110000010100101100101
100000000000000000000000001011101100010000101010000000
110000100000000111000000001101100000000000000000000000
110000000000000000100000000111100000010110100010000000
000000000000000111000111100000000000000000000000000000
000010000000000000100110100000000000000000000000000000
000000000000000101100111110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100011101011000000000000000100000101
000010100001000000000100000001101101100000010000100000
000000000000000111000011101011011000000001010110000010
000000000000000000100100000101100000000000000011000100
110000001010000001100000000101101111010100000100000000
100000000000000000100000001011101100010100100001100011

.logic_tile 12 29
000010100000000000000111110111101000010100000000000000
000000000000000000000111110000110000010100000000000000
111000001010000000000000011011011101100010110100000000
100000000000000000000011101101001110010010100000000000
110000000000000000000000011000001111001111100100000000
110000000000000000000011000011001001001111010000000000
000000000110000000000000000000000000000000000000000000
000000000001000111000011110000000000000000000000000000
000000000000000000000000000001001011000000010000000000
000000000000000001000011100000111101000000010000000010
000001000000001000000000011011101000100010110100000000
000010000000000101000011000111011111010010100000000000
000000000000000000000010000101100000000110000000000001
000000000000000001000110000000001101000110000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000

.logic_tile 13 29
000000000000001000000000010001111110000000000110100101
000000000010000101000011101101011100100000000010000010
111000000000000111000011111011001011000000000100100101
100000100001000000000110100001011111100000000011000110
110000000000000000000111111000000000100000010101100100
010000000000000000000011110111001000010000100000100000
000000000000001001100011101111100000101001010100100100
000000000001000101100110110101000000000000000001000000
000000000000001000000000011011100000000000000000000000
000000000000001001000011000101000000010110100000000000
000000000000000101100000001101101010000100000000000000
000000000000000000000000000001111011000000000000000000
000000000000000000000000001101011000000000000100000000
000000001110000000000000001001111000000000100000100000
000000000000000001100000010000001001110000000000000000
000000000000000000000011000000011011110000000000000000

.logic_tile 14 29
000010100000000001100110001111000001100000010000000000
000001000000000000000110101111001100000000000000000100
111000000000000101000000000101001101010111100000000000
100000000000000000000010101001101111001011100000000000
110000000000001000000010001001011011111110110100000000
010000001100001011000010101011011001111110100001000000
000000000000100101000000010000011010001110000000000000
000000000000000001100010001011001001001101000001000000
000000000000001000000010000001101100010110100100000000
000000000000000111000011100111011001001000000001000000
000000000000001000000010000101100000010000100000000000
000000000000001011000010011101001101110000110000000000
000000000000001111100000001101111100000010100000000000
000000000000000101000000000111010000010110100000000000
000001000000100001100110010000000001001001000000000000
000000100000010000000010100101001101000110000000000000

.logic_tile 15 29
000001001100000011100111001000000000000110000000000000
000010100000000000100010011101001010001001000001100000
000000000000001111000110000001101000100010110000000000
000000000000000111000010110000011000100010110000000000
000000000000000111100000001000000001010000100000000000
000000000000001111100000000111001100100000010000000000
000000000000000000000010001111011001000011000000000000
000000000000001101000010101001011000000001000000000000
000000000110000001000000000101101000101100000000000000
000000000000000001000010000000111100101100000000000000
000001000110100101100000001000000000001001000000000000
000010000000010011000000000011001010000110000000000000
000000000000100001100000000000011010101000000000000000
000000000001000000000000001011000000010100000000000000
000000000000000001000000000000000000001001000000000000
000000000000000000000000000101001100000110000000000000

.logic_tile 16 29
000000000000000111100110010101101011010111100110100000
000000000000000000100111010101001111101011110011000001
111000000101011111100000010111000001100000010000000000
100000000000000111000011011101101000110000110000000000
000000001100000101000110110101100000100000010000000000
000001000000001101100010100000101001100000010000000010
000001000000000011100000010011000001110110110000000000
000010000000000101100010011001001110100000010000000000
000000000000001000000000000101111101100000000000000000
000000000000001011000010000000111010100000000000000000
000000000010100000000011100000001110000010100000000000
000000100000000000000000001111000000000001010000000000
000000000000000011000110011101101010101001000000000000
000000000000000000000110110001111011101000000000000000
000001000000001000000110101011011000101001000000000000
000000000000001101000000001011111000101110000000000000

.logic_tile 17 29
000000000000000111100111101011101100101001110000000000
000000000000000000100111100001111010010001110000000000
000000000000000000000110110001100001100000010000000000
000000000000001001000011010000001111100000010000000000
000001000000000011100110101111100000101001010000100000
000000100000000000000000001111000000000000000000000000
000000000000000000000111001011101001000110100000000000
000000000000010001000110101001011100001111110000000000
000000000000000001100111100111001101000011100000000000
000000000000000000000000001101001011000010100000000000
000000000100001001100011100111111001000110100000000000
000000000000001011100000000001011010000000000000000000
000000000000001000000000001101101000101000000000000000
000000000000001001000000000111110000000000000000000000
000000000100101001100110011000011000101000000000000000
000000000000001001100110111101010000010100000010000000

.logic_tile 18 29
000000000000000101000110101101000001010000100000000000
000000000000000000000000000101101001010110100000000000
111000000010000000000010110011111010101010010000000000
100000000000000000000111100101111000100010010000000000
000000000000001000000110001011111110011111100100000001
000000000000000101000010111011111100000110100000000010
000000000010000101100110111101111110010100000000000000
000000000100000000000010001001000000101001010000000000
000000000000001000000000000000001001011001110100000000
000000000000000001000000000111011101100110110000000010
000000000000001001100110011011111110111110100000000000
000000000000001101000010011101000000101000000000000000
000000000000000001100000011011111110011111100100000001
000000000000000000000010001011011011000110100000100000
000000000000000001000000000001111100101010100000000000
000000000000000000100010001111100000101001010000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000010101111001000000011010100000000
110000000000000000000000001011111111000010000000000000
000000000000000000000000000111011100010000000100000000
000000000000000000000000001001111111101001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000110000011001000110011001100000000
000000000000000000000000000000101111001100110000010000
111000000000000000000000010101101001110011001100000000
100000000000000000000010000000001110001100110000000000
000000000000000000000000000011001001110011001100000000
000000000000000000000000000000001010001100110000000000
000000000000000001000000000101101000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000001000101100010000011001001110011001100000000
000000000000000000000000000000101101001100110000000000
000000000000001000000110010101101000110011001100000000
000000000000001111000010100000001111001100110000000000
000000000000000000000110110111001001001100111100000000
000000000000000001000010100000001001110011000000000000
110000000000001000000000000101101001001100110100000000
010000000000000101000000000000001101110011000000000000

.logic_tile 2 30
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000001101100000000000000000001111000000000000
100000000000000101000000000000001011001111000000000000
000000000000000101100000010001100000010110100000000000
000000000000000000010010100000000000010110100000000000
000000000000000111100110000001000000010110100000000000
000000000000000000100100000000000000010110100000000000
000001000000000000000000000000000000001111000000000000
000000100000000001000000000000001010001111000000000000
000000000000000000000000000101011001100000000000000000
000000000000000000000000001101001000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
010001000000000000000000000011011010101011110100000000
110010000000000000000000000000010000101011110010000000

.logic_tile 3 30
000001000000000000000000000111101101000001000100000000
000000100010000000000000001011101000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000111000010000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000000010000000000000000000000000000
000000100000100000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000010001101011000000000100000000
100000000000000000000011000011001111000100000000000000

.logic_tile 4 30
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000111000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000011001101001000000100000000
000000000000000000000000001111101111000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000

.logic_tile 5 30
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000111000000001001011010000010010010000000
000000000000000000000000001111001101011010010000000000
000000000001100000000111100011011111000010100000000000
000000001001010000000000000001111010010000010000000100
000000000000000000000000000001011011000001110000000000
000000000001000000000000001011001111010000110010000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010001100000000000000
000000000000000000000000000000011010001100000000100000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000101000001101111010000000000
000000000000000000000010010000101010101111010000000001
111000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000100111100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000101001100010110100000000000
000000000000000000000000000111110000111110100000000000
000000000000000000000000011111011000101001010100000100
000000000000000001000011001111110000111101010011000010
110000000000000000000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 15 30
000000000000000000000011101111111011101100000000000000
000000000000000101000000001001101010001100000000000000
000000000000000101000110001001101100001101000000000000
000000000000000101000010010111011110001111000000000000
000000000000001000000000000001111010000010100000000000
000000000000001001000000001111100000010110100010000000
000000000000000001100000000001000001100000010000100000
000000000000000111100000000000001000100000010000000000
000000000000000000000000010111100000010000100000000000
000000000000000000000010110000001101010000100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000110000001101000101000000000000000
000000000000000001000000000000010000101000000000000000
000000001000001001000000010111111100010000000000000000
000000000000001101000010000000001010010000000000000000

.logic_tile 16 30
000000000000100101100000001101011100111110100000000000
000000000001000000000010100101010000010100000000000000
111000000000001101000111000001101000001011110000000000
100000000000000011000000001111011100010111110000000000
000000000000000111100000010001111000101001010000000000
000000000000000101100010010101101100110110100000000000
000000000000000111000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001001000000000001111101010011100000000000
000000000000000001000000000000101010010011100000000000
000000000000000001100111011111111100010110100110000001
000010100000000000000110000111111011111111100011000000
000000000000000000000000011000000000100000010000000000
000000000000000000000010001101001001010000100000000000
000000000000001000000110000000001001001011000000000000
000000000000000001000000000001011010000111000000000000

.logic_tile 17 30
000000000000000000000000000111100001110110110000000000
000000000000000101000000000111101100010000100000000000
111000000000000000000010100101101101101011110100000100
100000000000000000000011100101011001101011010001000001
000000000000000000000010001011000000100110010000000000
000000000000000101000000001001001110010110100000000000
000000000000000001100111100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001001100000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000101101010100000000000000000
000000000000000001000000000000111111100000000000000000
000000000000000001000000010101111000101111010100000001
000000000000000000100010010001111100101011010001100000
000000000001000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000010100011101111001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000110100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000001011001110000000000000000000
000000000000000000000000001101010000000010100000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000001010000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000010001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001001010000000100
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000111000000100
000000001000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000001111000000010
000100001000000000
000000000000000000
000001110000000001
000000000000000110
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000001110000000001
000000000000000010
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000100000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000100
000000000000001000
001100000000000100
000000000000000000
000000000000000000
100111110000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk$SB_IO_IN_$glb_clk
.sym 5 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O_$glb_sr
.sym 6 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 7 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 8 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 9 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 11 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12 clk$SB_IO_IN_$glb_clk
.sym 15 iomem_wdata[7]
.sym 16 iomem_wdata[8]
.sym 17 iomem_wdata[11]
.sym 19 iomem_wdata[2]
.sym 21 iomem_wdata[10]
.sym 22 iomem_wdata[13]
.sym 23 iomem_wdata[14]
.sym 25 iomem_wdata[1]
.sym 27 iomem_wdata[2]
.sym 29 iomem_wdata[4]
.sym 30 iomem_wdata[7]
.sym 31 iomem_wdata[15]
.sym 33 iomem_wdata[0]
.sym 34 iomem_wdata[5]
.sym 35 iomem_wdata[1]
.sym 36 iomem_wdata[6]
.sym 37 iomem_wdata[4]
.sym 38 iomem_wdata[9]
.sym 39 iomem_wdata[12]
.sym 40 iomem_wdata[3]
.sym 41 iomem_wdata[0]
.sym 42 iomem_wdata[5]
.sym 43 iomem_wdata[3]
.sym 44 iomem_wdata[6]
.sym 45 iomem_wdata[0]
.sym 46 iomem_wdata[8]
.sym 47 iomem_wdata[0]
.sym 48 iomem_wdata[1]
.sym 49 iomem_wdata[9]
.sym 50 iomem_wdata[1]
.sym 51 iomem_wdata[2]
.sym 52 iomem_wdata[10]
.sym 53 iomem_wdata[2]
.sym 54 iomem_wdata[3]
.sym 55 iomem_wdata[11]
.sym 56 iomem_wdata[3]
.sym 57 iomem_wdata[4]
.sym 58 iomem_wdata[12]
.sym 59 iomem_wdata[4]
.sym 60 iomem_wdata[5]
.sym 61 iomem_wdata[13]
.sym 62 iomem_wdata[5]
.sym 63 iomem_wdata[6]
.sym 64 iomem_wdata[14]
.sym 65 iomem_wdata[6]
.sym 66 iomem_wdata[7]
.sym 67 iomem_wdata[15]
.sym 68 iomem_wdata[7]
.sym 101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 103 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 104 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 105 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 106 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 107 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 108 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 117 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 119 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_I0_O[2]
.sym 120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 131 soc.memory.rdata_0[0]
.sym 132 soc.memory.rdata_0[1]
.sym 133 soc.memory.rdata_0[2]
.sym 134 soc.memory.rdata_0[3]
.sym 135 soc.memory.rdata_0[4]
.sym 136 soc.memory.rdata_0[5]
.sym 137 soc.memory.rdata_0[6]
.sym 138 soc.memory.rdata_0[7]
.sym 142 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 158 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 160 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 180 iomem_addr[12]
.sym 203 iomem_wdata[10]
.sym 204 iomem_wdata[13]
.sym 205 soc.memory.rdata_0[5]
.sym 206 iomem_wdata[8]
.sym 209 soc.memory.rdata_0[7]
.sym 212 flash_clk_SB_LUT4_I1_I2[3]
.sym 213 iomem_wdata[14]
.sym 215 soc.memory.rdata_0[1]
.sym 216 iomem_wdata[1]
.sym 218 iomem_wdata[2]
.sym 234 iomem_wdata[5]
.sym 237 soc.memory.rdata_0[2]
.sym 239 iomem_wdata[7]
.sym 240 iomem_wdata[15]
.sym 245 iomem_wdata[6]
.sym 246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 247 soc.memory.rdata_1[7]
.sym 248 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 249 soc.memory.rdata_0[4]
.sym 256 soc.memory.rdata_0[6]
.sym 259 soc.memory.rdata_0[10]
.sym 260 soc.memory.rdata_0[0]
.sym 261 soc.memory.rdata_0[11]
.sym 262 iomem_wdata[3]
.sym 264 soc.memory.rdata_0[14]
.sym 266 iomem_wdata[3]
.sym 267 soc.memory.rdata_0[3]
.sym 269 soc.memory.rdata_1[0]
.sym 270 iomem_wdata[7]
.sym 273 soc.memory.rdata_1[2]
.sym 274 soc.memory.rdata_1[14]
.sym 276 soc.memory.rdata_1[3]
.sym 278 soc.memory.rdata_1[4]
.sym 282 soc.memory.rdata_1[6]
.sym 284 iomem_wdata[13]
.sym 286 soc.memory.rdata_1[10]
.sym 287 iomem_wdata[9]
.sym 288 soc.memory.rdata_1[11]
.sym 290 soc.memory.rdata_1[12]
.sym 291 iomem_addr[11]
.sym 296 iomem_addr[16]
.sym 321 iomem_addr[3]
.sym 327 iomem_wdata[8]
.sym 329 iomem_wdata[0]
.sym 330 iomem_addr[15]
.sym 331 iomem_addr[10]
.sym 332 iomem_addr[10]
.sym 333 iomem_wdata[11]
.sym 334 iomem_wdata[4]
.sym 336 iomem_wdata[12]
.sym 337 iomem_addr[16]
.sym 338 iomem_addr[14]
.sym 339 iomem_addr[16]
.sym 340 iomem_wdata[1]
.sym 341 iomem_addr[16]
.sym 352 iomem_wdata[11]
.sym 354 soc.memory.rdata_1[7]
.sym 357 iomem_addr[13]
.sym 359 clk$SB_IO_IN_$glb_clk
.sym 364 iomem_addr[3]
.sym 365 iomem_addr[8]
.sym 366 iomem_wdata[13]
.sym 367 iomem_addr[11]
.sym 368 iomem_addr[9]
.sym 369 iomem_addr[4]
.sym 371 iomem_wdata[8]
.sym 372 iomem_addr[3]
.sym 373 iomem_addr[7]
.sym 375 iomem_addr[5]
.sym 377 iomem_wdata[11]
.sym 378 iomem_addr[6]
.sym 379 iomem_wdata[9]
.sym 381 iomem_addr[2]
.sym 384 iomem_wdata[15]
.sym 385 iomem_wdata[14]
.sym 387 iomem_wdata[12]
.sym 388 iomem_addr[15]
.sym 389 iomem_addr[14]
.sym 391 iomem_addr[10]
.sym 392 iomem_wdata[10]
.sym 393 iomem_addr[12]
.sym 394 iomem_addr[13]
.sym 395 iomem_addr[2]
.sym 396 iomem_addr[10]
.sym 397 iomem_addr[2]
.sym 398 iomem_wdata[8]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[9]
.sym 402 iomem_addr[12]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[10]
.sym 405 iomem_addr[13]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[11]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[12]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[13]
.sym 414 iomem_addr[2]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[14]
.sym 417 iomem_addr[3]
.sym 418 iomem_addr[9]
.sym 419 iomem_wdata[15]
.sym 453 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 455 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 457 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 458 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 466 soc.memory.rdata_0[8]
.sym 467 soc.memory.rdata_0[9]
.sym 468 soc.memory.rdata_0[10]
.sym 469 soc.memory.rdata_0[11]
.sym 470 soc.memory.rdata_0[12]
.sym 471 soc.memory.rdata_0[13]
.sym 472 soc.memory.rdata_0[14]
.sym 473 soc.memory.rdata_0[15]
.sym 514 soc.memory.rdata_0[8]
.sym 516 soc.memory.rdata_0[13]
.sym 519 iomem_wdata[11]
.sym 520 soc.memory.rdata_0[15]
.sym 523 iomem_addr[8]
.sym 524 display.four_hex_in_SB_DFFESR_Q_E
.sym 527 iomem_addr[9]
.sym 528 iomem_addr[4]
.sym 530 iomem_wdata[9]
.sym 531 soc.memory.rdata_0[12]
.sym 536 iomem_wdata[14]
.sym 537 iomem_addr[5]
.sym 539 iomem_addr[2]
.sym 541 iomem_addr[2]
.sym 542 soc.memory.rdata_0[9]
.sym 543 flash_clk_SB_LUT4_I1_I2[3]
.sym 544 iomem_wdata[10]
.sym 553 soc.memory.rdata_0[14]
.sym 558 iomem_addr[6]
.sym 559 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 561 iomem_addr[7]
.sym 562 iomem_wdata[15]
.sym 563 soc.memory.rdata_1[14]
.sym 564 soc.memory.rdata_1[5]
.sym 565 soc.memory.rdata_1[15]
.sym 567 iomem_wdata[6]
.sym 569 iomem_wdata[5]
.sym 572 soc.memory.rdata_1[1]
.sym 573 iomem_wdata[7]
.sym 576 iomem_addr[5]
.sym 591 soc.memory.wen[1]
.sym 592 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 594 soc.memory.ram00_WREN
.sym 597 soc.memory.wen[0]
.sym 598 iomem_addr[10]
.sym 599 soc.memory.wen[1]
.sym 600 iomem_addr[7]
.sym 602 soc.memory.ram00_WREN
.sym 603 iomem_addr[14]
.sym 604 iomem_addr[15]
.sym 605 soc.memory.wen[0]
.sym 606 iomem_addr[16]
.sym 608 iomem_addr[6]
.sym 611 iomem_addr[13]
.sym 612 iomem_addr[4]
.sym 613 iomem_addr[5]
.sym 615 iomem_addr[8]
.sym 617 iomem_addr[12]
.sym 618 iomem_addr[9]
.sym 620 iomem_addr[11]
.sym 623 soc.memory.wen[0]
.sym 624 iomem_addr[12]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[0]
.sym 627 iomem_addr[13]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[1]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[1]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[0]
.sym 636 soc.memory.ram00_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[0]
.sym 639 soc.memory.ram00_WREN
.sym 640 iomem_addr[9]
.sym 641 soc.memory.wen[1]
.sym 642 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[1]
.sym 645 iomem_addr[16]
.sym 646 iomem_addr[11]
.sym 680 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 681 soc.cpu.reg_sh[3]
.sym 682 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 683 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 684 soc.cpu.reg_sh[4]
.sym 685 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 693 soc.memory.rdata_1[0]
.sym 694 soc.memory.rdata_1[1]
.sym 695 soc.memory.rdata_1[2]
.sym 696 soc.memory.rdata_1[3]
.sym 697 soc.memory.rdata_1[4]
.sym 698 soc.memory.rdata_1[5]
.sym 699 soc.memory.rdata_1[6]
.sym 700 soc.memory.rdata_1[7]
.sym 741 iomem_addr[3]
.sym 742 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 747 soc.memory.wen[0]
.sym 749 soc.memory.wen[1]
.sym 750 iomem_addr[7]
.sym 752 soc.memory.ram00_WREN
.sym 758 iomem_addr[8]
.sym 759 iomem_addr[6]
.sym 761 iomem_addr[9]
.sym 762 iomem_addr[13]
.sym 763 iomem_addr[4]
.sym 785 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 791 iomem_wdata[3]
.sym 797 soc.memory.rdata_1[8]
.sym 799 iomem_wdata[5]
.sym 801 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 812 $PACKER_GND_NET
.sym 838 $PACKER_VCC_NET
.sym 841 $PACKER_GND_NET
.sym 846 $PACKER_VCC_NET
.sym 849 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 905 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 908 iomem_wdata[5]
.sym 910 iomem_wdata[7]
.sym 911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 912 iomem_wdata[3]
.sym 920 soc.memory.rdata_1[8]
.sym 921 soc.memory.rdata_1[9]
.sym 922 soc.memory.rdata_1[10]
.sym 923 soc.memory.rdata_1[11]
.sym 924 soc.memory.rdata_1[12]
.sym 925 soc.memory.rdata_1[13]
.sym 926 soc.memory.rdata_1[14]
.sym 927 soc.memory.rdata_1[15]
.sym 930 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 968 iomem_addr[15]
.sym 969 iomem_wdata[0]
.sym 970 soc.memory.rdata_1[13]
.sym 971 iomem_wdata[1]
.sym 981 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 991 iomem_addr[16]
.sym 996 soc.memory.rdata_1[9]
.sym 998 $PACKER_VCC_NET
.sym 1011 iomem_wdata[4]
.sym 1012 iomem_addr[16]
.sym 1013 iomem_wdata[12]
.sym 1018 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 1019 iomem_wdata[7]
.sym 1021 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 1022 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 1023 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 1024 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 1029 iomem_addr[10]
.sym 1031 iomem_addr[16]
.sym 1035 iomem_addr[10]
.sym 1036 iomem_addr[14]
.sym 1130 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 1131 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 1132 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 1133 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 1134 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 1135 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 1136 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 1137 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 1147 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 1152 iomem_wdata[30]
.sym 1159 iomem_wdata[3]
.sym 1178 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 1185 iomem_wdata[7]
.sym 1190 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 1194 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 1198 iomem_wdata[5]
.sym 1201 iomem_wdata[3]
.sym 1212 iomem_wdata[11]
.sym 1222 iomem_wdata[30]
.sym 1226 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 1227 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 1228 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 1231 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 1232 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 1234 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 1236 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 1237 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 1241 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 1247 iomem_addr[13]
.sym 1336 soc.cpu.alu_out_SB_LUT4_O_18_I1[3]
.sym 1337 soc.cpu.alu_out_q[15]
.sym 1338 soc.cpu.alu_out_SB_LUT4_O_16_I1[2]
.sym 1339 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 1340 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 1341 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 1342 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 1343 soc.cpu.alu_out_SB_LUT4_O_16_I1[1]
.sym 1346 soc.cpu.instr_retirq
.sym 1384 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 1385 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 1386 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 1387 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 1389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 1398 soc.cpu.pcpi_rs2[12]
.sym 1403 soc.cpu.mem_la_wdata[5]
.sym 1428 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 1432 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 1434 soc.cpu.reg_next_pc[0]
.sym 1438 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 1439 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 1443 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.sym 1444 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 1445 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 1450 iomem_addr[5]
.sym 1451 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 1544 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 1545 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 1546 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 1547 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 1548 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 1549 soc.cpu.alu_out_q[3]
.sym 1550 soc.cpu.alu_out_SB_LUT4_O_16_I1[0]
.sym 1551 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 1592 soc.cpu.alu_out_q[6]
.sym 1595 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 1606 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 1613 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 1636 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 1637 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 1638 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 1639 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 1640 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 1642 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 1643 soc.cpu.alu_out_q[3]
.sym 1644 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 1646 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.sym 1647 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 1648 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 1649 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 1650 soc.cpu.alu_out_q[7]
.sym 1651 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 1652 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 1655 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 1657 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 1658 $PACKER_GND_NET
.sym 1661 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 1753 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 1754 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.sym 1755 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 1756 soc.cpu.alu_out_q[7]
.sym 1757 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.sym 1758 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.sym 1759 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 1760 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 1801 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 1802 soc.cpu.decoded_imm[3]
.sym 1804 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 1805 soc.cpu.alu_out_q[21]
.sym 1810 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 1812 soc.cpu.cpu_state[4]
.sym 1814 soc.cpu.alu_out_q[4]
.sym 1822 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 1835 soc.cpu.alu_out_q[4]
.sym 1842 soc.cpu.instr_sub
.sym 1844 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 1845 iomem_addr[10]
.sym 1848 iomem_addr[16]
.sym 1849 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 1850 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 1851 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 1852 soc.cpu.mem_la_wdata[6]
.sym 1853 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 1854 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 1855 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 1856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 1857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 1858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 1859 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 1860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 1861 soc.cpu.decoded_imm[3]
.sym 1862 iomem_addr[10]
.sym 1865 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 1867 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 1869 iomem_addr[14]
.sym 1965 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 1966 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 1967 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 1968 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 1969 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 1970 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 1971 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 1972 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 2030 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 2031 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 2033 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.sym 2035 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.sym 2040 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 2043 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 2044 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.sym 2051 iomem_addr[13]
.sym 2062 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 2076 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 2077 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 2078 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 2080 soc.cpu.instr_sub
.sym 2081 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 2082 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 2083 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 2086 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 2087 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 2091 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 2093 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 2098 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 2099 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 2240 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 2242 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 2250 iomem_addr[5]
.sym 2265 soc.cpu.mem_la_wdata[5]
.sym 2286 soc.cpu.instr_sub
.sym 2287 soc.cpu.reg_next_pc[0]
.sym 2289 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 2290 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 2291 soc.cpu.instr_sub
.sym 2292 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 2293 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.sym 2294 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 2295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 2297 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 2300 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 2303 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 2306 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 2425 $PACKER_GND_NET
.sym 2428 soc.cpu.timer[21]
.sym 2451 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 2456 $PACKER_GND_NET
.sym 2457 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 2459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 2465 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 2487 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 2493 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 2494 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 2495 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 2496 soc.cpu.alu_out_q[3]
.sym 2498 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.sym 2499 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 2500 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 2501 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 2502 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 2503 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 2509 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 2513 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 2514 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 2515 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 2615 iomem_addr[12]
.sym 2661 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 2664 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 2686 iomem_addr[14]
.sym 2695 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 2697 iomem_addr[10]
.sym 2702 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 2703 soc.cpu.cpu_state[3]
.sym 2705 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 2706 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 2707 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 2708 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 2710 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 2711 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 2712 soc.cpu.decoded_imm[3]
.sym 2820 soc.cpu.instr_bgeu_SB_LUT4_I1_O[0]
.sym 2864 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 2873 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 2895 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.sym 2904 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2908 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2909 soc.cpu.irq_pending[2]
.sym 2910 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 2911 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 2913 soc.cpu.instr_sub
.sym 2915 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 2918 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 2920 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 2921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 2924 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 2925 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2929 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2931 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 2932 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 3025 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[31]
.sym 3026 soc.cpu.alu_out_q[0]
.sym 3027 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.sym 3029 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 3088 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 3099 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3101 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 3111 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3131 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 3136 soc.cpu.instr_sub
.sym 3137 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 3139 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 3140 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 3141 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 3144 soc.cpu.reg_next_pc[0]
.sym 3145 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 3146 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 3147 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 3149 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 3150 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 3153 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 3156 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 3250 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 3251 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 3252 soc.cpu.alu_out_SB_LUT4_O_6_I2[1]
.sym 3253 soc.cpu.alu_out_q[17]
.sym 3254 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[3]
.sym 3255 soc.cpu.alu_out_q[25]
.sym 3298 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 3300 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 3303 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 3310 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 3321 soc.cpu.pcpi_rs2[26]
.sym 3342 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 3347 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 3349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 3350 soc.cpu.alu_out_q[19]
.sym 3352 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 3353 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 3354 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 3355 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 3356 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 3357 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 3358 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 3359 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 3367 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 3456 soc.cpu.alu_out_q[19]
.sym 3457 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 3458 soc.cpu.irq_pending[2]
.sym 3459 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 3460 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 3462 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 3463 soc.cpu.alu_out_q[24]
.sym 3475 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 3483 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 3484 soc.cpu.irq_pending[1]
.sym 3487 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 3505 soc.cpu.decoded_imm[3]
.sym 3515 soc.cpu.cpu_state[4]
.sym 3530 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3533 soc.cpu.latched_stalu
.sym 3547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 3552 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 3554 soc.cpu.alu_out_q[17]
.sym 3555 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 3556 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 3557 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 3558 soc.cpu.alu_out_q[25]
.sym 3559 soc.cpu.cpu_state[3]
.sym 3560 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 3561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 3665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 3670 soc.cpu.latched_stalu
.sym 3693 soc.cpu.alu_out_q[24]
.sym 3695 soc.cpu.alu_out_q[19]
.sym 3712 soc.cpu.irq_state[1]
.sym 3713 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 3714 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 3719 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 3724 soc.cpu.decoded_imm[12]
.sym 3746 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 3759 soc.cpu.irq_pending[2]
.sym 3760 soc.cpu.irq_pending[2]
.sym 3761 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 3762 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 3763 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 3764 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 3765 soc.cpu.latched_stalu
.sym 3768 soc.cpu.instr_sub
.sym 3769 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 3770 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 3771 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 3775 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 3780 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3781 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 3782 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 3873 soc.cpu.irq_delay
.sym 3876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 3879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 3884 soc.cpu.decoded_imm[9]
.sym 3895 soc.cpu.cpuregs_waddr[1]
.sym 3900 soc.cpu.latched_stalu
.sym 3906 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 3921 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 3922 soc.cpu.latched_stalu
.sym 3925 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 3930 soc.cpu.latched_stalu
.sym 3944 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 3955 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 3969 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 3970 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 3972 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 3973 soc.cpu.instr_sub
.sym 3977 soc.cpu.reg_next_pc[0]
.sym 3979 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 3980 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 3981 soc.cpu.latched_stalu
.sym 3982 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 3988 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 4085 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 4086 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 4087 soc.cpu.reg_next_pc[0]
.sym 4089 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 4090 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 4091 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 4092 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 4110 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 4111 soc.cpu.decoded_imm[27]
.sym 4129 soc.cpu.decoded_imm[25]
.sym 4148 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 4149 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 4151 soc.cpu.is_lui_auipc_jal
.sym 4156 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 4157 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 4158 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 4160 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 4162 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 4164 UART_RX_SB_LUT4_I1_I0[3]
.sym 4169 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 4171 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 4182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 4196 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 4197 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 4198 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 4199 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 4200 soc.cpu.alu_out_q[19]
.sym 4201 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 4203 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 4204 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 4205 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 4206 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 4207 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 4312 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 4313 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 4314 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 4316 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 4318 soc.cpu.latched_store
.sym 4319 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 4356 soc.cpu.reg_pc[17]
.sym 4358 iomem_wdata[20]
.sym 4368 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 4375 soc.cpu.decoded_imm[28]
.sym 4376 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 4379 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 4380 soc.cpu.cpu_state[4]
.sym 4382 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 4387 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 4420 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 4423 soc.cpu.cpu_state[4]
.sym 4428 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 4429 soc.cpu.alu_out_q[25]
.sym 4430 soc.cpu.alu_out_q[17]
.sym 4431 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 4433 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 4434 soc.cpu.cpu_state[3]
.sym 4438 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 4539 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 4540 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4541 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 4542 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 4543 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 4545 soc.cpu.cpu_state[0]
.sym 4546 soc.cpu.cpu_state[1]
.sym 4564 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 4603 soc.cpu.latched_store
.sym 4604 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 4618 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 4636 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 4646 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 4647 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 4648 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 4649 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 4650 soc.cpu.instr_sub
.sym 4651 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 4652 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 4653 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 4654 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 4655 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 4656 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 4657 soc.cpu.cpu_state[1]
.sym 4658 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 4659 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 4661 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 4664 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 4766 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 4767 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 4768 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 4770 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 4771 soc.cpu.cpu_state[3]
.sym 4772 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 4773 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 4810 soc.cpu.decoded_imm[22]
.sym 4814 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4829 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 4830 soc.cpu.cpu_state[0]
.sym 4833 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 4834 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 4844 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 4849 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 4858 soc.cpu.cpu_state[1]
.sym 4873 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 4874 soc.cpu.latched_stalu
.sym 4880 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 4885 soc.cpu.instr_sub
.sym 4886 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 4887 soc.cpu.cpu_state[1]
.sym 4896 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 4992 display.refresh_timer_state[1]
.sym 4993 display.refresh_timer_state[2]
.sym 4994 display.refresh_timer_state[3]
.sym 4995 display.refresh_timer_state[4]
.sym 4996 display.refresh_timer_state[5]
.sym 4997 display.refresh_timer_state[6]
.sym 4998 display.refresh_timer_state[7]
.sym 5001 soc.cpu.cpu_state[4]
.sym 5002 soc.cpu.cpu_state[3]
.sym 5003 soc.cpu.cpuregs_raddr2[2]
.sym 5013 soc.cpu.alu_out_q[16]
.sym 5022 soc.cpu.decoded_imm[30]
.sym 5039 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5045 soc.cpu.cpu_state[2]
.sym 5046 soc.cpu.cpu_state[3]
.sym 5048 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 5051 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5052 soc.cpu.cpu_state[4]
.sym 5053 UART_RX_SB_LUT4_I1_I0[3]
.sym 5059 UART_RX_SB_LUT4_I1_I0[3]
.sym 5062 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 5065 soc.cpu.latched_stalu
.sym 5070 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 5073 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 5083 soc.cpu.is_sll_srl_sra
.sym 5085 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5087 soc.cpu.alu_out_q[19]
.sym 5088 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 5090 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 5096 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 5097 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 5098 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 5197 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 5198 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 5199 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 5200 display.refresh_timer_state_SB_LUT4_O_I3
.sym 5201 display.refresh_timer_state[12]
.sym 5202 display.refresh_timer_state[13]
.sym 5203 display.refresh_timer_state[14]
.sym 5204 display.refresh_timer_state[15]
.sym 5245 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 5257 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 5292 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 5294 display.refresh_timer_state[9]
.sym 5295 soc.cpu.alu_out_q[25]
.sym 5298 display.refresh_timer_state[11]
.sym 5300 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 5302 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 5405 display.refresh_timer_state[16]
.sym 5406 display.refresh_timer_state[17]
.sym 5407 display.refresh_timer_state[18]
.sym 5408 display.refresh_timer_state[19]
.sym 5409 display.refresh_timer_state[20]
.sym 5410 display.refresh_timer_state[21]
.sym 5411 display.refresh_timer_state[22]
.sym 5412 display.refresh_timer_state[23]
.sym 5435 $PACKER_VCC_NET
.sym 5457 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 5459 soc.cpu.cpu_state[6]
.sym 5468 soc.cpu.cpu_state[5]
.sym 5476 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 5487 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 5500 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 5501 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 5503 display.refresh_timer_state_SB_LUT4_O_I3
.sym 5504 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 5509 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 5510 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 5511 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 5614 display.refresh_timer_state[9]
.sym 5615 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 5616 display.refresh_timer_state[11]
.sym 5617 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 5618 display.refresh_timer_state[8]
.sym 5619 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 5620 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 5621 display.refresh_timer_state[10]
.sym 5628 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 5634 UART_RX_SB_LUT4_I1_I0[3]
.sym 5636 UART_RX_SB_LUT4_I1_I0[3]
.sym 5687 $PACKER_VCC_NET
.sym 5706 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 5717 display.refresh_timer_state[10]
.sym 5827 display.second_timer_state_SB_LUT4_O_14_I3
.sym 5828 display.second_timer_state_SB_LUT4_O_13_I3
.sym 5829 display.second_timer_state_SB_LUT4_O_12_I3
.sym 5830 display.second_timer_state_SB_LUT4_O_11_I3
.sym 5831 display.second_timer_state_SB_LUT4_O_10_I3
.sym 5832 display.second_timer_state_SB_LUT4_O_9_I3
.sym 5833 display.second_timer_state_SB_LUT4_O_8_I3
.sym 5856 soc.cpu.cpuregs.wen
.sym 5901 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5913 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 5946 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 6053 display.second_timer_state[8]
.sym 6054 display.second_timer_state_SB_LUT4_O_7_I3
.sym 6055 display.second_timer_state[10]
.sym 6056 display.second_timer_state_SB_LUT4_O_6_I3
.sym 6057 display.second_timer_state_SB_LUT4_O_5_I3
.sym 6058 display.second_timer_state[13]
.sym 6059 display.second_timer_state[14]
.sym 6060 display.second_timer_state[15]
.sym 6088 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 6131 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 6280 display.second_timer_state_SB_LUT4_O_4_I3
.sym 6281 display.second_timer_state_SB_LUT4_O_3_I3
.sym 6282 display.second_timer_state_SB_LUT4_O_2_I3
.sym 6283 display.second_timer_state[19]
.sym 6284 display.second_timer_state_SB_LUT4_O_1_I3
.sym 6285 display.second_timer_state_SB_LUT4_O_I3
.sym 6286 display.second_timer_state[22]
.sym 6287 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 6369 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 6597 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 6673 COLHI$SB_IO_OUT
.sym 6674 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 6677 flash_csb_SB_LUT4_I1_O[0]
.sym 6678 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 6680 display.second_toggle_SB_LUT4_O_I3
.sym 6697 iomem_addr[11]
.sym 6716 soc.memory.rdata_0[2]
.sym 6717 soc.memory.rdata_0[11]
.sym 6720 soc.memory.rdata_0[4]
.sym 6722 iomem_addr[16]
.sym 6723 soc.memory.rdata_0[10]
.sym 6724 soc.memory.rdata_0[0]
.sym 6726 soc.memory.rdata_1[14]
.sym 6727 soc.memory.rdata_0[14]
.sym 6728 soc.memory.rdata_0[6]
.sym 6730 soc.memory.rdata_0[3]
.sym 6731 soc.memory.rdata_1[10]
.sym 6732 soc.memory.rdata_1[0]
.sym 6735 flash_clk_SB_LUT4_I1_I2[3]
.sym 6736 soc.memory.rdata_1[2]
.sym 6738 soc.memory.rdata_1[3]
.sym 6740 soc.memory.rdata_1[4]
.sym 6741 soc.memory.rdata_1[11]
.sym 6742 iomem_addr[16]
.sym 6743 flash_clk_SB_LUT4_I1_I2[3]
.sym 6744 soc.memory.rdata_1[6]
.sym 6748 soc.memory.rdata_1[6]
.sym 6749 flash_clk_SB_LUT4_I1_I2[3]
.sym 6750 soc.memory.rdata_0[6]
.sym 6751 iomem_addr[16]
.sym 6754 soc.memory.rdata_0[14]
.sym 6755 iomem_addr[16]
.sym 6756 flash_clk_SB_LUT4_I1_I2[3]
.sym 6757 soc.memory.rdata_1[14]
.sym 6760 soc.memory.rdata_1[4]
.sym 6761 flash_clk_SB_LUT4_I1_I2[3]
.sym 6762 iomem_addr[16]
.sym 6763 soc.memory.rdata_0[4]
.sym 6766 flash_clk_SB_LUT4_I1_I2[3]
.sym 6767 soc.memory.rdata_0[0]
.sym 6768 soc.memory.rdata_1[0]
.sym 6769 iomem_addr[16]
.sym 6772 soc.memory.rdata_0[3]
.sym 6773 soc.memory.rdata_1[3]
.sym 6774 iomem_addr[16]
.sym 6775 flash_clk_SB_LUT4_I1_I2[3]
.sym 6778 soc.memory.rdata_1[2]
.sym 6779 flash_clk_SB_LUT4_I1_I2[3]
.sym 6780 soc.memory.rdata_0[2]
.sym 6781 iomem_addr[16]
.sym 6784 soc.memory.rdata_1[10]
.sym 6785 flash_clk_SB_LUT4_I1_I2[3]
.sym 6786 iomem_addr[16]
.sym 6787 soc.memory.rdata_0[10]
.sym 6790 flash_clk_SB_LUT4_I1_I2[3]
.sym 6791 iomem_addr[16]
.sym 6792 soc.memory.rdata_1[11]
.sym 6793 soc.memory.rdata_0[11]
.sym 6825 gpio_out[7]
.sym 6826 gpio_out[3]
.sym 6827 gpio_out[5]
.sym 6831 gpio_out[1]
.sym 6834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 6836 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.sym 6842 display.four_hex_in_SB_DFFESR_Q_E
.sym 6843 soc.memory.rdata_1[1]
.sym 6844 COLHI$SB_IO_OUT
.sym 6845 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 6846 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 6847 soc.memory.rdata_1[5]
.sym 6859 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 6860 iomem_addr[16]
.sym 6863 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 6865 soc.memory.rdata_0[9]
.sym 6876 $PACKER_VCC_NET
.sym 6879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 6885 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 6891 soc.memory.rdata_1[9]
.sym 6911 soc.memory.rdata_1[8]
.sym 6915 soc.memory.rdata_0[8]
.sym 6916 iomem_addr[16]
.sym 6927 soc.memory.rdata_1[12]
.sym 6929 soc.memory.rdata_0[15]
.sym 6931 soc.memory.rdata_0[12]
.sym 6932 flash_clk_SB_LUT4_I1_I2[3]
.sym 6933 soc.memory.rdata_1[15]
.sym 6941 flash_clk_SB_LUT4_I1_I2[3]
.sym 6942 soc.memory.rdata_0[15]
.sym 6943 iomem_addr[16]
.sym 6944 soc.memory.rdata_1[15]
.sym 6953 flash_clk_SB_LUT4_I1_I2[3]
.sym 6954 soc.memory.rdata_1[8]
.sym 6955 iomem_addr[16]
.sym 6956 soc.memory.rdata_0[8]
.sym 6959 soc.memory.rdata_1[12]
.sym 6960 iomem_addr[16]
.sym 6961 soc.memory.rdata_0[12]
.sym 6962 flash_clk_SB_LUT4_I1_I2[3]
.sym 7013 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 7014 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7015 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 7016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7017 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 7018 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 7022 iomem_wdata[10]
.sym 7023 iomem_wdata[5]
.sym 7024 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7025 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 7028 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_I0_O[2]
.sym 7029 gpio_out[3]
.sym 7030 iomem_wdata[3]
.sym 7031 soc.memory.rdata_1[8]
.sym 7032 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 7033 soc.cpu.reg_sh[0]
.sym 7035 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7036 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 7037 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7038 $PACKER_VCC_NET
.sym 7039 soc.cpu.reg_sh[1]
.sym 7042 soc.cpu.cpu_state[2]
.sym 7055 soc.cpu.reg_sh[1]
.sym 7057 soc.cpu.reg_sh[0]
.sym 7060 soc.cpu.reg_sh[3]
.sym 7066 $PACKER_VCC_NET
.sym 7078 soc.cpu.reg_sh[2]
.sym 7081 $nextpnr_ICESTORM_LC_35$O
.sym 7083 soc.cpu.reg_sh[0]
.sym 7087 $nextpnr_ICESTORM_LC_36$I3
.sym 7089 soc.cpu.reg_sh[1]
.sym 7090 $PACKER_VCC_NET
.sym 7093 $nextpnr_ICESTORM_LC_36$COUT
.sym 7095 $PACKER_VCC_NET
.sym 7097 $nextpnr_ICESTORM_LC_36$I3
.sym 7099 $nextpnr_ICESTORM_LC_37$I3
.sym 7101 soc.cpu.reg_sh[2]
.sym 7102 $PACKER_VCC_NET
.sym 7105 $nextpnr_ICESTORM_LC_37$COUT
.sym 7107 $PACKER_VCC_NET
.sym 7109 $nextpnr_ICESTORM_LC_37$I3
.sym 7111 $nextpnr_ICESTORM_LC_38$I3
.sym 7113 soc.cpu.reg_sh[3]
.sym 7114 $PACKER_VCC_NET
.sym 7121 $nextpnr_ICESTORM_LC_38$I3
.sym 7125 soc.cpu.reg_sh[3]
.sym 7155 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 7156 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 7157 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 7159 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 7161 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 7162 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 7166 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 7168 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7170 display.four_hex_in_SB_DFFESR_Q_9_E
.sym 7172 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 7175 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 7177 SEG_SB_LUT4_O_I0[0]
.sym 7178 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 7179 soc.cpu.mem_la_wdata[6]
.sym 7180 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 7181 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 7182 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7183 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 7184 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 7185 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 7186 soc.cpu.mem_la_wdata[5]
.sym 7187 iomem_wdata[2]
.sym 7188 soc.cpu.reg_sh[2]
.sym 7189 iomem_wdata[14]
.sym 7190 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 7198 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 7199 soc.cpu.reg_sh[3]
.sym 7200 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 7202 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7207 soc.cpu.reg_sh[3]
.sym 7208 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 7210 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 7212 soc.cpu.reg_sh[2]
.sym 7217 soc.cpu.reg_sh[0]
.sym 7218 soc.cpu.reg_sh[4]
.sym 7220 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 7222 $PACKER_VCC_NET
.sym 7223 soc.cpu.reg_sh[1]
.sym 7224 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 7226 soc.cpu.reg_sh[4]
.sym 7227 soc.cpu.cpu_state[4]
.sym 7228 $nextpnr_ICESTORM_LC_41$O
.sym 7231 soc.cpu.reg_sh[2]
.sym 7234 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 7236 soc.cpu.reg_sh[3]
.sym 7237 $PACKER_VCC_NET
.sym 7241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7242 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 7243 soc.cpu.reg_sh[4]
.sym 7244 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 7248 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 7249 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 7250 soc.cpu.cpu_state[4]
.sym 7253 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7254 soc.cpu.reg_sh[3]
.sym 7255 soc.cpu.reg_sh[2]
.sym 7256 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 7259 soc.cpu.reg_sh[4]
.sym 7265 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 7267 soc.cpu.cpu_state[4]
.sym 7268 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 7271 soc.cpu.reg_sh[0]
.sym 7272 soc.cpu.reg_sh[3]
.sym 7273 soc.cpu.reg_sh[4]
.sym 7274 soc.cpu.reg_sh[1]
.sym 7276 clk$SB_IO_IN_$glb_clk
.sym 7302 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 7303 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 7304 iomem_wdata[2]
.sym 7305 iomem_wdata[14]
.sym 7306 iomem_wdata[27]
.sym 7308 iomem_wdata[11]
.sym 7309 iomem_wdata[30]
.sym 7312 soc.cpu.alu_out_q[15]
.sym 7313 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 7314 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 7315 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 7316 $PACKER_VCC_NET
.sym 7317 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 7318 iomem_wdata[12]
.sym 7319 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7320 iomem_wdata[9]
.sym 7323 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 7325 iomem_wdata[13]
.sym 7327 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 7328 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 7329 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 7332 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 7333 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 7334 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 7335 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 7336 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7337 soc.cpu.cpu_state[4]
.sym 7345 soc.cpu.trap_SB_LUT4_I2_O
.sym 7347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 7351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 7354 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 7355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7365 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 7366 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7370 soc.cpu.mem_la_wdata[5]
.sym 7371 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 7373 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 7376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 7378 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 7379 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7397 soc.cpu.mem_la_wdata[5]
.sym 7408 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 7412 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 7413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 7414 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 7415 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7420 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 7422 soc.cpu.trap_SB_LUT4_I2_O
.sym 7423 clk$SB_IO_IN_$glb_clk
.sym 7449 soc.cpu.alu_out_q[5]
.sym 7450 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 7451 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 7452 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 7453 soc.cpu.reg_sh[2]
.sym 7454 soc.cpu.alu_out_q[12]
.sym 7455 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 7456 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 7457 soc.cpu.instr_maskirq
.sym 7459 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 7460 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 7461 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 7462 iomem_wdata[15]
.sym 7463 soc.cpu.trap_SB_LUT4_I2_O
.sym 7464 iomem_wdata[6]
.sym 7465 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 7466 iomem_wdata[26]
.sym 7467 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 7469 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 7470 soc.cpu.trap_SB_LUT4_I2_O
.sym 7471 soc.cpu.reg_next_pc[0]
.sym 7472 iomem_wdata[2]
.sym 7473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 7474 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7477 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 7478 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7480 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7481 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 7483 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 7490 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 7491 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 7492 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 7493 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 7495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 7496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 7498 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7499 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 7501 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 7506 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 7509 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 7512 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 7513 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 7514 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 7515 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7517 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 7518 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7519 soc.cpu.cpu_state[4]
.sym 7520 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7521 soc.cpu.mem_la_wdata[5]
.sym 7523 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 7524 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7525 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7526 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7529 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7530 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 7531 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 7532 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 7535 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 7537 soc.cpu.cpu_state[4]
.sym 7538 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 7541 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 7542 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 7543 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7544 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7547 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 7548 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7549 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 7550 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7553 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7554 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 7555 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 7556 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 7559 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7560 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7561 soc.cpu.mem_la_wdata[5]
.sym 7562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 7565 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 7566 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7567 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7568 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 7569 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 7570 clk$SB_IO_IN_$glb_clk
.sym 7596 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 7597 soc.cpu.instr_bne_SB_LUT4_I2_I3[3]
.sym 7598 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 7599 soc.cpu.alu_out_q[13]
.sym 7600 soc.cpu.alu_out_q[6]
.sym 7601 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 7602 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 7603 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[1]
.sym 7605 soc.cpu.instr_timer
.sym 7612 iomem_wdata[19]
.sym 7613 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 7615 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 7620 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 7621 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7622 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 7623 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 7626 soc.cpu.alu_out_q[12]
.sym 7628 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 7629 soc.cpu.cpu_state[4]
.sym 7631 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 7637 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 7638 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7639 soc.cpu.mem_la_wdata[6]
.sym 7640 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 7641 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7643 soc.cpu.alu_out_SB_LUT4_O_16_I1[0]
.sym 7645 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 7647 soc.cpu.alu_out_SB_LUT4_O_16_I1[2]
.sym 7648 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 7649 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7652 soc.cpu.alu_out_SB_LUT4_O_16_I1[1]
.sym 7654 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 7656 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7657 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 7661 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 7662 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7665 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 7670 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7671 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 7672 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 7673 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 7676 soc.cpu.alu_out_SB_LUT4_O_16_I1[2]
.sym 7677 soc.cpu.alu_out_SB_LUT4_O_16_I1[1]
.sym 7679 soc.cpu.alu_out_SB_LUT4_O_16_I1[0]
.sym 7682 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 7683 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7684 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7685 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 7688 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7689 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7690 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 7691 soc.cpu.mem_la_wdata[6]
.sym 7694 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7695 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7696 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7697 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 7700 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7701 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7702 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 7703 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 7707 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 7709 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7712 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7713 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 7714 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 7717 clk$SB_IO_IN_$glb_clk
.sym 7743 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 7744 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 7745 soc.cpu.alu_out_q[21]
.sym 7746 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 7747 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 7748 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 7749 soc.cpu.alu_out_q[4]
.sym 7750 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 7751 soc.cpu.irq_pending[2]
.sym 7754 soc.cpu.irq_pending[2]
.sym 7755 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 7757 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 7758 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 7759 soc.cpu.mem_la_wdata[6]
.sym 7763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 7765 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 7766 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 7768 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 7769 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 7770 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 7771 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 7772 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 7773 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 7774 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 7775 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 7776 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 7777 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7778 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 7787 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 7788 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7790 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 7791 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 7792 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 7793 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7794 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 7795 $PACKER_VCC_NET
.sym 7796 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 7797 soc.cpu.instr_sub
.sym 7798 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 7801 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 7802 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 7803 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7805 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7806 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 7808 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7809 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7812 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 7813 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 7814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 7818 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 7823 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7824 soc.cpu.instr_sub
.sym 7825 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 7826 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 7830 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7831 $PACKER_VCC_NET
.sym 7832 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 7835 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 7836 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 7837 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 7838 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7841 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 7842 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 7843 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7844 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 7847 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 7849 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 7853 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 7854 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 7855 soc.cpu.instr_sub
.sym 7856 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7859 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7860 soc.cpu.instr_sub
.sym 7861 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7862 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 7864 clk$SB_IO_IN_$glb_clk
.sym 7890 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.sym 7891 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 7892 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.sym 7893 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.sym 7894 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 7895 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.sym 7896 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 7897 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 7899 soc.cpu.instr_rdinstrh
.sym 7903 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 7904 soc.cpu.instr_sub
.sym 7907 $PACKER_VCC_NET
.sym 7908 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 7909 soc.cpu.instr_sub
.sym 7911 soc.cpu.instr_sub
.sym 7914 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 7915 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 7916 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 7917 soc.cpu.mem_la_wdata[1]
.sym 7918 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7919 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 7920 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7921 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 7922 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 7923 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.sym 7924 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 7925 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 7933 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 7935 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 7936 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7937 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 7942 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 7946 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 7947 soc.cpu.instr_sub
.sym 7948 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 7950 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 7952 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 7954 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 7957 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 7965 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 7970 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 7976 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 7977 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7978 soc.cpu.instr_sub
.sym 7979 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 7983 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 7985 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 7988 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 7994 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 8001 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 8007 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 8011 clk$SB_IO_IN_$glb_clk
.sym 8038 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 8039 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 8040 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 8041 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 8042 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 8043 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 8044 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 8050 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 8052 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 8053 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 8054 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 8057 soc.cpu.instr_sub
.sym 8058 soc.cpu.cpuregs_raddr2[4]
.sym 8059 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 8060 soc.cpu.instr_sub
.sym 8061 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.sym 8062 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 8063 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.sym 8064 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 8065 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 8066 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8067 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.sym 8068 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8069 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 8070 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 8071 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 8072 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 8078 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 8080 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 8085 soc.cpu.mem_la_wdata[6]
.sym 8091 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 8097 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 8101 soc.cpu.mem_la_wdata[1]
.sym 8102 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8103 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 8106 soc.cpu.mem_la_wdata[5]
.sym 8107 soc.cpu.instr_sub
.sym 8108 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 8113 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 8119 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 8124 soc.cpu.mem_la_wdata[6]
.sym 8132 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 8135 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 8141 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 8142 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 8143 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8144 soc.cpu.instr_sub
.sym 8150 soc.cpu.mem_la_wdata[5]
.sym 8153 soc.cpu.mem_la_wdata[1]
.sym 8184 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 8185 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 8186 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 8187 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 8188 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 8189 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 8190 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 8191 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 8196 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 8197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 8199 soc.cpu.alu_out_q[7]
.sym 8200 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 8203 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 8204 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 8205 soc.cpu.reg_pc[12]
.sym 8207 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 8208 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8209 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.sym 8211 soc.cpu.irq_mask[1]
.sym 8212 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 8213 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 8214 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 8215 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 8216 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 8217 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 8218 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 8219 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 8225 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 8226 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 8227 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 8228 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 8231 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 8232 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 8233 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 8234 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 8236 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 8239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 8240 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 8242 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 8244 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 8252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 8254 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 8255 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 8257 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 8259 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 8260 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 8263 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 8265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 8266 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 8269 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 8271 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 8272 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 8275 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 8277 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 8278 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 8281 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 8283 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 8284 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 8287 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 8289 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 8290 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 8293 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 8295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 8296 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 8299 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 8301 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 8302 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 8331 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 8332 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 8333 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 8334 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 8335 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 8336 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 8337 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 8338 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 8343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 8345 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 8346 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 8347 soc.cpu.mem_la_wdata[6]
.sym 8348 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 8349 soc.cpu.cpu_state[4]
.sym 8351 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 8352 soc.cpu.cpu_state[3]
.sym 8353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 8354 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 8355 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 8356 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 8358 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.sym 8359 soc.cpu.cpuregs_rs1[12]
.sym 8360 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 8361 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 8362 soc.cpu.cpu_state[2]
.sym 8363 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 8364 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 8365 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 8366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 8367 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 8372 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 8374 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 8375 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 8377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 8379 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 8381 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.sym 8383 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.sym 8384 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 8387 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.sym 8391 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 8393 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 8397 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 8400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 8401 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 8402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 8403 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 8404 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 8406 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 8407 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 8410 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 8412 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 8413 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 8416 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 8418 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 8419 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 8422 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[11]
.sym 8424 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 8425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 8428 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[12]
.sym 8430 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 8431 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.sym 8434 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[13]
.sym 8436 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.sym 8437 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 8440 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[14]
.sym 8442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 8443 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.sym 8446 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[15]
.sym 8448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 8449 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 8478 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 8479 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 8480 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 8481 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 8482 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 8483 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 8484 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 8485 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 8486 iomem_addr[11]
.sym 8491 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 8492 soc.cpu.instr_sub
.sym 8493 soc.cpu.alu_out_q[22]
.sym 8495 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 8497 soc.cpu.instr_sub
.sym 8498 soc.cpu.irq_pending[2]
.sym 8499 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.sym 8502 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8503 soc.cpu.instr_bge
.sym 8504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 8505 soc.cpu.mem_la_wdata[1]
.sym 8506 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.sym 8507 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.sym 8508 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 8509 UART_RX_SB_LUT4_I1_I0[3]
.sym 8510 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8511 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 8512 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.sym 8513 soc.cpu.instr_sub
.sym 8514 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[15]
.sym 8520 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.sym 8521 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.sym 8522 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8523 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 8525 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8530 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8531 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 8533 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.sym 8534 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 8536 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.sym 8543 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.sym 8544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 8545 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 8548 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 8549 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 8550 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 8551 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[16]
.sym 8553 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 8554 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 8557 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[17]
.sym 8559 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8560 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 8563 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[18]
.sym 8565 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 8566 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 8569 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[19]
.sym 8571 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8572 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.sym 8575 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[20]
.sym 8577 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.sym 8578 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 8581 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[21]
.sym 8583 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.sym 8584 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8587 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[22]
.sym 8589 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.sym 8590 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 8593 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[23]
.sym 8595 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 8596 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.sym 8625 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 8626 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.sym 8627 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 8628 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24]
.sym 8629 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28]
.sym 8630 soc.cpu.alu_out_SB_LUT4_O_6_I2[0]
.sym 8631 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 8632 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31]
.sym 8638 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 8640 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8641 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 8643 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 8644 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8645 soc.cpu.instr_sub
.sym 8649 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 8650 soc.cpu.instr_bne
.sym 8651 soc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.sym 8652 soc.cpu.alu_out_SB_LUT4_O_6_I2[0]
.sym 8654 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 8655 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.sym 8656 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 8657 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 8658 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8659 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 8660 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8661 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[23]
.sym 8672 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 8674 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[31]
.sym 8676 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.sym 8681 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 8682 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 8685 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24]
.sym 8686 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 8688 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 8689 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31]
.sym 8690 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.sym 8691 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.sym 8692 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.sym 8694 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28]
.sym 8695 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 8696 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.sym 8697 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8698 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[24]
.sym 8700 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24]
.sym 8701 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 8704 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[25]
.sym 8706 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 8707 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.sym 8710 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[26]
.sym 8712 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 8713 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.sym 8716 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[27]
.sym 8718 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 8719 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.sym 8722 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[28]
.sym 8724 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28]
.sym 8725 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 8728 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[29]
.sym 8730 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8731 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.sym 8734 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[30]
.sym 8736 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.sym 8737 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8740 $nextpnr_ICESTORM_LC_5$I3
.sym 8741 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[31]
.sym 8742 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 8743 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31]
.sym 8744 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[30]
.sym 8772 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.sym 8773 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.sym 8774 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.sym 8775 soc.cpu.instr_bne_SB_LUT4_I2_O[2]
.sym 8776 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 8777 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 8778 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 8779 soc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.sym 8787 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 8788 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 8791 soc.cpu.alu_out_q[3]
.sym 8793 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 8794 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 8795 soc.cpu.instr_sub
.sym 8796 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 8797 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I2[2]
.sym 8798 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 8799 soc.cpu.irq_mask[1]
.sym 8800 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 8801 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8803 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 8804 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 8805 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 8806 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 8807 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 8808 $nextpnr_ICESTORM_LC_5$I3
.sym 8818 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8819 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 8820 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8831 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 8833 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 8834 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 8835 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 8839 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 8842 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8849 $nextpnr_ICESTORM_LC_5$I3
.sym 8852 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 8853 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 8854 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 8855 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 8858 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 8870 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8871 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8872 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 8873 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8893 clk$SB_IO_IN_$glb_clk
.sym 8919 soc.cpu.irq_pending[1]
.sym 8920 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 8922 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 8923 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 8924 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 8925 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 8926 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 8927 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 8931 soc.cpu.decoded_imm[8]
.sym 8933 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 8934 soc.cpu.cpu_state[3]
.sym 8935 soc.cpu.alu_out_q[0]
.sym 8943 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 8945 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 8946 soc.cpu.cpuregs_rs1[12]
.sym 8947 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 8948 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 8949 soc.cpu.instr_bne_SB_LUT4_I2_O[1]
.sym 8950 soc.cpu.cpu_state[2]
.sym 8951 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 8952 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 8953 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 8954 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 8961 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 8962 soc.cpu.alu_out_SB_LUT4_O_6_I2[1]
.sym 8963 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 8964 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 8966 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8968 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8969 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 8970 soc.cpu.alu_out_SB_LUT4_O_6_I2[0]
.sym 8975 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8980 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[3]
.sym 8981 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8984 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 8985 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 8993 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8994 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 8995 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 8996 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8999 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9000 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9001 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9002 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9005 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 9006 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 9007 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[3]
.sym 9008 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 9011 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 9014 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 9017 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9018 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 9019 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 9020 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9023 soc.cpu.alu_out_SB_LUT4_O_6_I2[0]
.sym 9026 soc.cpu.alu_out_SB_LUT4_O_6_I2[1]
.sym 9040 clk$SB_IO_IN_$glb_clk
.sym 9066 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 9067 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 9068 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 9069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 9070 soc.cpu.irq_state[1]
.sym 9071 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 9072 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9074 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 9075 soc.cpu.alu_out_q[15]
.sym 9078 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 9080 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 9081 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 9082 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 9084 soc.cpu.latched_stalu
.sym 9085 soc.cpu.irq_pending[1]
.sym 9086 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 9087 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9088 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 9089 soc.cpu.latched_stalu
.sym 9090 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 9091 soc.cpu.latched_stalu
.sym 9092 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9093 soc.cpu.cpu_state[3]
.sym 9094 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9095 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9096 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 9097 UART_RX_SB_LUT4_I1_I0[3]
.sym 9098 soc.cpu.instr_bge
.sym 9099 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 9101 soc.cpu.instr_sub
.sym 9109 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 9110 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 9112 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9116 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 9117 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 9119 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 9121 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 9122 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 9123 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 9124 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 9125 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 9129 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 9130 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9131 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 9133 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 9134 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 9135 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 9136 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9137 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 9138 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 9141 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 9143 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 9146 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 9147 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 9148 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 9149 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 9152 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 9153 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9154 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 9155 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 9158 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9159 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9160 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 9161 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 9164 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 9165 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 9166 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 9167 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 9176 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9177 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 9178 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 9179 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9183 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 9184 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 9187 clk$SB_IO_IN_$glb_clk
.sym 9213 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 9214 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 9215 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 9216 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 9217 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 9218 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 9219 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 9220 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 9221 soc.cpu.instr_maskirq
.sym 9226 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 9229 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 9230 soc.cpu.decoded_imm[12]
.sym 9231 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 9233 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9234 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 9236 soc.cpu.reg_next_pc[0]
.sym 9237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 9238 soc.cpu.instr_bne
.sym 9239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 9240 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 9241 soc.cpu.latched_stalu
.sym 9242 soc.cpu.irq_delay
.sym 9243 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9244 UART_RX_SB_LUT4_I1_I0[3]
.sym 9245 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 9246 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9247 soc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.sym 9256 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 9265 soc.cpu.cpu_state[3]
.sym 9266 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9270 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 9274 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 9282 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 9293 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9294 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 9295 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 9296 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 9323 soc.cpu.cpu_state[3]
.sym 9333 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 9334 clk$SB_IO_IN_$glb_clk
.sym 9335 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9360 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 9361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 9362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 9363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 9364 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 9365 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 9367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 9373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 9376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 9378 soc.cpu.reg_pc[11]
.sym 9380 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 9383 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 9384 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 9385 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I2[2]
.sym 9387 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 9388 soc.cpu.irq_mask[1]
.sym 9389 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9390 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 9392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 9393 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 9394 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 9395 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 9401 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 9402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9406 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 9410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9415 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 9417 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 9424 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 9426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 9432 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 9434 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 9452 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 9453 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 9454 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9455 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 9470 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 9471 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 9472 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 9473 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 9480 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 9481 clk$SB_IO_IN_$glb_clk
.sym 9482 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9507 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 9508 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9509 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 9510 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[3]
.sym 9511 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 9512 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 9513 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 9514 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 9515 soc.cpu.irq_pending[2]
.sym 9519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 9522 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9523 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 9524 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 9526 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 9527 soc.cpu.cpu_state[4]
.sym 9528 soc.cpu.decoded_imm[23]
.sym 9529 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 9531 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 9532 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9533 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 9534 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 9535 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 9536 soc.cpu.instr_bne_SB_LUT4_I2_O[1]
.sym 9537 soc.cpu.cpu_state[6]
.sym 9538 soc.cpu.cpu_state[2]
.sym 9539 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9541 soc.cpu.cpu_state[1]
.sym 9542 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9550 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 9552 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9554 soc.cpu.latched_store
.sym 9555 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 9557 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9558 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9562 soc.cpu.cpu_state[1]
.sym 9563 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9565 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9566 soc.cpu.reg_next_pc[0]
.sym 9570 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9571 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 9572 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 9573 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9574 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9575 UART_RX_SB_LUT4_I1_I0[3]
.sym 9579 soc.cpu.cpu_state[3]
.sym 9581 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9582 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 9583 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9584 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 9587 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 9589 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9593 soc.cpu.reg_next_pc[0]
.sym 9594 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9595 soc.cpu.latched_store
.sym 9605 UART_RX_SB_LUT4_I1_I0[3]
.sym 9606 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 9607 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9612 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 9614 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9617 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9618 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9619 UART_RX_SB_LUT4_I1_I0[3]
.sym 9620 soc.cpu.cpu_state[1]
.sym 9624 soc.cpu.cpu_state[3]
.sym 9626 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9627 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9629 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9654 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I2[2]
.sym 9655 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 9656 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 9657 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 9658 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 9660 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 9661 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 9663 soc.cpu.reg_pc[20]
.sym 9666 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9668 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 9670 soc.cpu.instr_retirq
.sym 9671 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 9672 soc.cpu.reg_next_pc[0]
.sym 9673 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 9674 soc.cpu.cpu_state[1]
.sym 9675 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9676 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 9678 soc.cpu.instr_bge
.sym 9679 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9680 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9681 soc.cpu.instr_sub
.sym 9682 soc.cpu.latched_store
.sym 9683 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 9684 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 9685 UART_RX_SB_LUT4_I1_I0[3]
.sym 9686 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 9687 soc.cpu.latched_stalu
.sym 9688 soc.cpu.cpu_state[3]
.sym 9689 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 9695 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 9697 soc.cpu.reg_next_pc[0]
.sym 9701 UART_RX_SB_LUT4_I1_I0[3]
.sym 9703 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9704 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 9705 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 9706 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 9707 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 9708 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 9709 UART_RX_SB_LUT4_I1_I0[3]
.sym 9713 soc.cpu.cpu_state[3]
.sym 9714 soc.cpu.cpu_state[3]
.sym 9717 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 9721 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9722 soc.cpu.mem_do_rinst
.sym 9724 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9728 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9730 UART_RX_SB_LUT4_I1_I0[3]
.sym 9731 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9734 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 9735 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9736 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 9737 UART_RX_SB_LUT4_I1_I0[3]
.sym 9740 soc.cpu.reg_next_pc[0]
.sym 9741 UART_RX_SB_LUT4_I1_I0[3]
.sym 9742 soc.cpu.mem_do_rinst
.sym 9752 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 9753 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 9755 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9764 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 9765 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 9766 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 9767 soc.cpu.cpu_state[3]
.sym 9771 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 9773 soc.cpu.cpu_state[3]
.sym 9774 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 9775 clk$SB_IO_IN_$glb_clk
.sym 9776 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9801 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9802 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 9803 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9804 soc.cpu.mem_do_rinst
.sym 9805 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 9806 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 9807 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 9808 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 9812 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 9813 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 9814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9815 soc.cpu.decoded_imm[19]
.sym 9817 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 9818 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 9819 soc.cpu.cpuregs_rs1[28]
.sym 9820 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 9821 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 9822 soc.cpu.decoder_trigger
.sym 9823 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9825 soc.cpu.latched_stalu
.sym 9826 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9827 soc.cpu.cpu_state[6]
.sym 9828 soc.cpu.decoder_trigger
.sym 9829 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9830 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 9831 soc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.sym 9832 UART_RX_SB_LUT4_I1_I0[3]
.sym 9833 soc.cpu.instr_bne
.sym 9834 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 9835 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9842 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9845 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 9846 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9848 UART_RX_SB_LUT4_I1_I0[3]
.sym 9849 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 9851 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9854 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9856 soc.cpu.cpu_state[0]
.sym 9857 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 9858 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 9859 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9860 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 9861 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 9862 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9863 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 9864 soc.cpu.cpu_state[4]
.sym 9865 soc.cpu.cpu_state[1]
.sym 9867 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9869 soc.cpu.cpu_state[2]
.sym 9876 soc.cpu.cpu_state[0]
.sym 9877 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9878 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 9881 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9882 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 9884 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 9887 soc.cpu.cpu_state[2]
.sym 9888 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9889 UART_RX_SB_LUT4_I1_I0[3]
.sym 9890 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 9894 soc.cpu.cpu_state[2]
.sym 9895 soc.cpu.cpu_state[1]
.sym 9896 soc.cpu.cpu_state[4]
.sym 9899 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 9901 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9911 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9912 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 9913 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9914 soc.cpu.cpu_state[0]
.sym 9917 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 9918 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 9920 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9922 clk$SB_IO_IN_$glb_clk
.sym 9948 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 9949 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 9950 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 9951 soc.cpu.cpu_state[2]
.sym 9952 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 9953 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 9954 soc.cpu.cpu_state[4]
.sym 9955 soc.cpu.alu_out_q[16]
.sym 9956 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 9960 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 9961 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 9962 soc.cpu.decoder_trigger
.sym 9963 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 9966 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 9967 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 9969 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 9973 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9974 soc.cpu.cpu_state[3]
.sym 9975 $PACKER_VCC_NET
.sym 9976 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9977 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 9978 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 9979 $PACKER_VCC_NET
.sym 9981 soc.cpu.cpu_state[0]
.sym 9982 soc.cpu.cpuregs_rs1[23]
.sym 9983 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 9989 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9993 display.refresh_timer_state[4]
.sym 9994 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9995 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 9996 display.refresh_timer_state[7]
.sym 9998 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 10000 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 10001 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 10002 display.refresh_timer_state[5]
.sym 10003 display.refresh_timer_state[6]
.sym 10004 soc.cpu.cpu_state[1]
.sym 10007 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 10008 soc.cpu.cpu_state[2]
.sym 10009 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 10011 UART_RX_SB_LUT4_I1_I0[3]
.sym 10012 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10013 UART_RX_SB_LUT4_I1_I0[3]
.sym 10014 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 10015 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 10019 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 10022 UART_RX_SB_LUT4_I1_I0[3]
.sym 10023 soc.cpu.cpu_state[2]
.sym 10024 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 10025 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10028 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10029 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10031 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 10034 display.refresh_timer_state[5]
.sym 10035 display.refresh_timer_state[7]
.sym 10036 display.refresh_timer_state[4]
.sym 10037 display.refresh_timer_state[6]
.sym 10046 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 10047 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10049 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 10052 soc.cpu.cpu_state[2]
.sym 10053 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 10054 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 10055 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 10059 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 10060 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 10061 UART_RX_SB_LUT4_I1_I0[3]
.sym 10064 UART_RX_SB_LUT4_I1_I0[3]
.sym 10067 soc.cpu.cpu_state[1]
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10095 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 10096 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 10097 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 10098 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 10099 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 10100 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 10101 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10102 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 10103 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 10107 soc.cpu.alu_out_q[17]
.sym 10108 soc.cpu.cpu_state[4]
.sym 10109 soc.cpu.cpu_state[3]
.sym 10110 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 10111 soc.cpu.latched_compr_SB_DFFE_Q_E[2]
.sym 10112 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 10113 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 10118 soc.cpu.decoder_trigger
.sym 10120 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 10121 soc.cpu.cpu_state[2]
.sym 10122 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 10124 soc.cpu.instr_bne_SB_LUT4_I2_O[1]
.sym 10127 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 10129 soc.cpu.cpu_state[6]
.sym 10130 $PACKER_VCC_NET
.sym 10137 display.refresh_timer_state[0]
.sym 10145 display.refresh_timer_state[0]
.sym 10147 display.refresh_timer_state[3]
.sym 10149 display.refresh_timer_state[5]
.sym 10151 display.refresh_timer_state[7]
.sym 10154 display.refresh_timer_state[2]
.sym 10159 $PACKER_VCC_NET
.sym 10161 display.refresh_timer_state[1]
.sym 10163 $PACKER_VCC_NET
.sym 10164 display.refresh_timer_state[4]
.sym 10166 display.refresh_timer_state[6]
.sym 10168 $nextpnr_ICESTORM_LC_0$O
.sym 10170 display.refresh_timer_state[0]
.sym 10174 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10176 display.refresh_timer_state[1]
.sym 10177 $PACKER_VCC_NET
.sym 10178 display.refresh_timer_state[0]
.sym 10180 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10182 $PACKER_VCC_NET
.sym 10183 display.refresh_timer_state[2]
.sym 10184 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10186 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10188 display.refresh_timer_state[3]
.sym 10189 $PACKER_VCC_NET
.sym 10190 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10192 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10194 display.refresh_timer_state[4]
.sym 10195 $PACKER_VCC_NET
.sym 10196 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10198 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10200 display.refresh_timer_state[5]
.sym 10201 $PACKER_VCC_NET
.sym 10202 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10204 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10206 display.refresh_timer_state[6]
.sym 10207 $PACKER_VCC_NET
.sym 10208 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10210 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10212 display.refresh_timer_state[7]
.sym 10213 $PACKER_VCC_NET
.sym 10214 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10216 clk$SB_IO_IN_$glb_clk
.sym 10217 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10242 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 10243 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 10244 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 10245 soc.cpu.cpu_state[6]
.sym 10246 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 10247 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10248 reset_cnt[0]
.sym 10249 soc.cpu.cpu_state[5]
.sym 10251 display.refresh_timer_state[0]
.sym 10254 soc.cpu.cpu_state[1]
.sym 10255 soc.cpu.instr_sub
.sym 10258 display.refresh_timer_state[1]
.sym 10259 $PACKER_GND_NET
.sym 10260 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 10262 soc.cpu.cpu_state[1]
.sym 10263 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10267 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10268 UART_RX_SB_LUT4_I1_I0[3]
.sym 10269 soc.cpu.instr_sub
.sym 10274 display.refresh_timer_state[8]
.sym 10275 soc.cpu.latched_store
.sym 10276 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 10277 soc.cpu.instr_bge
.sym 10278 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10284 $PACKER_VCC_NET
.sym 10285 display.refresh_timer_state[8]
.sym 10297 display.refresh_timer_state[10]
.sym 10298 display.refresh_timer_state[15]
.sym 10303 display.refresh_timer_state[12]
.sym 10304 display.refresh_timer_state[13]
.sym 10307 display.refresh_timer_state[9]
.sym 10311 display.refresh_timer_state[11]
.sym 10313 display.refresh_timer_state[14]
.sym 10314 $PACKER_VCC_NET
.sym 10315 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10317 $PACKER_VCC_NET
.sym 10318 display.refresh_timer_state[8]
.sym 10319 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10321 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10323 $PACKER_VCC_NET
.sym 10324 display.refresh_timer_state[9]
.sym 10325 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10327 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10329 display.refresh_timer_state[10]
.sym 10330 $PACKER_VCC_NET
.sym 10331 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10333 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10335 $PACKER_VCC_NET
.sym 10336 display.refresh_timer_state[11]
.sym 10337 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10339 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10341 $PACKER_VCC_NET
.sym 10342 display.refresh_timer_state[12]
.sym 10343 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10345 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10347 $PACKER_VCC_NET
.sym 10348 display.refresh_timer_state[13]
.sym 10349 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10351 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10353 display.refresh_timer_state[14]
.sym 10354 $PACKER_VCC_NET
.sym 10355 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10357 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10359 display.refresh_timer_state[15]
.sym 10360 $PACKER_VCC_NET
.sym 10361 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10364 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10390 reset_cnt[1]
.sym 10391 reset_cnt[2]
.sym 10392 reset_cnt[3]
.sym 10393 reset_cnt[4]
.sym 10394 reset_cnt[5]
.sym 10395 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 10396 UART_RX_SB_LUT4_I1_I0[3]
.sym 10407 soc.cpu.instr_sub
.sym 10408 soc.cpu.cpu_state[1]
.sym 10409 display.refresh_timer_state[10]
.sym 10411 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 10412 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 10413 soc.cpu.instr_bne
.sym 10415 soc.cpu.cpu_state[6]
.sym 10416 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10418 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 10419 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10420 UART_RX_SB_LUT4_I1_I0[3]
.sym 10423 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 10425 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10431 display.refresh_timer_state[17]
.sym 10433 display.refresh_timer_state[19]
.sym 10436 display.refresh_timer_state[22]
.sym 10440 display.refresh_timer_state[18]
.sym 10448 $PACKER_VCC_NET
.sym 10450 display.refresh_timer_state[20]
.sym 10451 display.refresh_timer_state[21]
.sym 10454 display.refresh_timer_state[16]
.sym 10456 $PACKER_VCC_NET
.sym 10461 display.refresh_timer_state[23]
.sym 10462 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 10464 display.refresh_timer_state[16]
.sym 10465 $PACKER_VCC_NET
.sym 10466 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10468 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 10470 $PACKER_VCC_NET
.sym 10471 display.refresh_timer_state[17]
.sym 10472 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 10474 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 10476 display.refresh_timer_state[18]
.sym 10477 $PACKER_VCC_NET
.sym 10478 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 10480 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 10482 $PACKER_VCC_NET
.sym 10483 display.refresh_timer_state[19]
.sym 10484 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 10486 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 10488 $PACKER_VCC_NET
.sym 10489 display.refresh_timer_state[20]
.sym 10490 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 10492 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 10494 $PACKER_VCC_NET
.sym 10495 display.refresh_timer_state[21]
.sym 10496 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 10498 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 10500 $PACKER_VCC_NET
.sym 10501 display.refresh_timer_state[22]
.sym 10502 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 10505 $PACKER_VCC_NET
.sym 10506 display.refresh_timer_state[23]
.sym 10508 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 10510 clk$SB_IO_IN_$glb_clk
.sym 10511 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10536 display.second_timer_state[4]
.sym 10537 display.second_timer_state[5]
.sym 10538 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10539 display.second_timer_state[6]
.sym 10540 display.second_timer_state[2]
.sym 10541 soc.cpu.instr_bge
.sym 10542 soc.cpu.instr_bne
.sym 10548 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 10550 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 10553 UART_RX_SB_LUT4_I1_I0[3]
.sym 10555 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 10556 soc.cpu.cpuregs_wrdata[30]
.sym 10557 soc.cpu.alu_out_q[19]
.sym 10559 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 10562 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10567 soc.cpu.cpu_state[3]
.sym 10570 UART_RX_SB_LUT4_I1_I0[3]
.sym 10577 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 10581 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 10583 display.refresh_timer_state[22]
.sym 10584 display.refresh_timer_state[23]
.sym 10585 display.refresh_timer_state[16]
.sym 10586 display.refresh_timer_state[17]
.sym 10587 display.refresh_timer_state[18]
.sym 10588 display.refresh_timer_state[19]
.sym 10589 display.refresh_timer_state[20]
.sym 10590 display.refresh_timer_state[21]
.sym 10591 display.refresh_timer_state_SB_LUT4_O_I3
.sym 10596 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 10597 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10598 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10599 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10603 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10611 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 10616 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10617 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10618 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10619 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10625 display.refresh_timer_state_SB_LUT4_O_I3
.sym 10628 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 10629 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 10630 display.refresh_timer_state_SB_LUT4_O_I3
.sym 10631 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 10636 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 10640 display.refresh_timer_state[16]
.sym 10641 display.refresh_timer_state[19]
.sym 10642 display.refresh_timer_state[18]
.sym 10643 display.refresh_timer_state[17]
.sym 10646 display.refresh_timer_state[22]
.sym 10647 display.refresh_timer_state[23]
.sym 10648 display.refresh_timer_state[21]
.sym 10649 display.refresh_timer_state[20]
.sym 10655 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 10683 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 10684 display.second_timer_state[1]
.sym 10685 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 10686 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 10687 display.second_timer_state[7]
.sym 10688 display.second_timer_state[0]
.sym 10689 display.second_timer_state[3]
.sym 10690 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10696 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 10698 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10706 soc.cpu.alu_out_q[25]
.sym 10707 soc.cpu.instr_bne_SB_LUT4_I2_O[1]
.sym 10711 $PACKER_VCC_NET
.sym 10714 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10717 $PACKER_VCC_NET
.sym 10718 $PACKER_VCC_NET
.sym 10724 $PACKER_VCC_NET
.sym 10727 display.second_timer_state[6]
.sym 10729 $PACKER_VCC_NET
.sym 10732 display.second_timer_state[4]
.sym 10733 display.second_timer_state[5]
.sym 10736 display.second_timer_state[2]
.sym 10737 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10742 $PACKER_VCC_NET
.sym 10743 $PACKER_VCC_NET
.sym 10744 display.second_timer_state[7]
.sym 10745 display.second_timer_state[0]
.sym 10749 display.second_timer_state[1]
.sym 10753 display.second_timer_state[0]
.sym 10754 display.second_timer_state[3]
.sym 10756 $nextpnr_ICESTORM_LC_1$O
.sym 10758 display.second_timer_state[0]
.sym 10762 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10764 display.second_timer_state[1]
.sym 10765 $PACKER_VCC_NET
.sym 10766 display.second_timer_state[0]
.sym 10768 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10770 display.second_timer_state[2]
.sym 10771 $PACKER_VCC_NET
.sym 10772 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10774 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10776 $PACKER_VCC_NET
.sym 10777 display.second_timer_state[3]
.sym 10778 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10780 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10782 display.second_timer_state[4]
.sym 10783 $PACKER_VCC_NET
.sym 10784 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10786 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10788 display.second_timer_state[5]
.sym 10789 $PACKER_VCC_NET
.sym 10790 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10792 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10794 display.second_timer_state[6]
.sym 10795 $PACKER_VCC_NET
.sym 10796 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10798 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10800 display.second_timer_state[7]
.sym 10801 $PACKER_VCC_NET
.sym 10802 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10804 clk$SB_IO_IN_$glb_clk
.sym 10805 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10830 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 10831 display.second_timer_state[11]
.sym 10832 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 10833 display.second_timer_state[9]
.sym 10834 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 10835 display.second_timer_state[12]
.sym 10836 soc.cpu.instr_bne_SB_LUT4_I2_O[1]
.sym 10837 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10839 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 10845 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 10847 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 10852 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 10853 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 10858 $PACKER_VCC_NET
.sym 10866 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10876 display.second_timer_state[13]
.sym 10881 display.second_timer_state[10]
.sym 10885 display.second_timer_state[14]
.sym 10887 display.second_timer_state[8]
.sym 10888 display.second_timer_state[11]
.sym 10890 display.second_timer_state[9]
.sym 10892 display.second_timer_state[12]
.sym 10894 display.second_timer_state[15]
.sym 10900 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10901 $PACKER_VCC_NET
.sym 10902 $PACKER_VCC_NET
.sym 10903 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10905 $PACKER_VCC_NET
.sym 10906 display.second_timer_state[8]
.sym 10907 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10909 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10911 $PACKER_VCC_NET
.sym 10912 display.second_timer_state[9]
.sym 10913 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10915 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10917 display.second_timer_state[10]
.sym 10918 $PACKER_VCC_NET
.sym 10919 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10921 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10923 $PACKER_VCC_NET
.sym 10924 display.second_timer_state[11]
.sym 10925 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10927 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10929 display.second_timer_state[12]
.sym 10930 $PACKER_VCC_NET
.sym 10931 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10933 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10935 $PACKER_VCC_NET
.sym 10936 display.second_timer_state[13]
.sym 10937 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10939 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10941 display.second_timer_state[14]
.sym 10942 $PACKER_VCC_NET
.sym 10943 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10945 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10947 $PACKER_VCC_NET
.sym 10948 display.second_timer_state[15]
.sym 10949 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10951 clk$SB_IO_IN_$glb_clk
.sym 10952 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10978 display.second_timer_state[18]
.sym 10979 display.second_timer_state[21]
.sym 10980 display.second_timer_state[16]
.sym 10981 display.second_timer_state[17]
.sym 10982 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10983 display.second_timer_state[20]
.sym 10984 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 10992 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 10998 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 11013 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11021 display.second_timer_state[19]
.sym 11024 display.second_timer_state[22]
.sym 11031 $PACKER_VCC_NET
.sym 11035 display.second_timer_state[18]
.sym 11037 $PACKER_VCC_NET
.sym 11038 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11040 display.second_timer_state[20]
.sym 11041 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 11042 $PACKER_VCC_NET
.sym 11044 display.second_timer_state[21]
.sym 11045 display.second_timer_state[16]
.sym 11046 display.second_timer_state[17]
.sym 11050 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11052 $PACKER_VCC_NET
.sym 11053 display.second_timer_state[16]
.sym 11054 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11056 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11058 $PACKER_VCC_NET
.sym 11059 display.second_timer_state[17]
.sym 11060 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11062 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11064 display.second_timer_state[18]
.sym 11065 $PACKER_VCC_NET
.sym 11066 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11068 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11070 $PACKER_VCC_NET
.sym 11071 display.second_timer_state[19]
.sym 11072 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11074 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11076 $PACKER_VCC_NET
.sym 11077 display.second_timer_state[20]
.sym 11078 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11080 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11082 $PACKER_VCC_NET
.sym 11083 display.second_timer_state[21]
.sym 11084 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11086 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11088 $PACKER_VCC_NET
.sym 11089 display.second_timer_state[22]
.sym 11090 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11094 $PACKER_VCC_NET
.sym 11095 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 11096 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11098 clk$SB_IO_IN_$glb_clk
.sym 11099 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11141 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 11146 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 11229 gpio_out[11]
.sym 11230 gpio_out[12]
.sym 11231 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 11232 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 11234 gpio_out[9]
.sym 11235 gpio_out[15]
.sym 11236 gpio_out[13]
.sym 11245 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 11247 $PACKER_VCC_NET
.sym 11251 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11252 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 11259 soc.cpu.cpu_state[4]
.sym 11273 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11274 iomem_addr[16]
.sym 11276 soc.memory.rdata_1[5]
.sym 11278 soc.memory.rdata_0[9]
.sym 11280 flash_clk_SB_LUT4_I1_I2[3]
.sym 11286 display.second_toggle_SB_LUT4_O_I3
.sym 11287 COLHI$SB_IO_OUT
.sym 11289 soc.memory.rdata_0[5]
.sym 11293 soc.memory.rdata_1[7]
.sym 11301 soc.memory.rdata_0[7]
.sym 11302 soc.memory.rdata_1[9]
.sym 11306 display.second_toggle_SB_LUT4_O_I3
.sym 11310 iomem_addr[16]
.sym 11311 flash_clk_SB_LUT4_I1_I2[3]
.sym 11312 soc.memory.rdata_0[9]
.sym 11313 soc.memory.rdata_1[9]
.sym 11328 flash_clk_SB_LUT4_I1_I2[3]
.sym 11329 iomem_addr[16]
.sym 11330 soc.memory.rdata_0[5]
.sym 11331 soc.memory.rdata_1[5]
.sym 11334 soc.memory.rdata_0[7]
.sym 11335 soc.memory.rdata_1[7]
.sym 11336 iomem_addr[16]
.sym 11337 flash_clk_SB_LUT4_I1_I2[3]
.sym 11349 COLHI$SB_IO_OUT
.sym 11350 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11351 clk$SB_IO_IN_$glb_clk
.sym 11357 gpio_out[14]
.sym 11358 SEG_SB_LUT4_O_I0[3]
.sym 11359 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 11361 gpio_out[10]
.sym 11362 gpio_out[8]
.sym 11363 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 11364 SEG_SB_LUT4_O_I0[2]
.sym 11379 flash_csb_SB_LUT4_I1_O[0]
.sym 11382 flash_clk_SB_LUT4_I1_I2[3]
.sym 11386 iomem_wdata[11]
.sym 11412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 11423 iomem_wdata[12]
.sym 11440 iomem_wdata[5]
.sym 11445 display.four_hex_in_SB_DFFESR_Q_9_E
.sym 11447 iomem_wdata[3]
.sym 11456 iomem_wdata[1]
.sym 11463 iomem_wdata[7]
.sym 11467 iomem_wdata[7]
.sym 11474 iomem_wdata[3]
.sym 11481 iomem_wdata[5]
.sym 11505 iomem_wdata[1]
.sym 11513 display.four_hex_in_SB_DFFESR_Q_9_E
.sym 11514 clk$SB_IO_IN_$glb_clk
.sym 11515 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 11516 SEG_SB_LUT4_O_I0[0]
.sym 11517 gpio_out[4]
.sym 11518 gpio_out[6]
.sym 11519 gpio_out[0]
.sym 11521 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 11522 gpio_out[2]
.sym 11523 SEG_SB_LUT4_O_I0[1]
.sym 11526 soc.cpu.cpu_state[2]
.sym 11527 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 11529 iomem_addr[2]
.sym 11530 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 11531 flash_clk_SB_LUT4_I1_I2[3]
.sym 11532 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 11533 display.four_hex_in_SB_DFFESR_Q_9_E
.sym 11534 iomem_addr[2]
.sym 11535 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 11536 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 11537 SEG_SB_LUT4_O_I0[3]
.sym 11538 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 11539 iomem_wdata[2]
.sym 11540 iomem_wdata[9]
.sym 11541 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 11542 iomem_wdata[1]
.sym 11543 iomem_wdata[15]
.sym 11544 iomem_wdata[2]
.sym 11545 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 11546 iomem_wdata[14]
.sym 11547 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 11548 iomem_wdata[27]
.sym 11549 iomem_wdata[7]
.sym 11550 SEG_SB_LUT4_O_I0[2]
.sym 11558 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 11559 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11564 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 11570 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 11572 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 11578 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 11579 $PACKER_VCC_NET
.sym 11580 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11585 soc.cpu.reg_sh[2]
.sym 11586 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 11588 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11589 $nextpnr_ICESTORM_LC_39$O
.sym 11592 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 11595 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 11598 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 11601 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11603 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 11604 $PACKER_VCC_NET
.sym 11607 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11610 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 11613 $nextpnr_ICESTORM_LC_40$I3
.sym 11616 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 11619 $nextpnr_ICESTORM_LC_40$COUT
.sym 11621 $PACKER_VCC_NET
.sym 11623 $nextpnr_ICESTORM_LC_40$I3
.sym 11627 soc.cpu.reg_sh[2]
.sym 11628 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11629 $nextpnr_ICESTORM_LC_40$COUT
.sym 11632 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11633 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11634 soc.cpu.reg_sh[2]
.sym 11635 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 11639 iomem_wdata[28]
.sym 11640 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 11642 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[3]
.sym 11643 iomem_wdata[4]
.sym 11644 iomem_wdata[12]
.sym 11645 iomem_wdata[9]
.sym 11646 iomem_wdata[1]
.sym 11650 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 11651 iomem_addr[9]
.sym 11652 iomem_addr[13]
.sym 11653 soc.cpu.cpu_state[4]
.sym 11654 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 11655 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 11656 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 11657 iomem_addr[8]
.sym 11658 iomem_addr[6]
.sym 11659 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 11660 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11662 iomem_addr[4]
.sym 11663 soc.cpu.reg_sh[1]
.sym 11664 iomem_wdata[11]
.sym 11665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 11666 soc.cpu.pcpi_rs2[12]
.sym 11667 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 11668 iomem_wdata[9]
.sym 11669 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 11670 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 11671 soc.cpu.reg_sh[2]
.sym 11672 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 11673 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 11674 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 11680 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 11684 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 11686 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 11687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 11688 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 11690 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 11693 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 11694 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 11698 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 11699 soc.cpu.cpu_state[4]
.sym 11700 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 11701 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 11702 soc.cpu.mem_la_wdata[5]
.sym 11703 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 11704 soc.cpu.reg_sh[2]
.sym 11705 soc.cpu.reg_sh[0]
.sym 11706 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11707 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 11713 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 11714 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11715 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 11716 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 11719 soc.cpu.reg_sh[2]
.sym 11725 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 11726 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 11727 soc.cpu.mem_la_wdata[5]
.sym 11728 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 11737 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 11738 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 11739 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 11740 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 11749 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 11750 soc.cpu.cpu_state[4]
.sym 11751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 11752 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 11756 soc.cpu.reg_sh[0]
.sym 11759 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 11760 clk$SB_IO_IN_$glb_clk
.sym 11762 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 11763 soc.cpu.reg_sh[0]
.sym 11764 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 11765 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 11766 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 11767 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 11768 soc.cpu.reg_sh[1]
.sym 11769 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 11772 soc.cpu.instr_bne_SB_LUT4_I2_I3[3]
.sym 11773 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 11775 iomem_wdata[9]
.sym 11776 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 11777 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[3]
.sym 11778 iomem_wdata[0]
.sym 11779 iomem_wdata[1]
.sym 11780 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 11783 soc.cpu.cpuregs_rs1[0]
.sym 11784 iomem_wdata[8]
.sym 11785 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 11786 iomem_wdata[27]
.sym 11791 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 11793 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 11795 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11796 soc.cpu.decoded_imm[0]
.sym 11797 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 11803 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 11804 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 11805 soc.cpu.trap_SB_LUT4_I2_O
.sym 11807 soc.cpu.mem_la_wdata[6]
.sym 11809 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 11811 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 11815 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 11821 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11822 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 11825 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 11826 soc.cpu.pcpi_rs2[11]
.sym 11832 soc.cpu.mem_la_wdata[2]
.sym 11834 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 11836 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 11837 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 11838 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 11839 soc.cpu.pcpi_rs2[11]
.sym 11842 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 11843 soc.cpu.mem_la_wdata[6]
.sym 11844 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 11845 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 11850 soc.cpu.mem_la_wdata[2]
.sym 11854 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 11856 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 11857 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 11860 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 11861 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 11862 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 11863 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 11872 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 11873 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 11875 soc.cpu.pcpi_rs2[11]
.sym 11878 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 11879 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 11880 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 11881 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11882 soc.cpu.trap_SB_LUT4_I2_O
.sym 11883 clk$SB_IO_IN_$glb_clk
.sym 11885 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 11886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 11887 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 11888 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 11889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 11890 iomem_wdata[19]
.sym 11891 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 11892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 11893 iomem_wdata[27]
.sym 11894 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 11895 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 11896 soc.cpu.cpu_state[4]
.sym 11897 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 11898 soc.cpu.reg_sh[1]
.sym 11900 iomem_wdata[5]
.sym 11904 soc.cpu.cpu_state[2]
.sym 11905 iomem_wdata[14]
.sym 11906 soc.cpu.reg_sh[0]
.sym 11907 iomem_wdata[10]
.sym 11910 soc.cpu.cpu_state[4]
.sym 11911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 11912 soc.cpu.pcpi_rs2[11]
.sym 11913 soc.cpu.cpu_state[2]
.sym 11914 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 11915 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 11916 soc.cpu.cpu_state[4]
.sym 11917 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 11918 soc.cpu.mem_la_wdata[2]
.sym 11919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 11920 soc.cpu.alu_out_q[13]
.sym 11926 soc.cpu.cpu_state[4]
.sym 11927 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 11929 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 11931 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 11932 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 11933 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 11935 soc.cpu.mem_la_wdata[6]
.sym 11940 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 11941 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 11944 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 11945 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 11946 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 11948 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 11950 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 11951 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 11952 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 11953 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 11954 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11955 soc.cpu.pcpi_rs2[12]
.sym 11956 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 11957 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 11959 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 11960 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 11961 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 11962 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 11966 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 11968 soc.cpu.pcpi_rs2[12]
.sym 11972 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 11973 soc.cpu.mem_la_wdata[6]
.sym 11977 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 11978 soc.cpu.pcpi_rs2[12]
.sym 11979 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 11980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 11983 soc.cpu.cpu_state[4]
.sym 11985 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 11986 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 11989 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 11990 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 11991 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 11992 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 11995 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 11996 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 11997 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 11998 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 12002 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 12003 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12006 clk$SB_IO_IN_$glb_clk
.sym 12008 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 12009 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 12010 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 12011 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 12012 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[2]
.sym 12013 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 12014 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 12015 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 12016 soc.cpu.reg_sh[2]
.sym 12019 soc.cpu.reg_sh[2]
.sym 12020 soc.cpu.alu_out_q[5]
.sym 12021 soc.cpu.mem_la_wdata[6]
.sym 12022 soc.cpu.alu_out_q[12]
.sym 12023 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 12025 soc.cpu.mem_la_wdata[5]
.sym 12026 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 12028 soc.cpu.mem_la_wdata[5]
.sym 12030 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 12031 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 12032 soc.cpu.alu_out_q[6]
.sym 12033 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 12034 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 12035 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 12036 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12037 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 12038 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12039 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 12040 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 12041 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 12042 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 12043 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 12049 soc.cpu.alu_out_SB_LUT4_O_18_I1[3]
.sym 12050 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12051 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 12052 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 12053 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 12054 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12055 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 12056 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 12057 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 12058 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 12059 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 12060 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12061 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 12062 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12063 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 12064 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 12065 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 12066 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 12067 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 12068 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 12069 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 12070 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 12073 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 12074 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 12075 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 12076 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12078 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 12079 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 12080 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 12082 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 12083 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 12084 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 12085 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 12088 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 12089 soc.cpu.alu_out_SB_LUT4_O_18_I1[3]
.sym 12090 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 12091 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 12094 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 12095 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 12096 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 12097 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 12100 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 12101 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 12102 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 12103 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12106 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 12107 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 12108 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12109 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 12112 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 12113 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12114 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 12115 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 12118 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 12119 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12120 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12121 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12124 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 12125 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 12126 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 12127 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 12129 clk$SB_IO_IN_$glb_clk
.sym 12131 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 12132 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 12133 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12134 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 12135 soc.cpu.mem_la_wdata[2]
.sym 12136 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[0]
.sym 12137 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 12138 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 12145 soc.cpu.cpu_state[4]
.sym 12147 iomem_wdata[22]
.sym 12148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 12149 iomem_wdata[17]
.sym 12150 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 12152 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 12153 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 12154 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12155 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 12156 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 12157 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 12158 soc.cpu.pcpi_rs2[12]
.sym 12159 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 12160 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 12161 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 12162 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12163 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 12164 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 12165 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12166 soc.cpu.pcpi_rs2[12]
.sym 12172 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 12174 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 12175 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 12177 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12180 soc.cpu.instr_sub
.sym 12183 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 12187 soc.cpu.instr_sub
.sym 12188 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 12189 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 12192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 12193 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 12194 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 12195 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 12196 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12198 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 12199 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 12200 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 12201 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12203 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12205 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 12206 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 12207 soc.cpu.instr_sub
.sym 12208 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12211 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12212 soc.cpu.instr_sub
.sym 12213 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 12214 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 12218 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 12219 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 12223 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12224 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 12225 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 12226 soc.cpu.instr_sub
.sym 12229 soc.cpu.instr_sub
.sym 12230 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 12231 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12232 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12235 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12236 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 12237 soc.cpu.instr_sub
.sym 12238 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 12243 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 12244 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 12247 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12248 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12249 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 12250 soc.cpu.instr_sub
.sym 12252 clk$SB_IO_IN_$glb_clk
.sym 12254 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 12255 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 12256 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12257 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 12258 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 12259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 12260 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 12261 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 12265 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 12267 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 12269 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 12272 soc.cpu.cpuregs_rs1[6]
.sym 12273 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 12274 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 12278 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 12279 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 12280 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12281 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 12282 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12283 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12284 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12285 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 12286 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 12287 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12288 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12289 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12299 soc.cpu.mem_la_wdata[2]
.sym 12308 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 12313 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 12314 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12316 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12318 soc.cpu.pcpi_rs2[11]
.sym 12321 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12326 soc.cpu.pcpi_rs2[12]
.sym 12331 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12336 soc.cpu.pcpi_rs2[11]
.sym 12342 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 12346 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12354 soc.cpu.mem_la_wdata[2]
.sym 12361 soc.cpu.pcpi_rs2[12]
.sym 12366 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 12372 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12378 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 12379 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 12380 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12381 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 12382 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 12383 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 12384 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 12387 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 12388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 12389 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.sym 12390 soc.cpu.alu_out_q[12]
.sym 12393 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 12395 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 12397 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 12398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 12399 soc.cpu.irq_mask[1]
.sym 12400 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12401 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 12402 soc.cpu.cpu_state[4]
.sym 12403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 12404 soc.cpu.pcpi_rs2[11]
.sym 12405 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 12406 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 12407 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 12408 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 12409 soc.cpu.cpu_state[2]
.sym 12410 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 12411 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 12412 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 12418 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 12419 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 12420 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 12421 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12422 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 12423 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 12424 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 12425 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 12426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 12427 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 12428 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 12429 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 12430 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 12432 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 12433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 12445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 12450 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 12452 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12453 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 12456 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 12458 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 12459 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 12460 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 12462 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 12464 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 12465 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 12466 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 12468 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 12470 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 12471 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 12472 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 12474 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[4]
.sym 12476 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 12477 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 12478 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 12480 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[5]
.sym 12482 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 12483 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 12484 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[4]
.sym 12486 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[6]
.sym 12488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 12489 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 12490 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[5]
.sym 12492 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[7]
.sym 12494 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 12495 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 12496 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[6]
.sym 12500 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 12501 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 12502 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 12503 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 12504 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12505 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 12506 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 12507 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 12509 $PACKER_VCC_NET
.sym 12510 $PACKER_VCC_NET
.sym 12511 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 12512 soc.cpu.timer[13]
.sym 12513 soc.cpu.mem_la_wdata[6]
.sym 12514 soc.cpu.cpuregs_rs1[12]
.sym 12515 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12516 soc.cpu.timer[9]
.sym 12517 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12518 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12519 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 12520 soc.cpu.cpu_state[2]
.sym 12521 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 12523 soc.cpu.mem_la_wdata[5]
.sym 12524 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 12525 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.sym 12526 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.sym 12527 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.sym 12529 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 12530 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 12531 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 12532 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 12533 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 12534 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12535 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 12536 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[7]
.sym 12542 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 12543 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.sym 12546 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 12547 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.sym 12553 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.sym 12554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 12555 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 12556 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 12559 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12561 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 12564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 12565 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 12566 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 12569 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 12570 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 12571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 12573 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[8]
.sym 12575 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 12576 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 12577 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[7]
.sym 12579 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[9]
.sym 12581 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 12582 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 12583 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[8]
.sym 12585 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[10]
.sym 12587 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 12588 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12589 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[9]
.sym 12591 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[11]
.sym 12593 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 12594 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 12595 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[10]
.sym 12597 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[12]
.sym 12599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 12600 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.sym 12601 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[11]
.sym 12603 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[13]
.sym 12605 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.sym 12606 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 12607 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[12]
.sym 12609 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[14]
.sym 12611 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.sym 12612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 12613 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[13]
.sym 12615 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[15]
.sym 12617 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 12618 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 12619 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[14]
.sym 12623 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12625 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 12626 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 12627 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 12628 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 12629 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 12630 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 12633 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12634 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 12635 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 12638 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 12640 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12641 soc.cpu.alu_out_q[1]
.sym 12643 UART_RX_SB_LUT4_I1_I0[3]
.sym 12646 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 12647 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 12648 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 12649 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 12650 soc.cpu.pcpi_rs2[12]
.sym 12651 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 12652 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 12653 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 12654 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12655 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 12656 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 12657 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12658 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 12659 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[15]
.sym 12666 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 12672 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 12673 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 12674 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.sym 12680 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 12682 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 12683 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12685 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.sym 12686 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.sym 12687 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.sym 12688 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 12689 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 12690 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.sym 12693 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 12694 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12695 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12696 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[16]
.sym 12698 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 12699 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 12700 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[15]
.sym 12702 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[17]
.sym 12704 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 12705 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12706 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[16]
.sym 12708 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[18]
.sym 12710 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 12711 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 12712 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[17]
.sym 12714 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[19]
.sym 12716 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12717 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.sym 12718 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[18]
.sym 12720 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[20]
.sym 12722 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.sym 12723 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 12724 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[19]
.sym 12726 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[21]
.sym 12728 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.sym 12729 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12730 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[20]
.sym 12732 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[22]
.sym 12734 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.sym 12735 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 12736 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[21]
.sym 12738 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[23]
.sym 12740 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 12741 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.sym 12742 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[22]
.sym 12746 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 12747 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 12748 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 12749 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 12750 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 12751 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 12752 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 12753 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 12754 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 12756 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 12757 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 12758 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 12759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 12761 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 12764 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 12765 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12767 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12768 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 12769 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 12770 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 12771 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12772 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 12773 soc.cpu.cpu_state[3]
.sym 12774 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12775 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 12776 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12777 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12778 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 12780 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12781 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12782 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[23]
.sym 12790 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 12794 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31]
.sym 12795 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.sym 12798 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24]
.sym 12799 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28]
.sym 12802 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 12806 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 12807 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.sym 12808 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.sym 12809 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 12811 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 12812 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.sym 12813 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.sym 12814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 12816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 12818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 12819 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[24]
.sym 12821 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 12822 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24]
.sym 12823 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[23]
.sym 12825 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[25]
.sym 12827 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 12828 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.sym 12829 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[24]
.sym 12831 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[26]
.sym 12833 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.sym 12834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 12835 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[25]
.sym 12837 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[27]
.sym 12839 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.sym 12840 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 12841 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[26]
.sym 12843 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[28]
.sym 12845 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28]
.sym 12846 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 12847 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[27]
.sym 12849 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[29]
.sym 12851 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.sym 12852 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 12853 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[28]
.sym 12855 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[30]
.sym 12857 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.sym 12858 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 12859 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[29]
.sym 12861 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[31]
.sym 12863 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 12864 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31]
.sym 12865 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[30]
.sym 12869 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 12870 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 12871 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 12872 soc.cpu.alu_out_q[27]
.sym 12873 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 12874 soc.cpu.alu_out_q[28]
.sym 12875 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 12876 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 12877 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 12879 soc.cpu.mem_do_rinst
.sym 12880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 12883 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 12886 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 12887 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 12890 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 12891 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12892 soc.cpu.alu_out_q[14]
.sym 12893 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 12894 soc.cpu.cpu_state[4]
.sym 12895 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 12896 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 12897 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 12898 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.sym 12900 soc.cpu.pcpi_rs2[11]
.sym 12901 soc.cpu.cpu_state[2]
.sym 12902 soc.cpu.instr_bgeu
.sym 12904 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 12905 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[31]
.sym 12910 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 12911 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 12912 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 12916 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 12917 soc.cpu.instr_sub
.sym 12918 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 12919 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 12925 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 12926 soc.cpu.instr_bgeu
.sym 12930 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12932 soc.cpu.pcpi_rs2[23]
.sym 12933 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 12937 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12943 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 12945 soc.cpu.instr_bgeu
.sym 12946 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[31]
.sym 12952 soc.cpu.pcpi_rs2[23]
.sym 12955 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 12956 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 12957 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12958 soc.cpu.instr_sub
.sym 12962 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 12968 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 12973 soc.cpu.instr_sub
.sym 12974 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 12975 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 12976 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12979 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 12988 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12992 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 12993 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 12994 soc.cpu.mem_la_wdata[1]
.sym 12995 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 12996 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 12997 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 12998 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 12999 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 13002 soc.cpu.cpu_state[2]
.sym 13003 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 13006 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13015 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 13016 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 13017 soc.cpu.cpu_state[6]
.sym 13018 soc.cpu.pcpi_rs2[23]
.sym 13019 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 13020 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 13021 soc.cpu.irq_pending[1]
.sym 13022 soc.cpu.alu_out_q[28]
.sym 13023 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 13024 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 13025 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 13026 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 13027 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 13033 soc.cpu.instr_bge
.sym 13036 soc.cpu.instr_bne_SB_LUT4_I2_O[2]
.sym 13037 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13038 soc.cpu.instr_bne
.sym 13039 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 13041 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 13043 soc.cpu.instr_sub
.sym 13044 soc.cpu.instr_sub
.sym 13045 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 13048 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 13051 soc.cpu.instr_bne_SB_LUT4_I2_I3[3]
.sym 13052 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 13054 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 13055 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 13056 soc.cpu.instr_bgeu_SB_LUT4_I1_O[0]
.sym 13057 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 13059 soc.cpu.instr_bne_SB_LUT4_I2_O[1]
.sym 13060 soc.cpu.pcpi_rs2[26]
.sym 13062 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 13063 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13064 soc.cpu.instr_bgeu_SB_LUT4_I1_O[0]
.sym 13069 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13073 soc.cpu.pcpi_rs2[26]
.sym 13078 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 13084 soc.cpu.instr_bne
.sym 13085 soc.cpu.instr_bne_SB_LUT4_I2_I3[3]
.sym 13086 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 13087 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 13090 soc.cpu.instr_sub
.sym 13091 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 13092 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13093 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 13096 soc.cpu.instr_bne_SB_LUT4_I2_O[1]
.sym 13097 soc.cpu.instr_bgeu_SB_LUT4_I1_O[0]
.sym 13098 soc.cpu.instr_bne_SB_LUT4_I2_O[2]
.sym 13099 soc.cpu.instr_bne_SB_LUT4_I2_I3[3]
.sym 13102 soc.cpu.instr_bge
.sym 13103 soc.cpu.instr_bgeu_SB_LUT4_I1_O[0]
.sym 13104 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 13105 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 13108 soc.cpu.instr_sub
.sym 13109 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 13110 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 13111 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 13115 soc.cpu.resetn_SB_LUT4_I3_O
.sym 13116 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13117 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 13118 soc.cpu.pcpi_rs2[11]
.sym 13119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 13120 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 13121 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 13122 soc.cpu.pcpi_rs2[12]
.sym 13125 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 13126 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 13127 soc.cpu.latched_stalu
.sym 13128 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 13129 soc.cpu.instr_sub
.sym 13131 soc.cpu.cpu_state[3]
.sym 13132 soc.cpu.instr_sub
.sym 13136 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 13138 soc.cpu.mem_la_wdata[1]
.sym 13139 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 13140 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13141 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13142 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13143 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 13144 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13145 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 13146 soc.cpu.pcpi_rs2[12]
.sym 13147 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 13148 soc.cpu.resetn_SB_LUT4_I3_O
.sym 13149 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 13150 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 13157 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13158 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 13161 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I2[2]
.sym 13165 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 13168 soc.cpu.irq_state[1]
.sym 13171 soc.cpu.irq_mask[1]
.sym 13173 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 13174 soc.cpu.irq_pending[2]
.sym 13175 UART_RX_SB_LUT4_I1_I0[3]
.sym 13176 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13178 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13180 soc.cpu.irq_pending[1]
.sym 13183 soc.cpu.cpu_state[4]
.sym 13184 soc.cpu.reg_sh[2]
.sym 13190 soc.cpu.irq_pending[1]
.sym 13191 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13192 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I2[2]
.sym 13195 soc.cpu.irq_state[1]
.sym 13198 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13207 soc.cpu.reg_sh[2]
.sym 13209 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13210 soc.cpu.cpu_state[4]
.sym 13213 soc.cpu.irq_mask[1]
.sym 13215 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13219 soc.cpu.irq_state[1]
.sym 13221 UART_RX_SB_LUT4_I1_I0[3]
.sym 13222 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13225 soc.cpu.cpu_state[4]
.sym 13226 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13228 soc.cpu.reg_sh[2]
.sym 13231 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 13232 soc.cpu.irq_pending[2]
.sym 13233 UART_RX_SB_LUT4_I1_I0[3]
.sym 13234 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 13235 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 13236 clk$SB_IO_IN_$glb_clk
.sym 13237 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 13239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 13240 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 13241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 13242 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2[3]
.sym 13243 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13244 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13245 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13247 soc.cpu.cpuregs_raddr2[1]
.sym 13248 soc.cpu.cpu_state[6]
.sym 13249 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13250 soc.cpu.decoded_imm[5]
.sym 13251 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 13252 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 13253 UART_RX_SB_LUT4_I1_I0[3]
.sym 13254 soc.cpu.latched_stalu
.sym 13257 soc.cpu.resetn_SB_LUT4_I3_O
.sym 13259 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 13260 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 13261 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 13262 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 13263 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 13264 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13265 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13266 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13267 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13268 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13269 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13270 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13271 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 13272 soc.cpu.cpu_state[3]
.sym 13273 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 13281 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 13283 soc.cpu.irq_state[1]
.sym 13284 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 13289 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 13290 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 13291 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 13292 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 13293 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 13298 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 13300 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13301 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13302 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13304 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13307 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 13309 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 13310 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13312 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13313 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 13314 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 13315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 13318 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 13319 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13321 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13324 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 13325 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13326 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13327 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13330 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13331 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13332 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13333 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13337 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13338 soc.cpu.irq_state[1]
.sym 13342 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 13343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13344 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 13345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 13349 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 13358 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 13359 clk$SB_IO_IN_$glb_clk
.sym 13360 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 13362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 13363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 13364 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 13365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 13366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 13367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 13368 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13372 soc.cpu.cpu_state[4]
.sym 13373 soc.cpu.decoded_imm[11]
.sym 13374 soc.cpu.decoded_imm[13]
.sym 13377 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 13378 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 13380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 13383 soc.cpu.irq_state[1]
.sym 13384 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13385 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 13386 soc.cpu.cpu_state[4]
.sym 13387 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 13389 soc.cpu.instr_bgeu
.sym 13390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 13391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 13392 soc.cpu.cpu_state[2]
.sym 13393 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 13394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 13395 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 13396 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13402 soc.cpu.cpu_state[4]
.sym 13403 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13404 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 13405 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13407 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13408 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 13410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 13411 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 13412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 13414 soc.cpu.irq_state[1]
.sym 13415 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 13416 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 13421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 13424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 13426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 13427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 13429 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 13430 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 13432 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 13433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13435 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13436 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13437 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 13438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 13441 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 13443 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 13444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13447 soc.cpu.cpu_state[4]
.sym 13448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 13449 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 13450 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 13453 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13454 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13455 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13456 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 13460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 13461 soc.cpu.cpu_state[4]
.sym 13462 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 13465 soc.cpu.irq_state[1]
.sym 13466 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13471 soc.cpu.cpu_state[4]
.sym 13472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 13473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 13474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 13477 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 13478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 13479 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 13480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13481 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13484 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 13485 soc.cpu.pcpi_rs2[26]
.sym 13486 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 13487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 13488 soc.cpu.pcpi_rs2[23]
.sym 13489 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 13490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 13491 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 13492 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 13493 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 13496 soc.cpu.cpu_state[6]
.sym 13499 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 13500 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 13501 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13504 soc.cpu.cpu_state[2]
.sym 13506 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 13507 soc.cpu.cpuregs_rs1[12]
.sym 13508 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13509 soc.cpu.pcpi_rs2[23]
.sym 13510 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 13511 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 13512 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 13513 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 13514 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 13515 soc.cpu.mem_do_rdata_SB_LUT4_I0_I3[3]
.sym 13516 soc.cpu.cpu_state[6]
.sym 13517 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 13518 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 13519 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 13527 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 13528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 13529 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13530 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 13531 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 13533 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 13534 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 13536 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 13538 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 13539 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13540 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 13541 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13542 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 13543 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 13544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 13545 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 13546 soc.cpu.cpu_state[4]
.sym 13547 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 13548 UART_RX_SB_LUT4_I1_I0[3]
.sym 13550 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 13551 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 13552 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 13553 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 13555 soc.cpu.cpu_state[1]
.sym 13556 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 13558 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 13559 UART_RX_SB_LUT4_I1_I0[3]
.sym 13561 soc.cpu.cpu_state[1]
.sym 13564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13565 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 13566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13567 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13570 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 13571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 13572 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 13573 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13576 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13577 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 13578 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 13579 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 13582 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 13583 soc.cpu.cpu_state[4]
.sym 13584 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 13585 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 13588 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 13589 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 13590 soc.cpu.cpu_state[4]
.sym 13591 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 13594 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 13595 soc.cpu.cpu_state[4]
.sym 13596 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 13597 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 13600 soc.cpu.cpu_state[4]
.sym 13601 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 13602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 13603 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 13604 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13607 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[3]
.sym 13608 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 13609 iomem_wdata[20]
.sym 13610 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[3]
.sym 13611 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 13612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 13613 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 13614 soc.cpu.instr_sra_SB_LUT4_I0_O[3]
.sym 13619 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 13620 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13621 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13625 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13626 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13627 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 13628 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 13629 soc.cpu.decoded_imm[26]
.sym 13631 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 13632 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13633 soc.cpu.decoded_imm[16]
.sym 13634 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 13635 soc.cpu.pcpi_rs2[23]
.sym 13636 soc.cpu.resetn_SB_LUT4_I3_O
.sym 13638 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 13639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13640 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 13641 soc.cpu.decoded_imm[21]
.sym 13642 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13648 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13650 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13651 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[3]
.sym 13652 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13653 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13654 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 13655 soc.cpu.instr_retirq
.sym 13656 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 13658 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 13659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 13660 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 13661 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13662 soc.cpu.instr_jalr
.sym 13663 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13664 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13665 soc.cpu.cpu_state[6]
.sym 13666 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 13667 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13668 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13669 soc.cpu.cpu_state[2]
.sym 13670 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 13671 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 13673 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13675 UART_RX_SB_LUT4_I1_I0[3]
.sym 13676 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13677 soc.cpu.cpu_state[4]
.sym 13678 soc.cpu.cpu_state[3]
.sym 13679 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13681 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 13682 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 13683 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 13684 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 13687 soc.cpu.instr_jalr
.sym 13688 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13689 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13690 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13693 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13694 soc.cpu.cpu_state[2]
.sym 13695 UART_RX_SB_LUT4_I1_I0[3]
.sym 13696 soc.cpu.instr_retirq
.sym 13699 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 13700 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13701 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13702 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 13705 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13706 soc.cpu.cpu_state[3]
.sym 13707 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13711 soc.cpu.cpu_state[2]
.sym 13712 soc.cpu.cpu_state[4]
.sym 13713 soc.cpu.cpu_state[6]
.sym 13714 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13717 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 13718 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[3]
.sym 13719 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13720 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 13723 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 13724 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13725 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13726 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13727 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13729 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13730 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13731 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 13732 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 13733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 13734 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 13735 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 13736 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 13737 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 13742 soc.cpu.cpuregs_rs1[23]
.sym 13743 soc.cpu.cpuregs_rs1[20]
.sym 13744 soc.cpu.irq_delay
.sym 13745 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[3]
.sym 13746 soc.cpu.decoder_trigger
.sym 13747 soc.cpu.cpu_state[6]
.sym 13748 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 13750 soc.cpu.instr_jalr
.sym 13751 soc.cpu.trap_SB_LUT4_I2_O
.sym 13752 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 13753 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 13754 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13755 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 13756 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 13757 soc.cpu.instr_bge
.sym 13758 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 13759 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 13760 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13761 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 13762 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 13763 soc.cpu.cpu_state[3]
.sym 13764 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 13765 UART_RX_SB_LUT4_I1_I0[3]
.sym 13771 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 13773 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13774 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 13775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13776 soc.cpu.irq_mask[1]
.sym 13779 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 13781 soc.cpu.instr_bge
.sym 13782 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 13783 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 13784 soc.cpu.irq_mask[1]
.sym 13786 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 13787 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I2[2]
.sym 13789 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 13790 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 13791 soc.cpu.instr_bne
.sym 13792 soc.cpu.cpu_state[4]
.sym 13794 soc.cpu.instr_bgeu
.sym 13795 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13796 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 13797 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13798 soc.cpu.cpu_state[3]
.sym 13799 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13800 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 13801 soc.cpu.cpu_state[0]
.sym 13802 soc.cpu.cpu_state[2]
.sym 13804 soc.cpu.cpu_state[2]
.sym 13805 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 13806 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 13807 soc.cpu.irq_mask[1]
.sym 13810 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13811 soc.cpu.cpu_state[3]
.sym 13812 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 13813 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I2[2]
.sym 13817 soc.cpu.instr_bgeu
.sym 13818 soc.cpu.instr_bne
.sym 13819 soc.cpu.instr_bge
.sym 13822 soc.cpu.cpu_state[4]
.sym 13823 soc.cpu.cpu_state[2]
.sym 13825 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 13829 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 13830 soc.cpu.cpu_state[3]
.sym 13831 soc.cpu.cpu_state[0]
.sym 13834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 13836 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13837 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13840 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13841 soc.cpu.cpu_state[4]
.sym 13842 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 13846 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 13847 soc.cpu.irq_mask[1]
.sym 13848 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 13849 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 13850 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 13851 clk$SB_IO_IN_$glb_clk
.sym 13853 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 13854 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 13855 soc.cpu.do_waitirq
.sym 13856 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 13857 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 13858 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 13859 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 13860 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 13861 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 13862 UART_RX_SB_LUT4_I1_I0[3]
.sym 13863 UART_RX_SB_LUT4_I1_I0[3]
.sym 13865 soc.cpu.cpuregs_rs1[31]
.sym 13866 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13867 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13868 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 13869 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 13870 soc.cpu.cpu_state[3]
.sym 13871 soc.cpu.cpuregs_rs1[23]
.sym 13874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 13877 soc.cpu.instr_sra
.sym 13878 soc.cpu.cpu_state[4]
.sym 13879 soc.cpu.alu_out_q[27]
.sym 13880 soc.cpu.instr_bgeu
.sym 13881 soc.cpu.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 13882 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 13883 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 13884 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 13885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 13886 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 13887 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 13888 soc.cpu.cpu_state[2]
.sym 13894 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13895 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 13896 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 13897 soc.cpu.cpu_state[2]
.sym 13898 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13899 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13900 soc.cpu.cpu_state[4]
.sym 13901 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13903 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13904 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 13905 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 13907 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 13908 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13909 soc.cpu.cpu_state[1]
.sym 13910 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 13912 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[1]
.sym 13914 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 13915 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 13916 UART_RX_SB_LUT4_I1_I0[3]
.sym 13917 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 13918 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 13920 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 13921 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 13922 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13923 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13924 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 13925 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 13927 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 13928 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 13929 UART_RX_SB_LUT4_I1_I0[3]
.sym 13930 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 13933 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 13934 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 13935 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 13939 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 13941 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13942 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13945 soc.cpu.cpu_state[2]
.sym 13946 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13947 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 13948 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 13951 soc.cpu.cpu_state[4]
.sym 13952 soc.cpu.cpu_state[2]
.sym 13953 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 13954 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13957 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13958 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 13959 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 13960 soc.cpu.cpu_state[1]
.sym 13963 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13966 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 13969 soc.cpu.cpu_state[2]
.sym 13970 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 13971 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 13972 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[1]
.sym 13973 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13975 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 13976 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 13977 soc.cpu.mem_do_rdata_SB_LUT4_I0_I3[3]
.sym 13978 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[1]
.sym 13979 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 13980 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 13981 soc.cpu.latched_compr_SB_DFFE_Q_E[2]
.sym 13982 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 13983 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 13985 $PACKER_VCC_NET
.sym 13986 $PACKER_VCC_NET
.sym 13988 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 13989 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 13990 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13993 soc.cpu.cpu_state[2]
.sym 13994 soc.cpu.timer[19]
.sym 13996 soc.cpu.mem_do_rinst
.sym 13998 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 13999 soc.cpu.cpuregs_rs1[29]
.sym 14000 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 14001 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 14002 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 14004 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 14005 soc.cpu.instr_srai
.sym 14006 soc.cpu.cpu_state[6]
.sym 14007 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 14008 soc.cpu.cpu_state[6]
.sym 14010 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 14011 soc.cpu.mem_do_rdata_SB_LUT4_I0_I3[3]
.sym 14017 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 14018 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 14019 soc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.sym 14024 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14025 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 14026 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 14027 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 14028 UART_RX_SB_LUT4_I1_I0[3]
.sym 14029 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 14031 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 14032 soc.cpu.latched_compr_SB_DFFE_Q_E[2]
.sym 14033 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 14034 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 14035 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14036 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 14037 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 14038 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14039 soc.cpu.is_sll_srl_sra
.sym 14040 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 14042 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 14043 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14045 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14046 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 14047 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 14048 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 14050 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 14051 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 14052 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 14053 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14056 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14057 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 14058 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 14059 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 14062 soc.cpu.is_sll_srl_sra
.sym 14063 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14064 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14065 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14068 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 14069 soc.cpu.latched_compr_SB_DFFE_Q_E[2]
.sym 14070 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 14071 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 14074 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 14075 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 14076 soc.cpu.is_sll_srl_sra
.sym 14080 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 14081 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 14082 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 14083 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 14086 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 14087 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 14088 UART_RX_SB_LUT4_I1_I0[3]
.sym 14089 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 14093 soc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.sym 14095 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14099 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 14100 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[1]
.sym 14101 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 14102 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 14103 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14104 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 14105 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 14106 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 14107 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 14108 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 14109 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14111 soc.cpu.cpuregs_raddr2[3]
.sym 14112 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 14114 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 14116 UART_RX_SB_LUT4_I1_I0[3]
.sym 14117 soc.cpu.latched_stalu
.sym 14119 soc.cpu.cpu_state[2]
.sym 14121 soc.cpu.latched_stalu
.sym 14122 soc.cpu.cpuregs_raddr2[4]
.sym 14123 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14124 soc.cpu.decoded_imm[16]
.sym 14125 SEG_SB_LUT4_O_I0[3]
.sym 14126 soc.cpu.cpu_state[5]
.sym 14127 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 14128 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 14129 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14130 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 14132 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 14133 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 14140 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 14141 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 14142 display.refresh_timer_state[0]
.sym 14143 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 14145 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14146 UART_RX_SB_LUT4_I1_I0[3]
.sym 14147 display.refresh_timer_state[1]
.sym 14149 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 14150 display.refresh_timer_state[2]
.sym 14151 display.refresh_timer_state[3]
.sym 14152 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 14154 $PACKER_GND_NET
.sym 14155 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14156 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 14158 soc.cpu.cpu_state[2]
.sym 14159 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 14160 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14161 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 14162 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 14163 UART_RX_SB_LUT4_I1_I0[3]
.sym 14164 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 14166 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 14167 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 14169 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 14173 soc.cpu.cpu_state[2]
.sym 14176 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14179 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 14180 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 14181 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 14182 UART_RX_SB_LUT4_I1_I0[3]
.sym 14185 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 14188 UART_RX_SB_LUT4_I1_I0[3]
.sym 14191 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 14193 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 14200 $PACKER_GND_NET
.sym 14204 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 14205 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 14206 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14209 display.refresh_timer_state[0]
.sym 14210 display.refresh_timer_state[1]
.sym 14211 display.refresh_timer_state[3]
.sym 14212 display.refresh_timer_state[2]
.sym 14215 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 14216 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 14217 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 14218 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14219 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 14220 clk$SB_IO_IN_$glb_clk
.sym 14221 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 14222 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 14223 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 14224 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 14225 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 14226 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 14227 soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 14228 soc.cpu.instr_sw_SB_LUT4_I0_O[3]
.sym 14229 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 14230 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 14237 UART_RX_SB_LUT4_I1_I0[3]
.sym 14238 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14240 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 14241 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14242 UART_RX_SB_LUT4_I1_I0[3]
.sym 14243 soc.cpu.latched_stalu
.sym 14244 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 14245 soc.cpu.decoder_trigger
.sym 14246 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 14247 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 14249 UART_RX_SB_LUT4_I1_I0[3]
.sym 14253 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 14254 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 14255 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14256 soc.cpu.instr_bge
.sym 14263 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 14264 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 14266 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 14267 display.refresh_timer_state[12]
.sym 14268 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14269 reset_cnt[0]
.sym 14270 display.refresh_timer_state[15]
.sym 14271 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 14272 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 14273 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 14276 display.refresh_timer_state[13]
.sym 14277 display.refresh_timer_state[14]
.sym 14278 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 14283 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14285 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 14286 soc.cpu.cpu_state[5]
.sym 14288 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 14289 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14290 soc.cpu.cpu_state[6]
.sym 14291 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 14293 soc.cpu.instr_sw_SB_LUT4_I0_O[3]
.sym 14294 soc.cpu.cpu_state[5]
.sym 14296 soc.cpu.cpu_state[5]
.sym 14297 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 14299 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 14302 soc.cpu.instr_sw_SB_LUT4_I0_O[3]
.sym 14303 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 14304 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 14305 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 14308 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 14310 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 14311 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 14314 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14315 soc.cpu.cpu_state[6]
.sym 14316 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 14317 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14321 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 14322 soc.cpu.cpu_state[6]
.sym 14323 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 14326 display.refresh_timer_state[14]
.sym 14327 display.refresh_timer_state[12]
.sym 14328 display.refresh_timer_state[15]
.sym 14329 display.refresh_timer_state[13]
.sym 14332 reset_cnt[0]
.sym 14333 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14338 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 14339 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 14340 soc.cpu.cpu_state[5]
.sym 14341 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 14343 clk$SB_IO_IN_$glb_clk
.sym 14345 soc.cpu.instr_bltu_SB_LUT4_I0_O[1]
.sym 14346 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 14347 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 14348 soc.cpu.latched_is_lh
.sym 14349 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 14350 soc.cpu.latched_is_lb
.sym 14351 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 14352 soc.cpu.instr_bge_SB_LUT4_I2_O[3]
.sym 14354 soc.cpu.mem_do_rinst
.sym 14357 $PACKER_GND_NET
.sym 14358 $PACKER_VCC_NET
.sym 14359 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 14360 soc.cpu.cpuregs_rs1[23]
.sym 14361 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 14362 soc.cpu.cpu_state[3]
.sym 14363 UART_RX_SB_LUT4_I1_I0[3]
.sym 14364 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14365 soc.cpu.cpu_state[6]
.sym 14367 soc.cpu.cpu_state[0]
.sym 14368 $PACKER_VCC_NET
.sym 14371 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 14372 soc.cpu.instr_bgeu
.sym 14373 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14374 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 14375 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 14376 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 14377 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 14378 soc.cpu.instr_bltu_SB_LUT4_I0_O[0]
.sym 14379 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 14380 soc.cpu.instr_sra
.sym 14389 reset_cnt[3]
.sym 14390 reset_cnt[4]
.sym 14392 reset_cnt[0]
.sym 14396 reset_cnt[2]
.sym 14399 reset_cnt[5]
.sym 14400 reset_cnt[0]
.sym 14401 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14411 reset_cnt[1]
.sym 14416 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 14418 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 14420 reset_cnt[0]
.sym 14421 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14424 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14426 reset_cnt[1]
.sym 14428 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 14430 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14432 reset_cnt[2]
.sym 14434 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14436 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14439 reset_cnt[3]
.sym 14440 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14442 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14445 reset_cnt[4]
.sym 14446 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14450 reset_cnt[5]
.sym 14452 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14455 reset_cnt[4]
.sym 14456 reset_cnt[2]
.sym 14457 reset_cnt[5]
.sym 14458 reset_cnt[3]
.sym 14462 reset_cnt[0]
.sym 14463 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 14464 reset_cnt[1]
.sym 14466 clk$SB_IO_IN_$glb_clk
.sym 14468 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 14469 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 14470 soc.cpu.instr_sh
.sym 14471 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 14472 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 14473 soc.cpu.instr_sb
.sym 14474 soc.cpu.instr_srai
.sym 14475 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 14476 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 14477 soc.cpu.latched_is_lb
.sym 14482 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 14484 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 14486 $PACKER_VCC_NET
.sym 14487 $PACKER_VCC_NET
.sym 14488 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14494 soc.cpu.instr_sll
.sym 14495 soc.cpu.instr_lbu
.sym 14496 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 14497 soc.cpu.instr_srai
.sym 14499 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14502 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 14503 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 14509 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14512 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14518 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14524 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14525 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14527 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14529 display.second_timer_state_SB_LUT4_O_11_I3
.sym 14530 display.second_timer_state_SB_LUT4_O_10_I3
.sym 14531 display.second_timer_state_SB_LUT4_O_9_I3
.sym 14535 display.second_timer_state_SB_LUT4_O_13_I3
.sym 14538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14542 display.second_timer_state_SB_LUT4_O_11_I3
.sym 14550 display.second_timer_state_SB_LUT4_O_10_I3
.sym 14554 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14555 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14556 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14561 display.second_timer_state_SB_LUT4_O_9_I3
.sym 14569 display.second_timer_state_SB_LUT4_O_13_I3
.sym 14573 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14575 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14578 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14580 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14588 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14590 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 14591 soc.cpu.instr_add
.sym 14592 soc.cpu.instr_bgeu
.sym 14593 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 14594 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 14595 soc.cpu.instr_bltu_SB_LUT4_I0_O[0]
.sym 14596 soc.cpu.instr_sra
.sym 14597 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 14598 soc.cpu.instr_sll
.sym 14603 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14605 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 14607 soc.cpu.latched_store
.sym 14609 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 14614 soc.cpu.instr_sub
.sym 14615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14616 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 14617 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 14619 SEG_SB_LUT4_O_I0[2]
.sym 14622 SEG_SB_LUT4_O_I0[3]
.sym 14624 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14632 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 14635 display.second_timer_state_SB_LUT4_O_12_I3
.sym 14636 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 14637 display.second_timer_state_SB_LUT4_O_10_I3
.sym 14638 display.second_timer_state_SB_LUT4_O_9_I3
.sym 14641 display.second_timer_state_SB_LUT4_O_14_I3
.sym 14642 display.second_timer_state_SB_LUT4_O_13_I3
.sym 14643 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 14644 display.second_timer_state_SB_LUT4_O_11_I3
.sym 14645 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14647 display.second_timer_state_SB_LUT4_O_8_I3
.sym 14653 display.second_timer_state[0]
.sym 14658 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 14666 display.second_timer_state[0]
.sym 14672 display.second_timer_state_SB_LUT4_O_14_I3
.sym 14677 display.second_timer_state_SB_LUT4_O_8_I3
.sym 14678 display.second_timer_state_SB_LUT4_O_10_I3
.sym 14679 display.second_timer_state_SB_LUT4_O_9_I3
.sym 14680 display.second_timer_state_SB_LUT4_O_11_I3
.sym 14683 display.second_timer_state_SB_LUT4_O_12_I3
.sym 14684 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 14685 display.second_timer_state_SB_LUT4_O_13_I3
.sym 14686 display.second_timer_state_SB_LUT4_O_14_I3
.sym 14689 display.second_timer_state_SB_LUT4_O_8_I3
.sym 14696 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 14702 display.second_timer_state_SB_LUT4_O_12_I3
.sym 14708 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 14709 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 14710 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 14712 clk$SB_IO_IN_$glb_clk
.sym 14713 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14714 soc.cpu.instr_blt_SB_LUT4_I1_1_O[3]
.sym 14715 soc.cpu.instr_lbu
.sym 14716 soc.cpu.instr_lhu
.sym 14717 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14718 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 14719 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 14720 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 14721 soc.cpu.instr_slt_SB_LUT4_I1_O[1]
.sym 14722 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14729 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 14730 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14731 soc.cpu.is_alu_reg_imm
.sym 14734 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 14737 soc.cpu.instr_jalr
.sym 14755 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14756 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14757 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 14760 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14761 display.second_timer_state[14]
.sym 14762 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14763 display.second_timer_state[8]
.sym 14765 display.second_timer_state[10]
.sym 14766 display.second_timer_state_SB_LUT4_O_6_I3
.sym 14767 display.second_timer_state_SB_LUT4_O_5_I3
.sym 14768 display.second_timer_state[13]
.sym 14770 display.second_timer_state[15]
.sym 14771 display.second_timer_state_SB_LUT4_O_4_I3
.sym 14773 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14774 display.second_timer_state[19]
.sym 14778 soc.cpu.instr_blt
.sym 14779 soc.cpu.instr_slt
.sym 14785 display.second_timer_state[22]
.sym 14786 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 14788 display.second_timer_state[13]
.sym 14789 display.second_timer_state[10]
.sym 14790 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 14791 display.second_timer_state[8]
.sym 14797 display.second_timer_state_SB_LUT4_O_6_I3
.sym 14800 display.second_timer_state[15]
.sym 14801 display.second_timer_state[19]
.sym 14802 display.second_timer_state[14]
.sym 14803 display.second_timer_state[22]
.sym 14806 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14812 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14813 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14814 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14815 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14818 display.second_timer_state_SB_LUT4_O_5_I3
.sym 14824 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 14825 soc.cpu.instr_blt
.sym 14827 soc.cpu.instr_slt
.sym 14830 display.second_timer_state_SB_LUT4_O_5_I3
.sym 14831 display.second_timer_state_SB_LUT4_O_4_I3
.sym 14832 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14833 display.second_timer_state_SB_LUT4_O_6_I3
.sym 14835 clk$SB_IO_IN_$glb_clk
.sym 14837 soc.cpu.instr_slt
.sym 14844 soc.cpu.instr_blt
.sym 14849 soc.cpu.cpu_state[3]
.sym 14852 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14854 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 14856 UART_RX_SB_LUT4_I1_I0[3]
.sym 14859 soc.cpu.is_alu_reg_imm
.sym 14864 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 14868 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 14878 display.second_timer_state_SB_LUT4_O_4_I3
.sym 14882 display.second_timer_state_SB_LUT4_O_1_I3
.sym 14883 display.second_timer_state_SB_LUT4_O_I3
.sym 14887 display.second_timer_state_SB_LUT4_O_3_I3
.sym 14888 display.second_timer_state_SB_LUT4_O_2_I3
.sym 14891 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14893 soc.cpu.instr_slt_SB_LUT4_I1_O[1]
.sym 14894 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14919 display.second_timer_state_SB_LUT4_O_2_I3
.sym 14924 display.second_timer_state_SB_LUT4_O_I3
.sym 14930 display.second_timer_state_SB_LUT4_O_4_I3
.sym 14937 display.second_timer_state_SB_LUT4_O_3_I3
.sym 14941 display.second_timer_state_SB_LUT4_O_2_I3
.sym 14942 display.second_timer_state_SB_LUT4_O_3_I3
.sym 14943 display.second_timer_state_SB_LUT4_O_I3
.sym 14944 display.second_timer_state_SB_LUT4_O_1_I3
.sym 14949 display.second_timer_state_SB_LUT4_O_1_I3
.sym 14954 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14956 soc.cpu.instr_slt_SB_LUT4_I1_O[1]
.sym 14958 clk$SB_IO_IN_$glb_clk
.sym 14959 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14969 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 14976 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14985 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 15071 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 15075 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 15076 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 15077 SEG_SB_LUT4_O_I0[2]
.sym 15078 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 15081 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 15082 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 15087 SEG_SB_LUT4_O_I0[3]
.sym 15090 soc.cpu.mem_la_wdata[1]
.sym 15107 iomem_wdata[11]
.sym 15111 iomem_wdata[9]
.sym 15115 gpio_out[9]
.sym 15116 gpio_out[15]
.sym 15117 iomem_wdata[15]
.sym 15118 gpio_out[11]
.sym 15119 iomem_wdata[13]
.sym 15122 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15125 gpio_out[13]
.sym 15129 display.four_hex_in_SB_DFFESR_Q_E
.sym 15132 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 15133 iomem_wdata[12]
.sym 15136 iomem_wdata[11]
.sym 15144 iomem_wdata[12]
.sym 15147 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15148 gpio_out[13]
.sym 15149 gpio_out[9]
.sym 15150 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 15153 gpio_out[15]
.sym 15154 gpio_out[11]
.sym 15155 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 15156 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15166 iomem_wdata[9]
.sym 15171 iomem_wdata[15]
.sym 15177 iomem_wdata[13]
.sym 15181 display.four_hex_in_SB_DFFESR_Q_E
.sym 15182 clk$SB_IO_IN_$glb_clk
.sym 15183 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 15188 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 15189 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15191 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 15192 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 15193 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15194 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 15195 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15198 soc.cpu.decoded_imm[2]
.sym 15201 iomem_wdata[9]
.sym 15203 SEG_SB_LUT4_O_I0[2]
.sym 15204 iomem_wdata[27]
.sym 15208 SEG[6]$SB_IO_OUT
.sym 15209 iomem_wdata[15]
.sym 15210 flash_clk_SB_LUT4_I1_I2[3]
.sym 15227 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 15228 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15229 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 15232 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15237 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 15241 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 15242 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15243 iomem_wdata[8]
.sym 15245 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15247 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15248 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 15252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 15254 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15259 iomem_wdata[13]
.sym 15265 iomem_wdata[8]
.sym 15266 gpio_out[12]
.sym 15267 gpio_out[5]
.sym 15268 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 15270 gpio_out[8]
.sym 15273 gpio_out[7]
.sym 15274 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15275 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 15276 display.four_hex_in_SB_DFFESR_Q_E
.sym 15279 gpio_out[1]
.sym 15283 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 15284 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 15285 gpio_out[10]
.sym 15286 iomem_wdata[10]
.sym 15289 gpio_out[14]
.sym 15291 iomem_wdata[14]
.sym 15296 gpio_out[3]
.sym 15301 iomem_wdata[14]
.sym 15304 gpio_out[7]
.sym 15305 gpio_out[3]
.sym 15306 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 15307 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15310 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 15311 gpio_out[12]
.sym 15312 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15313 gpio_out[8]
.sym 15323 iomem_wdata[10]
.sym 15329 iomem_wdata[8]
.sym 15334 gpio_out[10]
.sym 15335 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 15336 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15337 gpio_out[14]
.sym 15340 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 15341 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15342 gpio_out[1]
.sym 15343 gpio_out[5]
.sym 15344 display.four_hex_in_SB_DFFESR_Q_E
.sym 15345 clk$SB_IO_IN_$glb_clk
.sym 15346 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 15347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 15348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 15349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 15350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 15351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 15353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 15354 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 15356 UART_RX_SB_LUT4_I1_I0[3]
.sym 15357 UART_RX_SB_LUT4_I1_I0[3]
.sym 15359 iomem_addr[4]
.sym 15360 iomem_addr[8]
.sym 15361 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 15364 display.four_hex_in_SB_DFFESR_Q_E
.sym 15365 display.four_hex_in_SB_DFFESR_Q_E
.sym 15368 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15369 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 15370 iomem_addr[9]
.sym 15371 iomem_wdata[13]
.sym 15372 iomem_wdata[10]
.sym 15373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 15375 iomem_wdata[8]
.sym 15376 iomem_wdata[28]
.sym 15377 SEG_SB_LUT4_O_I0[1]
.sym 15378 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15379 SEG_SB_LUT4_O_I0[0]
.sym 15380 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 15381 iomem_wdata[29]
.sym 15382 iomem_wdata[22]
.sym 15390 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 15392 iomem_wdata[4]
.sym 15394 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 15398 gpio_out[6]
.sym 15402 gpio_out[2]
.sym 15405 gpio_out[4]
.sym 15407 gpio_out[0]
.sym 15408 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15409 iomem_wdata[2]
.sym 15410 iomem_wdata[6]
.sym 15415 display.four_hex_in_SB_DFFESR_Q_9_E
.sym 15416 soc.cpu.reg_sh[1]
.sym 15417 iomem_wdata[0]
.sym 15421 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 15422 gpio_out[0]
.sym 15423 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15424 gpio_out[4]
.sym 15428 iomem_wdata[4]
.sym 15435 iomem_wdata[6]
.sym 15440 iomem_wdata[0]
.sym 15453 soc.cpu.reg_sh[1]
.sym 15458 iomem_wdata[2]
.sym 15463 gpio_out[6]
.sym 15464 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 15465 gpio_out[2]
.sym 15466 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 15467 display.four_hex_in_SB_DFFESR_Q_9_E
.sym 15468 clk$SB_IO_IN_$glb_clk
.sym 15469 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 15470 iomem_wdata[8]
.sym 15471 iomem_wdata[24]
.sym 15473 iomem_wdata[29]
.sym 15474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 15475 iomem_wdata[0]
.sym 15476 iomem_wdata[13]
.sym 15477 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 15478 iomem_addr[13]
.sym 15480 SEG_SB_LUT4_O_I0[3]
.sym 15482 soc.memory.wen[0]
.sym 15484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 15485 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 15486 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15488 soc.cpu.decoded_imm[0]
.sym 15490 soc.memory.ram00_WREN
.sym 15492 iomem_addr[7]
.sym 15493 soc.memory.wen[1]
.sym 15494 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15496 iomem_wdata[6]
.sym 15497 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15498 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 15499 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 15500 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15501 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15502 iomem_wdata[28]
.sym 15503 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 15504 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 15505 SEG_SB_LUT4_O_I0[1]
.sym 15515 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 15520 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 15522 soc.cpu.trap_SB_LUT4_I2_O
.sym 15523 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 15524 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 15530 soc.cpu.mem_la_wdata[1]
.sym 15531 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 15532 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 15537 soc.cpu.pcpi_rs2[12]
.sym 15538 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[3]
.sym 15544 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 15545 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 15546 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 15547 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 15550 soc.cpu.pcpi_rs2[12]
.sym 15551 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 15552 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 15553 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 15562 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 15563 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 15564 soc.cpu.mem_la_wdata[1]
.sym 15565 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 15568 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 15574 soc.cpu.pcpi_rs2[12]
.sym 15576 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 15577 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 15580 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[3]
.sym 15581 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 15582 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 15588 soc.cpu.mem_la_wdata[1]
.sym 15590 soc.cpu.trap_SB_LUT4_I2_O
.sym 15591 clk$SB_IO_IN_$glb_clk
.sym 15593 iomem_wdata[10]
.sym 15594 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 15595 iomem_wdata[15]
.sym 15596 iomem_wdata[26]
.sym 15597 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 15598 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 15599 iomem_wdata[31]
.sym 15600 iomem_wdata[6]
.sym 15601 iomem_wdata[4]
.sym 15603 soc.cpu.decoded_imm[0]
.sym 15604 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 15606 iomem_wdata[13]
.sym 15608 soc.cpu.trap_SB_LUT4_I2_O
.sym 15611 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 15612 soc.cpu.cpu_state[4]
.sym 15613 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15614 soc.cpu.trap_SB_LUT4_I2_O
.sym 15615 iomem_wdata[4]
.sym 15616 soc.cpu.decoded_imm[0]
.sym 15617 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 15618 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 15619 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15620 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 15621 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15622 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 15623 soc.cpu.cpuregs_raddr2[3]
.sym 15624 soc.cpu.pcpi_rs2[26]
.sym 15625 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 15626 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 15627 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15635 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15636 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 15637 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15639 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15640 soc.cpu.reg_sh[1]
.sym 15642 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 15643 soc.cpu.reg_sh[0]
.sym 15645 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 15648 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15650 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15651 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 15652 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 15653 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15655 soc.cpu.cpu_state[4]
.sym 15656 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15657 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15658 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15659 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 15660 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15661 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15663 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15664 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 15665 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 15667 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 15668 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15669 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15670 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15673 soc.cpu.cpu_state[4]
.sym 15674 soc.cpu.reg_sh[0]
.sym 15675 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 15680 soc.cpu.cpu_state[4]
.sym 15682 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15685 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15686 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 15687 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 15688 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15691 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15692 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15693 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 15694 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15697 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15698 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 15699 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 15700 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15703 soc.cpu.reg_sh[0]
.sym 15704 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15705 soc.cpu.reg_sh[1]
.sym 15706 soc.cpu.cpu_state[4]
.sym 15709 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15710 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15711 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15712 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 15713 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 15714 clk$SB_IO_IN_$glb_clk
.sym 15716 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 15717 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 15718 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 15719 iomem_wdata[16]
.sym 15720 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 15721 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 15722 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 15723 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 15725 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15726 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15727 soc.cpu.mem_la_wdata[1]
.sym 15729 iomem_wdata[9]
.sym 15733 iomem_wdata[6]
.sym 15734 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 15735 iomem_wdata[7]
.sym 15738 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 15739 iomem_wdata[15]
.sym 15740 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15741 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 15742 iomem_wdata[26]
.sym 15743 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 15744 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15746 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 15747 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 15748 soc.cpu.mem_la_wdata[2]
.sym 15749 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 15750 soc.cpu.pcpi_rs2[11]
.sym 15751 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15757 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15759 soc.cpu.trap_SB_LUT4_I2_O
.sym 15762 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 15763 soc.cpu.mem_la_wdata[5]
.sym 15764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 15765 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15766 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15767 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 15772 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 15773 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 15774 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 15775 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 15777 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 15779 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15781 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 15782 UART_RX_SB_LUT4_I1_I0[3]
.sym 15783 soc.cpu.cpuregs_raddr2[3]
.sym 15784 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 15785 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 15786 soc.cpu.cpu_state[2]
.sym 15787 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 15790 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 15792 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 15793 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15797 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15798 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 15799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 15802 UART_RX_SB_LUT4_I1_I0[3]
.sym 15804 soc.cpu.cpu_state[2]
.sym 15808 soc.cpu.cpuregs_raddr2[3]
.sym 15810 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 15811 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 15814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15815 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 15816 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 15817 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15820 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 15821 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 15822 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 15823 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 15826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 15828 soc.cpu.mem_la_wdata[5]
.sym 15832 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15833 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 15834 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 15836 soc.cpu.trap_SB_LUT4_I2_O
.sym 15837 clk$SB_IO_IN_$glb_clk
.sym 15839 iomem_wdata[21]
.sym 15840 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 15841 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 15842 iomem_wdata[18]
.sym 15843 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[3]
.sym 15844 iomem_wdata[22]
.sym 15845 iomem_wdata[17]
.sym 15846 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 15849 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 15850 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 15851 iomem_wdata[11]
.sym 15852 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 15853 iomem_wdata[19]
.sym 15854 iomem_wdata[16]
.sym 15855 soc.cpu.trap_SB_LUT4_I2_O
.sym 15856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 15857 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 15858 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 15860 soc.cpu.trap_SB_LUT4_I2_O
.sym 15861 soc.cpu.pcpi_rs2[23]
.sym 15863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 15864 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 15865 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 15866 iomem_wdata[22]
.sym 15867 soc.cpu.alu_out_q[11]
.sym 15868 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 15869 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 15870 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15871 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 15872 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 15874 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 15881 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 15882 soc.cpu.cpuregs_raddr2[2]
.sym 15883 soc.cpu.cpu_state[4]
.sym 15884 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[2]
.sym 15885 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[0]
.sym 15886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15887 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[1]
.sym 15888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 15889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 15890 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15891 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 15893 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15894 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15895 soc.cpu.cpu_state[4]
.sym 15896 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 15897 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 15899 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 15900 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[3]
.sym 15901 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 15902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 15903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 15904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 15905 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 15906 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 15907 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 15909 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 15910 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 15913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 15914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 15915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 15916 soc.cpu.cpu_state[4]
.sym 15919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15920 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 15921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 15922 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 15925 soc.cpu.cpuregs_raddr2[2]
.sym 15926 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 15928 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 15931 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 15932 soc.cpu.cpu_state[4]
.sym 15933 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 15934 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 15937 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 15938 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 15939 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 15940 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 15943 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[0]
.sym 15944 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[3]
.sym 15945 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[1]
.sym 15946 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[2]
.sym 15949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 15950 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15951 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 15952 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 15955 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 15956 soc.cpu.cpu_state[4]
.sym 15957 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 15958 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 15959 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 15960 clk$SB_IO_IN_$glb_clk
.sym 15962 soc.cpu.alu_out_q[11]
.sym 15963 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 15964 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 15965 soc.cpu.alu_out_q[9]
.sym 15966 soc.cpu.alu_out_q[8]
.sym 15967 soc.cpu.alu_out_q[10]
.sym 15968 soc.cpu.alu_out_q[2]
.sym 15969 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 15970 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 15972 soc.cpu.pcpi_rs2[11]
.sym 15973 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 15974 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 15975 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 15976 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15977 iomem_wdata[18]
.sym 15978 soc.cpu.cpuregs_raddr2[2]
.sym 15980 soc.cpu.mem_la_wdata[1]
.sym 15981 iomem_wdata[21]
.sym 15982 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 15983 iomem_wdata[27]
.sym 15984 soc.cpu.reg_pc[1]
.sym 15986 soc.cpu.mem_la_wdata[2]
.sym 15987 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 15988 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 15989 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 15990 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 15991 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 15992 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 15993 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 15994 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 15995 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 15996 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 15997 SEG_SB_LUT4_O_I0[1]
.sym 16003 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 16004 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 16005 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 16007 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16008 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 16009 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 16010 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 16011 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 16012 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 16013 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 16014 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 16015 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 16016 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16017 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 16018 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 16019 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 16020 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16021 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16022 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16023 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16024 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 16025 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16026 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 16027 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16028 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 16029 soc.cpu.decoded_imm[2]
.sym 16031 soc.cpu.decoded_imm[3]
.sym 16032 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16033 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16034 soc.cpu.instr_sub
.sym 16036 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16037 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 16038 soc.cpu.instr_sub
.sym 16039 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 16042 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 16043 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 16044 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 16045 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 16048 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 16049 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 16050 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 16051 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 16054 soc.cpu.decoded_imm[3]
.sym 16055 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16057 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 16060 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16061 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 16063 soc.cpu.decoded_imm[2]
.sym 16066 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16067 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16068 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16069 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 16072 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 16073 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 16074 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 16078 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16079 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16080 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16081 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16082 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 16083 clk$SB_IO_IN_$glb_clk
.sym 16085 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 16086 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 16087 soc.cpu.timer[8]
.sym 16088 soc.cpu.timer[1]
.sym 16089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16090 soc.cpu.timer[10]
.sym 16091 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16092 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16095 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 16096 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 16097 soc.cpu.cpu_state[4]
.sym 16098 soc.cpu.alu_out_q[21]
.sym 16099 soc.cpu.alu_out_q[13]
.sym 16101 soc.cpu.pcpi_rs2[11]
.sym 16103 soc.cpu.cpuregs_rs1[2]
.sym 16104 soc.cpu.alu_out_q[4]
.sym 16105 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 16109 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 16110 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16111 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 16112 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 16113 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16114 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 16115 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 16116 soc.cpu.pcpi_rs2[26]
.sym 16117 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 16118 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16119 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 16120 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 16127 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16128 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 16129 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16132 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 16133 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 16134 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 16135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16136 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 16137 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 16140 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 16141 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 16142 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 16143 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 16144 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 16145 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16148 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16149 soc.cpu.cpuregs_raddr2[4]
.sym 16150 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 16151 soc.cpu.instr_sub
.sym 16152 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 16153 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 16154 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 16155 soc.cpu.cpu_state[4]
.sym 16156 soc.cpu.instr_sub
.sym 16157 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 16159 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 16160 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 16161 soc.cpu.cpu_state[4]
.sym 16162 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 16165 soc.cpu.instr_sub
.sym 16166 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 16167 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16168 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 16171 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 16172 soc.cpu.cpuregs_raddr2[4]
.sym 16173 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16177 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16178 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 16179 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 16180 soc.cpu.instr_sub
.sym 16183 soc.cpu.instr_sub
.sym 16184 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16185 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 16186 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 16189 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 16190 soc.cpu.cpu_state[4]
.sym 16191 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 16192 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 16195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16196 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 16197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 16198 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16201 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 16202 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 16203 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16204 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 16205 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 16206 clk$SB_IO_IN_$glb_clk
.sym 16208 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 16209 soc.cpu.alu_out_SB_LUT4_O_30_I2[2]
.sym 16210 soc.cpu.timer[12]
.sym 16211 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 16212 soc.cpu.timer[13]
.sym 16213 soc.cpu.timer[9]
.sym 16214 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 16215 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 16218 SEG_SB_LUT4_O_I0[2]
.sym 16219 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 16222 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 16224 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 16228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 16229 soc.cpu.alu_out_q[6]
.sym 16232 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16233 iomem_addr[10]
.sym 16234 soc.cpu.pcpi_rs2[11]
.sym 16235 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16236 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 16237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 16238 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 16239 soc.cpu.cpuregs_rs1[15]
.sym 16240 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 16241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 16242 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 16243 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 16249 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 16251 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 16252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 16253 soc.cpu.mem_la_wdata[5]
.sym 16256 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 16258 soc.cpu.mem_la_wdata[2]
.sym 16261 soc.cpu.mem_la_wdata[6]
.sym 16263 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 16264 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 16265 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 16266 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 16270 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 16273 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 16275 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 16280 soc.cpu.mem_la_wdata[1]
.sym 16281 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 16283 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 16284 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 16287 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16289 soc.cpu.mem_la_wdata[1]
.sym 16290 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 16291 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 16293 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 16295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 16296 soc.cpu.mem_la_wdata[2]
.sym 16297 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 16299 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 16301 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 16302 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 16303 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 16305 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 16307 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 16308 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 16309 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 16311 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 16313 soc.cpu.mem_la_wdata[5]
.sym 16314 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 16315 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 16317 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 16319 soc.cpu.mem_la_wdata[6]
.sym 16320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 16321 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 16323 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 16325 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 16326 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16327 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 16331 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 16332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 16333 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 16334 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 16335 soc.cpu.alu_out_SB_LUT4_O_30_I2[3]
.sym 16336 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 16337 soc.cpu.alu_out_q[1]
.sym 16338 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 16339 iomem_wdata[20]
.sym 16341 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 16342 iomem_wdata[20]
.sym 16344 soc.cpu.cpuregs_rs1[13]
.sym 16347 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 16353 soc.cpu.timer[14]
.sym 16356 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 16357 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 16359 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 16360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 16362 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 16364 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 16365 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.sym 16366 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16367 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 16374 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 16376 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 16377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 16378 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 16379 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16382 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 16384 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 16385 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16386 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16388 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 16389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 16390 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16394 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 16395 soc.cpu.pcpi_rs2[12]
.sym 16397 soc.cpu.pcpi_rs2[11]
.sym 16402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 16404 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 16406 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 16407 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 16408 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 16410 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 16412 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 16413 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 16414 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 16416 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 16418 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16419 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16420 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 16422 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 16424 soc.cpu.pcpi_rs2[11]
.sym 16425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 16426 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 16428 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 16430 soc.cpu.pcpi_rs2[12]
.sym 16431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 16432 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 16434 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 16436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 16437 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 16438 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 16440 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 16442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 16443 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 16444 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 16446 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 16448 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 16449 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 16450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 16454 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 16455 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 16456 soc.cpu.alu_out_q[20]
.sym 16457 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.sym 16458 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 16459 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 16460 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 16461 soc.cpu.alu_out_q[22]
.sym 16465 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 16466 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 16468 soc.cpu.mem_la_wdata[1]
.sym 16469 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16470 soc.cpu.cpu_state[3]
.sym 16472 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16473 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 16475 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16478 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 16479 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 16481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 16482 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16483 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 16484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 16485 SEG_SB_LUT4_O_I0[1]
.sym 16486 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16487 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 16488 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 16489 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 16490 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 16500 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16501 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 16506 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16507 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 16511 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 16512 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 16515 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16517 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16518 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 16519 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16520 soc.cpu.pcpi_rs2[20]
.sym 16521 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 16523 soc.cpu.pcpi_rs2[23]
.sym 16524 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 16525 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16526 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 16527 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 16529 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 16530 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 16531 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 16533 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 16535 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16536 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16537 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 16539 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 16541 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 16542 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 16543 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 16545 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 16547 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 16548 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16549 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 16551 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 16553 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 16554 soc.cpu.pcpi_rs2[20]
.sym 16555 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 16557 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 16559 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16560 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16561 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 16563 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 16565 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 16566 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 16567 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 16569 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 16571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16572 soc.cpu.pcpi_rs2[23]
.sym 16573 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 16577 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 16578 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 16579 soc.cpu.alu_out_q[18]
.sym 16580 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 16581 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 16582 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 16583 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 16584 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 16589 soc.cpu.cpu_state[4]
.sym 16594 soc.cpu.alu_out_q[22]
.sym 16596 soc.cpu.cpu_state[4]
.sym 16598 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 16600 soc.cpu.timer[26]
.sym 16601 soc.cpu.decoded_imm[1]
.sym 16602 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 16603 soc.cpu.pcpi_rs2[26]
.sym 16604 soc.cpu.is_lui_auipc_jal
.sym 16605 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 16606 soc.cpu.pcpi_rs2[20]
.sym 16607 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 16608 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 16609 soc.cpu.pcpi_rs2[23]
.sym 16610 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16611 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 16612 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 16613 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 16621 soc.cpu.pcpi_rs2[26]
.sym 16624 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 16633 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 16634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 16635 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 16636 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 16637 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16638 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 16640 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 16641 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 16642 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 16643 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 16644 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 16646 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16647 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 16648 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 16650 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 16652 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 16653 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 16654 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 16656 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 16658 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 16659 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 16660 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 16662 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 16664 soc.cpu.pcpi_rs2[26]
.sym 16665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 16666 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 16668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 16670 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 16671 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 16672 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 16674 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 16676 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 16677 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 16678 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 16680 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 16682 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 16683 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16684 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 16686 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 16688 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 16689 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 16690 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 16693 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16694 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 16696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 16700 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 16701 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 16702 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 16703 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 16704 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 16705 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 16706 soc.cpu.alu_out_q[26]
.sym 16707 soc.cpu.alu_out_q[23]
.sym 16709 soc.cpu.decoded_imm[2]
.sym 16710 soc.cpu.alu_out_q[27]
.sym 16711 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 16714 soc.cpu.reg_out[2]
.sym 16716 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2[2]
.sym 16718 soc.cpu.irq_pending[1]
.sym 16721 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 16724 soc.cpu.alu_out_q[18]
.sym 16725 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 16726 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 16727 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16728 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16729 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 16730 soc.cpu.pcpi_rs2[11]
.sym 16731 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 16732 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 16733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 16734 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 16735 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 16741 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 16742 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 16744 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 16745 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 16746 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16748 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 16752 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16753 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 16754 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16755 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 16756 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 16757 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 16758 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 16759 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 16760 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 16762 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 16763 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16764 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 16766 soc.cpu.instr_sub
.sym 16767 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16769 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 16770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 16771 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 16772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 16774 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16775 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 16776 soc.cpu.instr_sub
.sym 16777 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 16780 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16781 soc.cpu.instr_sub
.sym 16782 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 16783 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 16786 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 16789 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 16792 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 16793 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 16795 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 16798 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16799 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 16800 soc.cpu.instr_sub
.sym 16801 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 16804 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 16805 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 16806 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 16807 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16810 soc.cpu.instr_sub
.sym 16811 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16812 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 16813 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 16816 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16817 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16818 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 16819 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 16821 clk$SB_IO_IN_$glb_clk
.sym 16823 soc.cpu.alu_out_q[31]
.sym 16824 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 16825 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 16826 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 16827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 16828 soc.cpu.alu_out_q[29]
.sym 16829 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 16830 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 16833 UART_RX_SB_LUT4_I1_I0[3]
.sym 16834 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 16836 soc.cpu.alu_out_q[26]
.sym 16837 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 16840 soc.cpu.alu_out_q[23]
.sym 16842 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 16845 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16846 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 16847 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 16848 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 16849 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16850 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 16851 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 16852 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 16853 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16854 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 16855 soc.cpu.reg_op2_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 16856 soc.cpu.decoded_imm[12]
.sym 16857 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16858 soc.cpu.decoded_imm[9]
.sym 16864 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 16867 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16870 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 16871 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16872 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 16873 soc.cpu.decoded_imm[1]
.sym 16879 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16880 soc.cpu.decoded_imm[8]
.sym 16881 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 16883 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 16886 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 16888 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16889 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 16890 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 16891 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 16892 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16893 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 16894 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 16895 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16898 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 16900 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 16903 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16904 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 16905 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16906 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16909 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16910 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 16911 soc.cpu.decoded_imm[1]
.sym 16915 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16916 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 16917 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16918 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 16921 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 16922 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16923 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 16924 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16928 soc.cpu.decoded_imm[8]
.sym 16929 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 16930 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16933 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 16934 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16935 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16936 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16939 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 16941 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 16942 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16943 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16947 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 16948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 16949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 16950 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 16951 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 16952 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 16953 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 16956 SEG_SB_LUT4_O_I0[3]
.sym 16958 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 16960 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 16961 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 16962 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16963 soc.cpu.cpuregs_rs1[15]
.sym 16964 soc.cpu.mem_la_wdata[1]
.sym 16965 soc.cpu.alu_out_q[31]
.sym 16966 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 16967 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16968 soc.cpu.cpuregs_rs1[13]
.sym 16969 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 16970 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 16971 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 16972 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16973 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16974 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 16975 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16976 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 16977 SEG_SB_LUT4_O_I0[1]
.sym 16978 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 16979 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 16980 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 16981 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 16987 soc.cpu.cpu_state[4]
.sym 16989 soc.cpu.decoded_imm[11]
.sym 16990 soc.cpu.decoded_imm[4]
.sym 16991 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 16992 soc.cpu.cpu_state[6]
.sym 16993 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16995 soc.cpu.cpu_state[4]
.sym 16996 soc.cpu.cpu_state[2]
.sym 16997 soc.cpu.cpuregs_raddr2[1]
.sym 16998 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 16999 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 17001 UART_RX_SB_LUT4_I1_I0[3]
.sym 17006 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 17008 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 17009 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 17010 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 17012 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17014 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 17015 soc.cpu.reg_op2_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 17016 soc.cpu.decoded_imm[12]
.sym 17017 soc.cpu.cpu_state[3]
.sym 17018 soc.cpu.decoded_imm[9]
.sym 17023 UART_RX_SB_LUT4_I1_I0[3]
.sym 17026 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 17028 soc.cpu.cpuregs_raddr2[1]
.sym 17029 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17032 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17034 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 17035 soc.cpu.decoded_imm[4]
.sym 17038 soc.cpu.reg_op2_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 17039 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17041 soc.cpu.decoded_imm[11]
.sym 17044 soc.cpu.cpu_state[4]
.sym 17045 soc.cpu.cpu_state[6]
.sym 17046 soc.cpu.cpu_state[2]
.sym 17047 soc.cpu.cpu_state[3]
.sym 17050 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 17051 soc.cpu.decoded_imm[9]
.sym 17053 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17056 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17057 soc.cpu.cpu_state[4]
.sym 17058 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 17059 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 17063 soc.cpu.decoded_imm[12]
.sym 17064 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 17065 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17066 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 17070 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 17071 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 17072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 17073 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 17074 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 17075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 17076 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 17077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 17079 soc.cpu.decoded_imm[0]
.sym 17080 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 17081 soc.cpu.decoded_imm[0]
.sym 17082 soc.cpu.decoded_imm[1]
.sym 17083 soc.cpu.decoded_imm[11]
.sym 17084 soc.cpu.cpu_state[2]
.sym 17085 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 17086 soc.cpu.decoded_imm[4]
.sym 17087 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 17088 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 17089 soc.cpu.cpu_state[2]
.sym 17091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 17092 soc.cpu.cpuregs_wrdata[6]
.sym 17093 soc.cpu.pcpi_rs2[20]
.sym 17094 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 17095 soc.cpu.pcpi_rs2[26]
.sym 17096 soc.cpu.is_lui_auipc_jal
.sym 17097 soc.cpu.decoded_imm[17]
.sym 17098 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 17099 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 17100 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 17101 soc.cpu.pcpi_rs2[23]
.sym 17102 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17103 soc.cpu.decoded_imm[2]
.sym 17104 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 17110 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 17111 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 17114 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 17115 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 17116 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17117 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17119 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 17121 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 17122 soc.cpu.irq_state[1]
.sym 17123 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 17124 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 17125 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17126 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 17128 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 17129 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 17130 soc.cpu.irq_pending[2]
.sym 17131 soc.cpu.cpu_state[4]
.sym 17132 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 17133 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 17137 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 17138 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17139 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 17140 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 17141 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17143 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 17144 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17145 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17146 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 17149 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 17150 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 17151 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17152 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 17155 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 17156 soc.cpu.cpu_state[4]
.sym 17157 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17158 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 17161 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17162 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 17163 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17164 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 17167 soc.cpu.irq_pending[2]
.sym 17168 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17170 soc.cpu.irq_state[1]
.sym 17173 soc.cpu.cpu_state[4]
.sym 17174 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 17175 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 17176 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 17179 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 17180 soc.cpu.cpu_state[4]
.sym 17181 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 17182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 17185 soc.cpu.cpu_state[4]
.sym 17186 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 17187 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 17188 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 17189 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17192 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 17193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 17194 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 17195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 17196 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 17197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 17198 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 17199 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 17200 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2[3]
.sym 17201 soc.cpu.latched_is_lh
.sym 17202 soc.cpu.latched_is_lh
.sym 17204 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 17206 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17208 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 17210 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 17211 soc.cpu.decoded_imm[10]
.sym 17212 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 17213 soc.cpu.alu_out_q[28]
.sym 17214 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 17216 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 17217 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 17218 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 17219 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 17221 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 17222 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 17223 soc.cpu.decoded_imm[28]
.sym 17224 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 17225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 17226 soc.cpu.decoded_imm[29]
.sym 17227 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 17234 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 17235 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 17238 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 17239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 17242 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 17243 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17244 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 17245 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 17246 soc.cpu.cpu_state[6]
.sym 17248 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17249 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 17251 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 17252 soc.cpu.mem_do_rdata_SB_LUT4_I0_I3[3]
.sym 17253 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17255 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 17256 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 17257 soc.cpu.cpu_state[4]
.sym 17258 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 17259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 17260 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17261 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 17262 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 17263 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 17264 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 17266 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17267 soc.cpu.cpu_state[4]
.sym 17268 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 17269 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 17272 soc.cpu.cpu_state[4]
.sym 17273 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 17275 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 17278 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 17279 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 17280 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17281 soc.cpu.cpu_state[4]
.sym 17284 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 17285 soc.cpu.cpu_state[6]
.sym 17286 soc.cpu.mem_do_rdata_SB_LUT4_I0_I3[3]
.sym 17287 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 17290 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17291 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17292 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 17293 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 17297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 17298 soc.cpu.cpu_state[4]
.sym 17299 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 17302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 17303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 17304 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17305 soc.cpu.cpu_state[4]
.sym 17308 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 17309 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 17310 soc.cpu.cpu_state[4]
.sym 17311 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 17312 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 17316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 17317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 17318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 17319 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 17320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 17321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 17322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17327 soc.cpu.latched_stalu
.sym 17328 soc.cpu.decoded_imm[22]
.sym 17329 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17331 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 17332 soc.cpu.decoded_imm[20]
.sym 17334 soc.cpu.pcpi_rs2[23]
.sym 17335 soc.cpu.timer[22]
.sym 17336 soc.cpu.decoded_imm[21]
.sym 17337 soc.cpu.decoded_imm[16]
.sym 17338 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 17339 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17340 soc.cpu.irq_state[1]
.sym 17341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 17342 soc.cpu.decoded_imm[30]
.sym 17343 soc.cpu.decoded_imm[18]
.sym 17344 soc.cpu.reg_pc[23]
.sym 17345 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17346 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17347 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17349 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17350 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17358 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 17361 soc.cpu.decoded_imm[26]
.sym 17362 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 17365 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17367 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 17368 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 17369 soc.cpu.decoded_imm[18]
.sym 17370 soc.cpu.decoded_imm[27]
.sym 17371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 17372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 17375 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 17377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 17378 soc.cpu.decoded_imm[21]
.sym 17382 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 17383 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 17384 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 17386 soc.cpu.cpu_state[4]
.sym 17387 soc.cpu.decoded_imm[23]
.sym 17389 soc.cpu.decoded_imm[18]
.sym 17390 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 17392 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17395 soc.cpu.decoded_imm[26]
.sym 17397 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17398 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 17401 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 17402 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17404 soc.cpu.decoded_imm[27]
.sym 17407 soc.cpu.cpu_state[4]
.sym 17408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 17409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 17410 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17413 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 17415 soc.cpu.decoded_imm[23]
.sym 17416 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17419 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 17421 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17422 soc.cpu.decoded_imm[21]
.sym 17425 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17426 soc.cpu.cpu_state[4]
.sym 17427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 17431 soc.cpu.cpu_state[4]
.sym 17432 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 17433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 17434 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17435 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 17436 clk$SB_IO_IN_$glb_clk
.sym 17438 soc.cpu.latched_compr
.sym 17439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 17440 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 17441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 17442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 17443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 17444 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 17445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 17450 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 17451 soc.cpu.cpu_state[3]
.sym 17452 soc.cpu.reg_pc[22]
.sym 17453 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 17456 soc.cpu.cpuregs_rs1[22]
.sym 17457 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17458 soc.cpu.cpuregs_rs1[19]
.sym 17460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 17461 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17462 soc.cpu.decoded_imm[24]
.sym 17463 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 17464 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17465 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 17466 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 17467 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 17468 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 17469 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 17470 SEG_SB_LUT4_O_I0[1]
.sym 17472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17473 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 17481 soc.cpu.trap_SB_LUT4_I2_O
.sym 17482 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17484 soc.cpu.cpu_state[4]
.sym 17486 soc.cpu.decoder_trigger
.sym 17487 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 17489 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17491 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17492 soc.cpu.cpu_state[4]
.sym 17493 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 17494 soc.cpu.irq_delay
.sym 17495 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17497 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17498 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17499 soc.cpu.pcpi_rs2[20]
.sym 17500 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 17502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 17503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[3]
.sym 17504 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 17506 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17507 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 17508 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 17509 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17510 soc.cpu.instr_sra_SB_LUT4_I0_O[3]
.sym 17512 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17513 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17514 soc.cpu.cpu_state[4]
.sym 17515 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17519 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17520 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17521 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17524 soc.cpu.pcpi_rs2[20]
.sym 17525 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17526 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 17527 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 17530 soc.cpu.cpu_state[4]
.sym 17531 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17532 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17533 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 17536 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17537 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17538 soc.cpu.instr_sra_SB_LUT4_I0_O[3]
.sym 17539 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17542 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[3]
.sym 17543 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 17544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 17545 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17549 soc.cpu.decoder_trigger
.sym 17550 soc.cpu.irq_delay
.sym 17551 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 17554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 17555 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17556 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17557 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17558 soc.cpu.trap_SB_LUT4_I2_O
.sym 17559 clk$SB_IO_IN_$glb_clk
.sym 17561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 17562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 17563 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 17564 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 17565 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 17566 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 17567 soc.cpu.alu_out_q[30]
.sym 17568 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 17573 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 17574 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 17575 soc.cpu.cpu_state[2]
.sym 17576 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 17577 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 17579 soc.cpu.compressed_instr
.sym 17580 soc.cpu.cpu_state[4]
.sym 17582 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 17584 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17585 soc.cpu.pcpi_rs2[20]
.sym 17587 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 17588 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 17589 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17590 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 17591 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17592 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 17593 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 17594 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 17595 soc.cpu.is_lui_auipc_jal
.sym 17596 soc.cpu.decoded_imm[17]
.sym 17602 soc.cpu.decoded_imm[28]
.sym 17604 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 17605 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 17607 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17608 soc.cpu.decoded_imm[16]
.sym 17611 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17613 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 17614 soc.cpu.instr_srai
.sym 17615 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 17616 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17618 soc.cpu.cpu_state[3]
.sym 17619 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 17620 soc.cpu.decoded_imm[19]
.sym 17621 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 17622 soc.cpu.instr_sra
.sym 17623 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 17625 soc.cpu.cpu_state[2]
.sym 17626 soc.cpu.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 17628 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 17633 soc.cpu.decoder_trigger
.sym 17635 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 17636 soc.cpu.cpu_state[2]
.sym 17637 soc.cpu.cpu_state[3]
.sym 17638 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 17641 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17642 soc.cpu.decoded_imm[28]
.sym 17643 soc.cpu.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 17647 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17648 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17649 soc.cpu.instr_sra
.sym 17650 soc.cpu.instr_srai
.sym 17653 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 17654 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17655 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 17656 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 17659 soc.cpu.decoded_imm[19]
.sym 17660 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17662 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 17665 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 17668 soc.cpu.decoder_trigger
.sym 17672 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 17673 soc.cpu.decoded_imm[16]
.sym 17674 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17677 soc.cpu.instr_srai
.sym 17678 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 17679 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 17680 soc.cpu.instr_sra
.sym 17681 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 17682 clk$SB_IO_IN_$glb_clk
.sym 17684 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 17685 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 17686 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 17687 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 17688 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 17689 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 17690 soc.cpu.pcpi_rs2[20]
.sym 17691 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 17694 SEG_SB_LUT4_O_I0[2]
.sym 17696 soc.cpu.cpu_state[6]
.sym 17697 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 17698 soc.cpu.timer[17]
.sym 17702 soc.cpu.instr_srai
.sym 17703 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17705 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 17706 soc.cpu.decoded_imm[28]
.sym 17707 soc.cpu.cpuregs_wrdata[21]
.sym 17708 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 17709 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 17710 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 17711 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 17712 soc.cpu.instr_retirq
.sym 17713 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 17714 soc.cpu.instr_jalr
.sym 17715 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 17716 soc.cpu.reg_pc[28]
.sym 17717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 17718 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17719 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17725 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 17727 soc.cpu.do_waitirq
.sym 17728 soc.cpu.mem_do_rinst
.sym 17729 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17732 UART_RX_SB_LUT4_I1_I0[3]
.sym 17735 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 17736 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 17737 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17738 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 17739 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 17740 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 17746 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 17747 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17750 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 17751 soc.cpu.decoder_trigger
.sym 17752 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 17754 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 17756 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 17758 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 17759 UART_RX_SB_LUT4_I1_I0[3]
.sym 17760 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 17761 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 17764 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 17765 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 17766 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 17767 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 17772 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 17777 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17779 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 17783 soc.cpu.mem_do_rinst
.sym 17784 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17788 soc.cpu.decoder_trigger
.sym 17789 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 17790 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 17791 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17795 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 17796 soc.cpu.do_waitirq
.sym 17797 soc.cpu.decoder_trigger
.sym 17800 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17801 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 17802 soc.cpu.decoder_trigger
.sym 17803 soc.cpu.do_waitirq
.sym 17805 clk$SB_IO_IN_$glb_clk
.sym 17806 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 17807 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 17808 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17809 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 17810 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 17811 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 17812 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 17813 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 17814 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 17815 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 17817 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 17819 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 17820 soc.cpu.cpuregs_waddr[2]
.sym 17821 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 17822 soc.cpu.decoded_imm[21]
.sym 17823 soc.cpu.decoded_imm[29]
.sym 17824 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 17828 soc.cpu.decoded_imm[25]
.sym 17829 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 17831 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 17832 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17833 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17834 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17835 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17836 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17837 soc.cpu.is_lui_auipc_jal
.sym 17838 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 17839 soc.cpu.decoded_imm[18]
.sym 17840 soc.cpu.is_sll_srl_sra
.sym 17842 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 17848 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17851 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 17852 soc.cpu.cpuregs_raddr2[4]
.sym 17853 soc.cpu.cpuregs_raddr2[3]
.sym 17854 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17855 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 17856 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17857 soc.cpu.cpuregs_raddr2[2]
.sym 17858 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17859 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 17860 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 17861 soc.cpu.latched_compr_SB_DFFE_Q_E[2]
.sym 17862 UART_RX_SB_LUT4_I1_I0[3]
.sym 17864 soc.cpu.is_sll_srl_sra
.sym 17867 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17868 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17870 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17871 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17872 soc.cpu.instr_retirq
.sym 17873 soc.cpu.decoder_trigger
.sym 17874 soc.cpu.instr_jalr
.sym 17875 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17876 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 17877 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17879 soc.cpu.cpu_state[5]
.sym 17881 soc.cpu.cpuregs_raddr2[2]
.sym 17883 soc.cpu.cpuregs_raddr2[4]
.sym 17884 soc.cpu.cpuregs_raddr2[3]
.sym 17887 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 17888 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17889 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17890 soc.cpu.cpu_state[5]
.sym 17893 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17894 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17895 soc.cpu.is_sll_srl_sra
.sym 17896 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 17901 UART_RX_SB_LUT4_I1_I0[3]
.sym 17902 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17906 soc.cpu.instr_jalr
.sym 17908 soc.cpu.instr_retirq
.sym 17912 soc.cpu.decoder_trigger
.sym 17913 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 17917 soc.cpu.latched_compr_SB_DFFE_Q_E[2]
.sym 17918 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17919 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17920 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 17925 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 17926 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 17927 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17928 clk$SB_IO_IN_$glb_clk
.sym 17929 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17930 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 17931 soc.cpu.decoder_pseudo_trigger
.sym 17932 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 17933 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17934 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17935 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17936 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 17937 soc.cpu.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 17942 soc.cpu.cpu_state[4]
.sym 17943 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 17944 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 17945 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 17946 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17947 soc.cpu.cpu_state[2]
.sym 17948 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 17950 soc.cpu.cpu_state[2]
.sym 17951 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17952 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 17953 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 17954 soc.cpu.cpu_state[0]
.sym 17955 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 17956 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 17957 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 17958 SEG_SB_LUT4_O_I0[1]
.sym 17959 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 17960 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 17961 soc.cpu.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 17962 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 17964 soc.cpu.instr_sh_SB_LUT4_I1_I0[0]
.sym 17965 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 17972 soc.cpu.cpu_state[0]
.sym 17974 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17975 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17978 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 17980 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[1]
.sym 17982 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 17983 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 17987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 17990 soc.cpu.cpu_state[2]
.sym 17991 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17992 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17993 soc.cpu.cpu_state[1]
.sym 17994 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 17995 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 17998 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 18000 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 18001 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 18002 UART_RX_SB_LUT4_I1_I0[3]
.sym 18004 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 18006 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 18011 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 18012 soc.cpu.cpu_state[0]
.sym 18013 UART_RX_SB_LUT4_I1_I0[3]
.sym 18017 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 18019 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 18022 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 18024 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 18029 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18031 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 18035 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 18036 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 18037 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[1]
.sym 18041 soc.cpu.cpu_state[2]
.sym 18047 soc.cpu.cpu_state[1]
.sym 18049 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 18050 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 18051 clk$SB_IO_IN_$glb_clk
.sym 18052 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18053 soc.cpu.instr_sw
.sym 18054 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 18055 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 18056 soc.cpu.instr_sh_SB_LUT4_I1_I0[0]
.sym 18057 soc.cpu.is_sll_srl_sra
.sym 18058 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 18059 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 18060 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 18062 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18065 soc.cpu.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 18066 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 18067 soc.cpu.cpu_state[2]
.sym 18068 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 18070 soc.cpu.alu_out_q[27]
.sym 18071 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 18073 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 18075 soc.cpu.cpuregs_wrdata[19]
.sym 18077 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 18078 soc.cpu.is_sll_srl_sra
.sym 18079 soc.cpu.is_lui_auipc_jal
.sym 18080 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 18082 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 18083 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18085 soc.cpu.is_alu_reg_imm
.sym 18087 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 18088 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 18094 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18095 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 18096 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 18097 soc.cpu.cpu_state[6]
.sym 18098 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18099 soc.cpu.instr_sw
.sym 18101 soc.cpu.instr_bge_SB_LUT4_I2_O[3]
.sym 18102 soc.cpu.instr_sll
.sym 18105 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 18107 $PACKER_GND_NET
.sym 18108 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 18109 soc.cpu.cpu_state[5]
.sym 18110 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 18112 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 18113 soc.cpu.instr_sh_SB_LUT4_I1_I0[0]
.sym 18114 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 18115 soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 18117 UART_RX_SB_LUT4_I1_I0[3]
.sym 18119 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18120 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 18121 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 18122 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 18123 soc.cpu.cpu_state[1]
.sym 18125 UART_RX_SB_LUT4_I1_I0[3]
.sym 18127 $PACKER_GND_NET
.sym 18134 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 18135 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 18139 soc.cpu.cpu_state[5]
.sym 18140 soc.cpu.instr_bge_SB_LUT4_I2_O[3]
.sym 18141 UART_RX_SB_LUT4_I1_I0[3]
.sym 18142 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 18145 soc.cpu.cpu_state[6]
.sym 18146 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18147 UART_RX_SB_LUT4_I1_I0[3]
.sym 18148 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 18151 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 18152 soc.cpu.cpu_state[6]
.sym 18153 soc.cpu.cpu_state[5]
.sym 18154 soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 18157 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 18158 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 18159 soc.cpu.cpu_state[6]
.sym 18160 soc.cpu.cpu_state[1]
.sym 18163 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 18164 soc.cpu.instr_sw
.sym 18165 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 18166 soc.cpu.instr_sh_SB_LUT4_I1_I0[0]
.sym 18169 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 18170 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18171 soc.cpu.instr_sll
.sym 18172 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 18173 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18175 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 18176 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 18177 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 18178 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 18179 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 18181 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 18182 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 18183 soc.cpu.is_lui_auipc_jal
.sym 18189 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 18191 soc.cpu.cpuregs_wrdata[28]
.sym 18192 soc.cpu.cpu_state[5]
.sym 18193 soc.cpu.cpuregs_wrdata[26]
.sym 18195 soc.cpu.instr_sw
.sym 18196 soc.cpu.cpuregs_rs1[23]
.sym 18198 soc.cpu.instr_sll
.sym 18201 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 18204 soc.cpu.cpuregs_wrdata[29]
.sym 18205 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18207 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18209 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 18210 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 18217 soc.cpu.instr_sw
.sym 18218 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 18219 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 18220 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18221 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 18222 soc.cpu.instr_sb
.sym 18224 soc.cpu.instr_bge_SB_LUT4_I2_O[3]
.sym 18225 soc.cpu.instr_bltu_SB_LUT4_I0_O[1]
.sym 18226 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 18227 soc.cpu.instr_sh
.sym 18228 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 18229 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 18232 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 18233 soc.cpu.instr_bltu_SB_LUT4_I0_O[0]
.sym 18234 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18236 soc.cpu.instr_sh_SB_LUT4_I1_I0[0]
.sym 18239 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 18240 soc.cpu.instr_bltu_SB_LUT4_I0_O[2]
.sym 18244 soc.cpu.cpu_state[6]
.sym 18247 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 18250 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 18251 soc.cpu.instr_bge_SB_LUT4_I2_O[3]
.sym 18252 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 18253 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 18256 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 18257 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 18258 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 18262 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 18263 soc.cpu.instr_sb
.sym 18264 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 18265 soc.cpu.instr_sh_SB_LUT4_I1_I0[0]
.sym 18269 soc.cpu.cpu_state[6]
.sym 18270 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18275 soc.cpu.instr_bltu_SB_LUT4_I0_O[2]
.sym 18276 soc.cpu.instr_bltu_SB_LUT4_I0_O[0]
.sym 18277 soc.cpu.instr_bltu_SB_LUT4_I0_O[1]
.sym 18282 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18283 soc.cpu.cpu_state[6]
.sym 18286 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 18287 soc.cpu.instr_sh
.sym 18288 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 18289 soc.cpu.instr_sh_SB_LUT4_I1_I0[0]
.sym 18292 soc.cpu.instr_sb
.sym 18293 soc.cpu.instr_sw
.sym 18294 soc.cpu.instr_sh
.sym 18296 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18298 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18299 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18300 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 18301 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 18302 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18303 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18304 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 18305 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 18306 soc.cpu.instr_bltu_SB_LUT4_I0_O[2]
.sym 18307 soc.cpu.cpuregs_wrdata[18]
.sym 18308 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 18311 soc.cpu.decoded_imm[16]
.sym 18312 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 18313 soc.cpu.cpuregs_wrdata[24]
.sym 18314 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 18316 soc.cpu.is_lui_auipc_jal
.sym 18319 soc.cpu.latched_is_lh
.sym 18320 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 18321 soc.cpu.cpuregs_wrdata[28]
.sym 18323 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 18324 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18325 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18327 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18328 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 18329 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18331 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18333 soc.cpu.is_lui_auipc_jal
.sym 18340 soc.cpu.instr_add
.sym 18342 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18345 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18346 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18347 soc.cpu.instr_sll
.sym 18348 soc.cpu.is_alu_reg_imm
.sym 18351 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 18352 soc.cpu.instr_sub
.sym 18355 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18359 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18361 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18362 soc.cpu.instr_srai
.sym 18363 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18365 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18366 soc.cpu.instr_lbu
.sym 18367 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18368 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18370 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18371 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18373 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 18374 soc.cpu.is_alu_reg_imm
.sym 18375 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18376 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18379 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18380 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18381 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18382 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18385 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18386 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18393 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18394 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18398 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18400 soc.cpu.instr_lbu
.sym 18404 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18405 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18409 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 18410 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18411 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18412 soc.cpu.is_alu_reg_imm
.sym 18415 soc.cpu.instr_sll
.sym 18416 soc.cpu.instr_add
.sym 18417 soc.cpu.instr_sub
.sym 18418 soc.cpu.instr_srai
.sym 18419 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18422 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18423 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18424 soc.cpu.instr_srli
.sym 18425 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18426 soc.cpu.instr_or_SB_LUT4_I0_O[3]
.sym 18427 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18428 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 18429 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18430 soc.cpu.is_alu_reg_imm
.sym 18435 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 18438 UART_RX_SB_LUT4_I1_I0[3]
.sym 18440 soc.cpu.instr_sub
.sym 18442 soc.cpu.cpuregs.wen
.sym 18443 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 18445 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 18446 soc.cpu.instr_blt_SB_LUT4_I1_1_O[1]
.sym 18447 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18448 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18449 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18450 SEG_SB_LUT4_O_I0[1]
.sym 18453 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18454 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 18457 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18463 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18464 soc.cpu.is_alu_reg_reg
.sym 18465 soc.cpu.instr_lhu
.sym 18466 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18467 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 18468 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 18470 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 18471 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18473 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 18474 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18475 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18476 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18477 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 18479 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18481 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 18482 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18485 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 18487 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18488 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18491 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18492 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18497 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18499 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 18502 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18503 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18504 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18505 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18509 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18510 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18515 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18517 soc.cpu.instr_lhu
.sym 18520 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 18521 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 18522 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 18523 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18526 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 18527 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18528 soc.cpu.is_alu_reg_reg
.sym 18529 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18532 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18533 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 18534 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 18535 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18538 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 18540 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18542 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18543 clk$SB_IO_IN_$glb_clk
.sym 18544 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18545 soc.cpu.instr_addi
.sym 18546 soc.cpu.instr_andi
.sym 18547 soc.cpu.instr_and
.sym 18549 soc.cpu.instr_xori
.sym 18550 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 18551 soc.cpu.instr_blt_SB_LUT4_I1_1_O[1]
.sym 18552 soc.cpu.instr_srl
.sym 18554 soc.cpu.decoded_imm[0]
.sym 18557 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18558 soc.cpu.is_alu_reg_reg
.sym 18559 soc.cpu.cpuregs_wrdata[24]
.sym 18560 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18561 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 18562 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18565 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 18568 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 18580 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18586 soc.cpu.instr_slt
.sym 18588 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 18591 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18593 soc.cpu.instr_blt
.sym 18594 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18595 soc.cpu.instr_lbu
.sym 18596 soc.cpu.instr_lhu
.sym 18600 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18601 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18602 soc.cpu.instr_addi
.sym 18604 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18607 soc.cpu.instr_sltu
.sym 18608 soc.cpu.instr_blt_SB_LUT4_I1_1_O[1]
.sym 18609 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18610 soc.cpu.instr_blt_SB_LUT4_I1_1_O[3]
.sym 18612 soc.cpu.instr_and
.sym 18613 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18614 soc.cpu.instr_xori
.sym 18615 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 18616 soc.cpu.instr_blt_SB_LUT4_I1_1_O[1]
.sym 18619 soc.cpu.instr_slt
.sym 18620 soc.cpu.instr_sltu
.sym 18621 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 18622 soc.cpu.instr_blt
.sym 18625 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18626 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18627 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18628 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18631 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18632 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18637 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18639 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18640 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18643 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 18644 soc.cpu.instr_blt_SB_LUT4_I1_1_O[3]
.sym 18645 soc.cpu.instr_blt_SB_LUT4_I1_1_O[1]
.sym 18646 soc.cpu.instr_and
.sym 18649 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18652 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18655 soc.cpu.instr_lbu
.sym 18656 soc.cpu.instr_xori
.sym 18657 soc.cpu.instr_addi
.sym 18658 soc.cpu.instr_lhu
.sym 18661 soc.cpu.instr_blt_SB_LUT4_I1_1_O[1]
.sym 18662 soc.cpu.instr_slt
.sym 18663 soc.cpu.instr_sltu
.sym 18664 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 18665 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18666 clk$SB_IO_IN_$glb_clk
.sym 18673 soc.cpu.instr_sltu
.sym 18683 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18686 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18713 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18718 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18720 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18726 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18727 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 18739 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18742 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 18743 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18744 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18745 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18784 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18785 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 18786 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18787 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18788 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18789 clk$SB_IO_IN_$glb_clk
.sym 18790 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18799 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 18800 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18802 SEG_SB_LUT4_O_I0[2]
.sym 18807 SEG_SB_LUT4_O_I0[3]
.sym 18809 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18813 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18817 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 18892 SEG[4]$SB_IO_OUT
.sym 18893 SEG[2]$SB_IO_OUT
.sym 18895 SEG[3]$SB_IO_OUT
.sym 18898 SEG[6]$SB_IO_OUT
.sym 18904 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 18906 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 18908 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 18913 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18914 soc.cpu.cpuregs_raddr2[3]
.sym 18919 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 18922 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 19019 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19020 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 19021 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[2]
.sym 19022 display.four_hex_in_SB_DFFESR_Q_9_E
.sym 19023 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 19024 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[2]
.sym 19025 display.four_hex_in_SB_DFFESR_Q_E
.sym 19029 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 19031 SEG_SB_LUT4_O_I0[1]
.sym 19032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 19033 soc.memory.rdata_0[1]
.sym 19034 iomem_wdata[29]
.sym 19035 SEG_SB_LUT4_O_I0[0]
.sym 19036 iomem_wdata[22]
.sym 19040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19042 iomem_wdata[28]
.sym 19047 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 19061 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19064 soc.cpu.cpu_state[4]
.sym 19067 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 19068 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19071 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 19072 display.four_hex_in_SB_DFFESR_Q_9_E
.sym 19073 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 19075 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19076 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 19080 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 19081 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 19084 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19096 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 19097 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 19098 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 19099 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 19100 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 19101 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 19103 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 19104 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 19105 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 19108 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 19109 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 19113 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 19115 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 19116 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19119 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 19120 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 19121 soc.cpu.cpu_state[4]
.sym 19122 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19124 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 19125 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19126 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 19127 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 19129 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 19130 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 19131 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19132 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 19135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 19136 soc.cpu.cpu_state[4]
.sym 19137 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 19138 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 19147 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 19148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 19149 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 19150 soc.cpu.cpu_state[4]
.sym 19153 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19154 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 19155 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19156 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19159 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 19160 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 19161 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 19162 soc.cpu.cpu_state[4]
.sym 19165 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 19166 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 19167 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19168 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 19171 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 19172 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 19173 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 19174 soc.cpu.cpu_state[4]
.sym 19175 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 19176 clk$SB_IO_IN_$glb_clk
.sym 19178 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 19179 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 19180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[2]
.sym 19181 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[2]
.sym 19183 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19184 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 19185 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 19188 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 19189 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 19191 soc.memory.rdata_0[13]
.sym 19192 iomem_addr[6]
.sym 19193 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 19194 iomem_wdata[28]
.sym 19199 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19201 iomem_addr[7]
.sym 19202 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 19203 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19205 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19206 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19207 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 19208 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 19209 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 19210 display.four_hex_in_SB_DFFESR_Q_E
.sym 19211 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19212 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 19213 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 19219 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 19220 soc.cpu.decoded_imm[0]
.sym 19222 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 19225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 19228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 19230 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 19232 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19235 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19236 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19237 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 19238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 19241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 19244 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 19245 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 19246 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19247 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19248 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19249 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 19250 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 19252 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19253 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19254 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 19255 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19258 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 19260 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 19261 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 19264 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 19265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 19266 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 19267 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19270 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19271 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19272 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19273 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 19276 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 19277 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 19278 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19279 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19288 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19289 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19290 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 19291 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 19294 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 19295 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 19296 soc.cpu.decoded_imm[0]
.sym 19298 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 19299 clk$SB_IO_IN_$glb_clk
.sym 19301 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 19302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 19303 soc.cpu.irq_mask[8]
.sym 19304 soc.cpu.irq_mask[5]
.sym 19305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 19306 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 19307 soc.cpu.irq_mask[0]
.sym 19308 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 19311 soc.cpu.reg_pc[8]
.sym 19315 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 19316 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19318 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 19319 iomem_addr[3]
.sym 19321 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 19322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 19325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 19326 iomem_wdata[31]
.sym 19327 iomem_wdata[0]
.sym 19328 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 19329 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 19330 iomem_wdata[10]
.sym 19331 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19333 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 19334 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 19335 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 19336 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 19344 soc.cpu.trap_SB_LUT4_I2_O
.sym 19346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 19347 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19349 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 19350 soc.cpu.cpu_state[4]
.sym 19357 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 19358 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 19362 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 19363 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19365 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 19366 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 19367 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 19370 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 19373 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 19375 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 19377 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19378 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 19381 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 19382 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19383 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19384 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 19393 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19394 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19395 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 19396 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 19399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 19400 soc.cpu.cpu_state[4]
.sym 19401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 19402 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19405 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 19411 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19412 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 19413 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 19417 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19418 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19419 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 19420 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 19421 soc.cpu.trap_SB_LUT4_I2_O
.sym 19422 clk$SB_IO_IN_$glb_clk
.sym 19424 soc.cpu.mem_do_prefetch_SB_LUT4_I1_I0[1]
.sym 19425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[0]
.sym 19426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 19427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 19428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19429 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 19430 soc.cpu.irq_pending[0]
.sym 19431 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 19434 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 19436 iomem_wdata[8]
.sym 19437 soc.memory.rdata_1[13]
.sym 19438 iomem_wdata[0]
.sym 19439 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19440 iomem_wdata[24]
.sym 19441 iomem_addr[16]
.sym 19442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 19444 iomem_wdata[29]
.sym 19445 iomem_wdata[1]
.sym 19446 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 19447 iomem_addr[15]
.sym 19448 SEG_SB_LUT4_O_I0[0]
.sym 19449 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19450 soc.cpu.cpuregs_raddr2[0]
.sym 19451 soc.cpu.mem_la_wdata[6]
.sym 19452 iomem_wdata[31]
.sym 19453 soc.cpu.instr_maskirq
.sym 19454 iomem_wdata[18]
.sym 19455 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 19456 soc.cpu.cpuregs_rs1[3]
.sym 19457 soc.cpu.cpu_state[4]
.sym 19458 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 19459 iomem_wdata[16]
.sym 19465 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19466 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19468 soc.cpu.cpu_state[4]
.sym 19472 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 19473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 19474 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 19475 soc.cpu.mem_la_wdata[6]
.sym 19479 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 19482 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 19483 soc.cpu.trap_SB_LUT4_I2_O
.sym 19485 soc.cpu.mem_la_wdata[2]
.sym 19487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 19490 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 19494 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 19495 soc.cpu.pcpi_rs2[26]
.sym 19496 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19498 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 19499 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 19500 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19504 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 19505 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19506 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19507 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 19510 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19512 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 19513 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 19516 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19517 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 19518 soc.cpu.pcpi_rs2[26]
.sym 19519 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19522 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 19523 soc.cpu.cpu_state[4]
.sym 19524 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19525 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 19528 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 19529 soc.cpu.mem_la_wdata[2]
.sym 19530 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19531 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19534 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 19535 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19536 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19537 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 19540 soc.cpu.mem_la_wdata[6]
.sym 19544 soc.cpu.trap_SB_LUT4_I2_O
.sym 19545 clk$SB_IO_IN_$glb_clk
.sym 19547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[1]
.sym 19548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 19549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19552 iomem_wdata[23]
.sym 19553 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 19554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 19557 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 19558 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 19559 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 19560 soc.cpu.irq_pending[0]
.sym 19562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 19563 iomem_wdata[30]
.sym 19564 iomem_wdata[3]
.sym 19567 soc.cpu.cpuregs_rs1[2]
.sym 19568 iomem_wdata[11]
.sym 19569 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19570 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 19571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 19572 iomem_wdata[17]
.sym 19573 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 19574 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 19575 soc.cpu.cpuregs_rs1[8]
.sym 19576 iomem_wdata[21]
.sym 19577 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 19578 soc.cpu.is_lui_auipc_jal
.sym 19579 soc.cpu.reg_pc[2]
.sym 19580 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 19581 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 19582 soc.cpu.is_lui_auipc_jal
.sym 19589 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 19590 soc.cpu.trap_SB_LUT4_I2_O
.sym 19591 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 19595 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19596 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 19598 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 19599 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 19600 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 19601 soc.cpu.cpuregs_rs1[8]
.sym 19602 soc.cpu.is_lui_auipc_jal
.sym 19603 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19604 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 19605 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 19606 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 19607 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 19608 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 19609 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19610 soc.cpu.cpuregs_raddr2[0]
.sym 19612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 19613 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19614 soc.cpu.reg_pc[8]
.sym 19615 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 19616 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19617 soc.cpu.cpu_state[4]
.sym 19618 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19619 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 19621 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 19622 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19623 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19624 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19627 soc.cpu.is_lui_auipc_jal
.sym 19628 soc.cpu.cpuregs_rs1[8]
.sym 19629 soc.cpu.reg_pc[8]
.sym 19630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 19633 soc.cpu.cpu_state[4]
.sym 19634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 19635 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 19636 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19639 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19640 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19641 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 19642 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 19645 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 19646 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 19647 soc.cpu.cpu_state[4]
.sym 19648 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19651 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 19652 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19653 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 19654 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 19658 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 19659 soc.cpu.cpuregs_raddr2[0]
.sym 19660 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 19663 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19664 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 19665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 19666 soc.cpu.cpu_state[4]
.sym 19667 soc.cpu.trap_SB_LUT4_I2_O
.sym 19668 clk$SB_IO_IN_$glb_clk
.sym 19670 soc.cpu.timer[0]
.sym 19671 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19672 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 19673 soc.cpu.timer[7]
.sym 19674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[2]
.sym 19675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 19676 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[0]
.sym 19677 soc.cpu.timer[4]
.sym 19680 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 19685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 19686 soc.cpu.reg_pc[3]
.sym 19687 soc.cpu.irq_mask[3]
.sym 19689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[1]
.sym 19690 iomem_wdata[16]
.sym 19693 iomem_wdata[28]
.sym 19694 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 19695 soc.cpu.alu_out_q[2]
.sym 19696 soc.cpu.trap_SB_LUT4_I2_O
.sym 19697 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19698 soc.cpu.timer[8]
.sym 19699 $PACKER_VCC_NET
.sym 19701 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 19702 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 19703 soc.cpu.timer[0]
.sym 19704 soc.cpu.instr_timer
.sym 19705 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 19711 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 19712 soc.cpu.mem_la_wdata[1]
.sym 19714 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 19719 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19721 soc.cpu.mem_la_wdata[6]
.sym 19722 soc.cpu.trap_SB_LUT4_I2_O
.sym 19723 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 19725 soc.cpu.pcpi_rs2[11]
.sym 19726 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19727 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19729 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19730 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 19731 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 19732 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 19734 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 19735 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 19736 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19738 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19739 soc.cpu.mem_la_wdata[2]
.sym 19740 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 19741 soc.cpu.mem_la_wdata[5]
.sym 19744 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19745 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 19746 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19747 soc.cpu.mem_la_wdata[5]
.sym 19750 soc.cpu.mem_la_wdata[2]
.sym 19753 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 19756 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19757 soc.cpu.mem_la_wdata[2]
.sym 19758 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 19759 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19762 soc.cpu.mem_la_wdata[2]
.sym 19763 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19764 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 19765 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 19769 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 19770 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 19771 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 19774 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 19775 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19776 soc.cpu.mem_la_wdata[6]
.sym 19777 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19780 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19781 soc.cpu.mem_la_wdata[1]
.sym 19782 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 19783 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 19786 soc.cpu.pcpi_rs2[11]
.sym 19787 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19788 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19789 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19790 soc.cpu.trap_SB_LUT4_I2_O
.sym 19791 clk$SB_IO_IN_$glb_clk
.sym 19793 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19794 soc.cpu.timer[2]
.sym 19795 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19796 soc.cpu.timer[6]
.sym 19797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 19798 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 19799 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 19800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19803 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 19805 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19808 soc.cpu.cpuregs_rs1[4]
.sym 19810 soc.cpu.timer[4]
.sym 19811 soc.cpu.cpuregs_rs1[7]
.sym 19813 iomem_wdata[18]
.sym 19815 soc.cpu.alu_out_q[6]
.sym 19817 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 19818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 19819 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 19820 soc.cpu.cpuregs_rs1[1]
.sym 19821 soc.cpu.alu_out_q[2]
.sym 19822 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 19823 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19824 soc.cpu.cpuregs_rs1[1]
.sym 19825 soc.cpu.alu_out_q[11]
.sym 19826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 19827 soc.cpu.mem_la_wdata[5]
.sym 19834 soc.cpu.timer[0]
.sym 19835 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 19836 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 19837 soc.cpu.timer[1]
.sym 19840 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19841 soc.cpu.pcpi_rs2[11]
.sym 19844 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 19845 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 19848 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 19849 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 19851 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 19853 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 19855 soc.cpu.cpu_state[4]
.sym 19856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 19857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 19859 $PACKER_VCC_NET
.sym 19860 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 19861 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 19862 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 19863 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 19864 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 19865 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19867 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 19868 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 19869 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 19870 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 19873 soc.cpu.cpu_state[4]
.sym 19874 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 19875 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 19876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 19879 soc.cpu.timer[0]
.sym 19881 $PACKER_VCC_NET
.sym 19882 soc.cpu.timer[1]
.sym 19885 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 19887 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 19891 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 19894 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 19899 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 19900 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 19903 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 19904 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 19905 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 19906 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 19909 soc.cpu.pcpi_rs2[11]
.sym 19910 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 19914 clk$SB_IO_IN_$glb_clk
.sym 19918 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 19919 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19920 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 19921 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19922 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19923 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19927 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 19929 iomem_addr[16]
.sym 19930 soc.cpu.alu_out_q[10]
.sym 19931 soc.cpu.timer[6]
.sym 19933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 19934 soc.cpu.alu_out_q[4]
.sym 19936 soc.cpu.alu_out_q[9]
.sym 19937 soc.cpu.timer[2]
.sym 19938 soc.cpu.alu_out_q[8]
.sym 19939 iomem_wdata[26]
.sym 19940 SEG_SB_LUT4_O_I0[0]
.sym 19941 soc.cpu.cpu_state[4]
.sym 19942 soc.cpu.cpuregs_rs1[11]
.sym 19943 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 19945 soc.cpu.cpuregs_rs1[10]
.sym 19946 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 19947 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19948 soc.cpu.cpuregs_rs1[3]
.sym 19949 soc.cpu.timer[12]
.sym 19950 soc.cpu.mem_la_wdata[6]
.sym 19951 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 19959 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 19963 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19965 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 19966 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19967 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 19968 soc.cpu.cpuregs_rs1[11]
.sym 19969 soc.cpu.cpuregs_rs1[10]
.sym 19970 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 19971 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19973 soc.cpu.timer[0]
.sym 19974 soc.cpu.cpuregs_rs1[3]
.sym 19975 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 19976 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 19979 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19980 soc.cpu.cpuregs_rs1[1]
.sym 19981 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 19982 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 19983 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 19984 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19985 soc.cpu.cpuregs_rs1[8]
.sym 19987 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19990 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 19991 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 19992 soc.cpu.cpuregs_rs1[11]
.sym 19993 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 19996 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 19997 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19998 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 19999 soc.cpu.timer[0]
.sym 20002 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20003 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 20004 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20005 soc.cpu.cpuregs_rs1[8]
.sym 20008 soc.cpu.cpuregs_rs1[1]
.sym 20009 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20010 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20011 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 20014 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20015 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20016 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 20017 soc.cpu.cpuregs_rs1[3]
.sym 20020 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20021 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 20022 soc.cpu.cpuregs_rs1[10]
.sym 20023 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20026 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 20027 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 20028 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 20029 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 20032 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 20033 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 20034 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 20035 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 20037 clk$SB_IO_IN_$glb_clk
.sym 20038 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20039 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 20040 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 20041 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 20042 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 20043 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 20044 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 20045 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 20046 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 20049 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 20050 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 20054 soc.cpu.alu_out_q[11]
.sym 20056 iomem_addr[13]
.sym 20059 soc.cpu.timer[1]
.sym 20062 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 20063 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 20065 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 20066 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 20067 soc.cpu.instr_sub
.sym 20068 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 20069 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.sym 20070 soc.cpu.cpuregs_rs1[9]
.sym 20071 soc.cpu.cpuregs_rs1[8]
.sym 20072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 20073 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20074 soc.cpu.is_lui_auipc_jal
.sym 20081 soc.cpu.is_lui_auipc_jal
.sym 20082 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 20084 soc.cpu.timer[13]
.sym 20085 soc.cpu.instr_sub
.sym 20086 soc.cpu.cpuregs_rs1[9]
.sym 20087 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 20089 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 20090 soc.cpu.timer[12]
.sym 20091 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 20092 soc.cpu.cpuregs_rs1[13]
.sym 20093 soc.cpu.timer[14]
.sym 20094 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20097 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 20098 soc.cpu.reg_pc[12]
.sym 20100 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20102 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 20103 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20104 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20106 soc.cpu.cpuregs_rs1[12]
.sym 20107 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20108 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 20109 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 20110 soc.cpu.cpuregs_rs1[15]
.sym 20111 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 20113 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 20114 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 20115 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 20116 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 20119 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20120 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 20121 soc.cpu.instr_sub
.sym 20122 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 20125 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20126 soc.cpu.cpuregs_rs1[12]
.sym 20127 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20128 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 20131 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20132 soc.cpu.timer[13]
.sym 20133 soc.cpu.timer[12]
.sym 20134 soc.cpu.timer[14]
.sym 20137 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 20138 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20139 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20140 soc.cpu.cpuregs_rs1[13]
.sym 20143 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 20144 soc.cpu.cpuregs_rs1[9]
.sym 20145 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20146 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20149 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20150 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20151 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 20152 soc.cpu.cpuregs_rs1[15]
.sym 20155 soc.cpu.is_lui_auipc_jal
.sym 20156 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 20157 soc.cpu.cpuregs_rs1[12]
.sym 20158 soc.cpu.reg_pc[12]
.sym 20160 clk$SB_IO_IN_$glb_clk
.sym 20161 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 20162 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 20163 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 20164 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 20165 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20166 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20167 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20168 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 20169 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20172 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 20173 soc.cpu.alu_out_q[20]
.sym 20175 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 20176 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 20177 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 20178 iomem_addr[5]
.sym 20179 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 20180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 20181 soc.cpu.timer[14]
.sym 20187 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 20188 soc.cpu.alu_out_q[2]
.sym 20189 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20190 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20191 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 20192 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 20193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 20194 soc.cpu.timer[28]
.sym 20196 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20197 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 20203 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20204 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 20205 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 20207 soc.cpu.alu_out_SB_LUT4_O_30_I2[3]
.sym 20208 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 20209 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20210 soc.cpu.mem_la_wdata[1]
.sym 20211 soc.cpu.reg_pc[9]
.sym 20212 soc.cpu.alu_out_SB_LUT4_O_30_I2[2]
.sym 20213 soc.cpu.is_lui_auipc_jal
.sym 20214 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 20215 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20216 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 20217 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 20218 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20219 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20220 soc.cpu.cpu_state[4]
.sym 20221 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 20223 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 20224 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 20225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 20226 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 20227 soc.cpu.instr_sub
.sym 20228 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20229 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20230 soc.cpu.cpuregs_rs1[9]
.sym 20231 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 20232 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 20233 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20236 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 20237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 20238 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20239 soc.cpu.cpu_state[4]
.sym 20242 soc.cpu.reg_pc[9]
.sym 20243 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 20244 soc.cpu.is_lui_auipc_jal
.sym 20245 soc.cpu.cpuregs_rs1[9]
.sym 20248 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 20249 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 20250 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 20251 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20254 soc.cpu.instr_sub
.sym 20255 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 20256 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 20257 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20260 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20261 soc.cpu.mem_la_wdata[1]
.sym 20262 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 20263 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20266 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 20267 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20268 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20269 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 20272 soc.cpu.alu_out_SB_LUT4_O_30_I2[3]
.sym 20273 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20274 soc.cpu.alu_out_SB_LUT4_O_30_I2[2]
.sym 20275 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 20278 soc.cpu.instr_sub
.sym 20279 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20280 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 20281 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 20283 clk$SB_IO_IN_$glb_clk
.sym 20285 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 20286 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 20287 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 20288 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 20289 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20290 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 20291 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 20292 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 20295 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20297 soc.cpu.reg_pc[9]
.sym 20298 soc.cpu.count_cycle[34]
.sym 20300 soc.cpu.count_cycle[39]
.sym 20301 soc.cpu.is_lui_auipc_jal
.sym 20309 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 20310 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20311 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20312 soc.cpu.timer[30]
.sym 20313 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 20316 soc.cpu.cpuregs_rs1[1]
.sym 20317 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20318 soc.cpu.mem_la_wdata[5]
.sym 20319 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 20320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 20326 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 20328 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 20329 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20330 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 20331 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20332 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 20333 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 20335 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 20336 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 20339 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 20341 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20342 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 20346 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 20348 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 20349 soc.cpu.instr_sub
.sym 20350 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20351 soc.cpu.pcpi_rs2[20]
.sym 20352 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 20354 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 20356 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 20357 soc.cpu.instr_sub
.sym 20359 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 20360 soc.cpu.instr_sub
.sym 20361 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 20362 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20365 soc.cpu.instr_sub
.sym 20366 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 20367 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20368 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 20371 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 20372 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 20373 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 20374 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20378 soc.cpu.pcpi_rs2[20]
.sym 20383 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 20384 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20385 soc.cpu.instr_sub
.sym 20386 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 20389 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20390 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 20391 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 20392 soc.cpu.instr_sub
.sym 20395 soc.cpu.pcpi_rs2[20]
.sym 20396 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20397 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 20402 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 20403 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 20406 clk$SB_IO_IN_$glb_clk
.sym 20408 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 20409 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 20410 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20411 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 20412 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 20413 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2[2]
.sym 20414 soc.cpu.alu_out_q[14]
.sym 20415 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 20418 soc.cpu.cpuregs_raddr2[3]
.sym 20419 soc.cpu.decoded_imm[31]
.sym 20421 soc.cpu.cpuregs_rs1[15]
.sym 20427 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20429 iomem_addr[10]
.sym 20430 iomem_addr[14]
.sym 20431 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 20432 SEG_SB_LUT4_O_I0[0]
.sym 20433 soc.cpu.cpuregs_rs1[10]
.sym 20434 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20435 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20436 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 20437 soc.cpu.cpu_state[4]
.sym 20438 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 20439 soc.cpu.cpuregs_rs1[3]
.sym 20440 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 20441 soc.cpu.mem_la_wdata[6]
.sym 20442 soc.cpu.timer[19]
.sym 20443 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20449 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 20450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 20451 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 20452 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 20454 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 20455 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 20457 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 20458 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 20459 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 20461 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 20462 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 20463 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20465 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20466 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 20469 soc.cpu.pcpi_rs2[20]
.sym 20470 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 20473 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20474 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 20475 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 20476 soc.cpu.instr_sub
.sym 20477 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 20478 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 20480 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 20482 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 20483 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20484 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 20485 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 20488 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20489 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20490 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 20491 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 20495 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 20497 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 20500 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 20501 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 20502 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 20503 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 20506 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 20507 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 20508 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 20509 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 20513 soc.cpu.pcpi_rs2[20]
.sym 20514 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 20518 soc.cpu.instr_sub
.sym 20519 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 20520 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 20521 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20524 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 20525 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 20526 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 20527 soc.cpu.instr_sub
.sym 20529 clk$SB_IO_IN_$glb_clk
.sym 20531 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 20532 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20533 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 20534 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 20535 soc.cpu.mem_la_wdata[5]
.sym 20536 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 20537 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 20541 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 20542 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 20544 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 20545 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 20548 soc.cpu.reg_op2_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 20552 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20553 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20554 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20555 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 20556 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 20557 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 20558 soc.cpu.is_lui_auipc_jal
.sym 20559 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 20560 soc.cpu.reg_pc[13]
.sym 20561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 20562 soc.cpu.cpuregs_rs1[9]
.sym 20563 soc.cpu.cpuregs_rs1[8]
.sym 20564 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 20565 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 20566 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 20573 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20574 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 20576 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20577 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 20578 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 20581 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 20582 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 20583 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 20584 soc.cpu.pcpi_rs2[23]
.sym 20586 soc.cpu.pcpi_rs2[26]
.sym 20587 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 20588 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 20589 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 20590 soc.cpu.mem_la_wdata[1]
.sym 20598 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 20600 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 20601 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20602 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20605 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 20606 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 20607 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 20608 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 20611 soc.cpu.pcpi_rs2[23]
.sym 20612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20613 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20614 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20618 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20620 soc.cpu.pcpi_rs2[23]
.sym 20623 soc.cpu.pcpi_rs2[26]
.sym 20626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 20629 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 20630 soc.cpu.pcpi_rs2[26]
.sym 20631 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20632 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20636 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 20638 soc.cpu.mem_la_wdata[1]
.sym 20641 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 20642 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20643 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 20644 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 20647 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 20648 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 20649 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20650 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 20652 clk$SB_IO_IN_$glb_clk
.sym 20654 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 20655 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 20656 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 20657 soc.cpu.cpuregs_rs1[3]
.sym 20658 soc.cpu.mem_la_wdata[6]
.sym 20659 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20660 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 20661 soc.cpu.cpuregs_rs1[6]
.sym 20664 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 20665 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 20668 soc.cpu.decoded_imm[14]
.sym 20671 soc.cpu.count_cycle[59]
.sym 20672 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20673 soc.cpu.count_cycle[60]
.sym 20677 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20678 soc.cpu.timer[28]
.sym 20679 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 20680 soc.cpu.cpuregs_wrdata[3]
.sym 20681 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 20682 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 20683 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 20685 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 20686 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 20687 soc.cpu.alu_out_q[26]
.sym 20688 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20689 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 20695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 20696 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 20697 soc.cpu.is_lui_auipc_jal
.sym 20698 soc.cpu.cpuregs_wrdata[3]
.sym 20699 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 20701 soc.cpu.cpuregs_rs1[15]
.sym 20702 soc.cpu.reg_pc[15]
.sym 20705 soc.cpu.is_lui_auipc_jal
.sym 20706 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 20707 soc.cpu.cpu_state[4]
.sym 20708 soc.cpu.cpuregs_rs1[13]
.sym 20709 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 20710 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 20711 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 20712 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 20713 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 20715 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20717 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 20718 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 20720 soc.cpu.reg_pc[13]
.sym 20723 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 20725 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 20728 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 20731 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 20736 soc.cpu.cpuregs_wrdata[3]
.sym 20740 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20741 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 20742 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 20743 soc.cpu.cpu_state[4]
.sym 20746 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 20747 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 20748 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 20749 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 20752 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 20753 soc.cpu.cpu_state[4]
.sym 20754 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 20755 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 20759 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 20761 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 20764 soc.cpu.reg_pc[13]
.sym 20765 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 20766 soc.cpu.cpuregs_rs1[13]
.sym 20767 soc.cpu.is_lui_auipc_jal
.sym 20770 soc.cpu.reg_pc[15]
.sym 20771 soc.cpu.cpuregs_rs1[15]
.sym 20772 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 20773 soc.cpu.is_lui_auipc_jal
.sym 20775 clk$SB_IO_IN_$glb_clk
.sym 20777 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 20778 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 20779 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 20780 soc.cpu.cpuregs_rs1[9]
.sym 20781 soc.cpu.cpuregs_rs1[0]
.sym 20782 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 20783 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 20784 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 20786 soc.cpu.reg_pc[8]
.sym 20790 soc.cpu.decoded_imm[1]
.sym 20792 soc.cpu.cpuregs_rs1[3]
.sym 20793 soc.cpu.is_lui_auipc_jal
.sym 20794 soc.cpu.cpuregs_rs1[6]
.sym 20796 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 20797 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 20798 soc.cpu.reg_pc[15]
.sym 20799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 20800 soc.cpu.decoded_imm[15]
.sym 20801 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 20802 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20803 soc.cpu.cpuregs_rs1[1]
.sym 20804 soc.cpu.decoded_imm[6]
.sym 20805 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 20806 soc.cpu.reg_pc[11]
.sym 20807 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 20808 soc.cpu.alu_out_q[29]
.sym 20809 soc.cpu.instr_sub
.sym 20810 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 20811 soc.cpu.timer[30]
.sym 20812 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 20819 soc.cpu.decoded_imm[7]
.sym 20820 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 20823 soc.cpu.decoded_imm[3]
.sym 20826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 20827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 20828 soc.cpu.decoded_imm[6]
.sym 20830 soc.cpu.decoded_imm[1]
.sym 20831 soc.cpu.decoded_imm[0]
.sym 20832 soc.cpu.decoded_imm[4]
.sym 20833 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 20834 soc.cpu.decoded_imm[5]
.sym 20836 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 20839 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 20845 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 20848 soc.cpu.decoded_imm[2]
.sym 20849 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 20850 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 20852 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 20853 soc.cpu.decoded_imm[0]
.sym 20856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 20858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 20859 soc.cpu.decoded_imm[1]
.sym 20860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 20862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 20864 soc.cpu.decoded_imm[2]
.sym 20865 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 20866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 20868 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 20870 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 20871 soc.cpu.decoded_imm[3]
.sym 20872 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 20874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 20876 soc.cpu.decoded_imm[4]
.sym 20877 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 20878 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 20880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 20882 soc.cpu.decoded_imm[5]
.sym 20883 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 20884 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 20886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 20888 soc.cpu.decoded_imm[6]
.sym 20889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 20890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 20892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 20894 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 20895 soc.cpu.decoded_imm[7]
.sym 20896 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 20900 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 20901 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 20902 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 20903 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 20904 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 20905 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 20906 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 20907 soc.cpu.cpuregs_rs1[1]
.sym 20910 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20913 soc.cpu.alu_out_q[18]
.sym 20914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 20916 soc.cpu.count_cycle[56]
.sym 20919 soc.cpu.decoded_imm[3]
.sym 20922 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 20923 soc.cpu.decoded_imm[7]
.sym 20924 soc.cpu.cpuregs_rs1[12]
.sym 20925 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20926 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 20927 soc.cpu.alu_out_q[0]
.sym 20928 soc.cpu.timer[20]
.sym 20929 soc.cpu.cpu_state[4]
.sym 20930 soc.cpu.decoded_imm[23]
.sym 20931 soc.cpu.decoded_imm[8]
.sym 20932 SEG_SB_LUT4_O_I0[0]
.sym 20933 soc.cpu.timer[19]
.sym 20934 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20935 soc.cpu.cpuregs_rs1[11]
.sym 20936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 20941 soc.cpu.decoded_imm[10]
.sym 20946 soc.cpu.decoded_imm[9]
.sym 20948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 20949 soc.cpu.decoded_imm[14]
.sym 20951 soc.cpu.decoded_imm[15]
.sym 20952 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 20954 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 20955 soc.cpu.decoded_imm[8]
.sym 20956 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 20958 soc.cpu.decoded_imm[13]
.sym 20963 soc.cpu.decoded_imm[12]
.sym 20965 soc.cpu.decoded_imm[11]
.sym 20966 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 20967 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 20968 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 20970 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 20973 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 20975 soc.cpu.decoded_imm[8]
.sym 20976 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 20977 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 20979 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 20981 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 20982 soc.cpu.decoded_imm[9]
.sym 20983 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 20985 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 20987 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 20988 soc.cpu.decoded_imm[10]
.sym 20989 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 20991 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 20993 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 20994 soc.cpu.decoded_imm[11]
.sym 20995 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 20997 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 20999 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 21000 soc.cpu.decoded_imm[12]
.sym 21001 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 21003 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 21005 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 21006 soc.cpu.decoded_imm[13]
.sym 21007 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 21009 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 21011 soc.cpu.decoded_imm[14]
.sym 21012 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 21013 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 21015 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 21017 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 21018 soc.cpu.decoded_imm[15]
.sym 21019 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 21023 soc.cpu.timer[20]
.sym 21024 soc.cpu.cpuregs_rs1[5]
.sym 21025 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 21026 soc.cpu.cpuregs_wrdata[0]
.sym 21027 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 21028 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 21029 soc.cpu.cpuregs_rs1[12]
.sym 21030 soc.cpu.timer[22]
.sym 21033 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21035 soc.cpu.irq_state[1]
.sym 21037 soc.cpu.decoded_imm[15]
.sym 21038 soc.cpu.decoded_imm[12]
.sym 21039 soc.cpu.cpuregs_wrdata[13]
.sym 21040 soc.cpu.cpuregs_wrdata[14]
.sym 21041 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21042 soc.cpu.decoded_imm[9]
.sym 21043 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 21044 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 21045 soc.cpu.decoded_imm[14]
.sym 21046 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 21047 soc.cpu.cpuregs_rs1[8]
.sym 21048 soc.cpu.decoded_imm[18]
.sym 21049 soc.cpu.timer[30]
.sym 21050 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 21051 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 21052 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21054 soc.cpu.is_lui_auipc_jal
.sym 21055 soc.cpu.cpuregs_rs1[20]
.sym 21056 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 21057 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 21058 soc.cpu.reg_next_pc[0]
.sym 21059 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 21064 soc.cpu.decoded_imm[18]
.sym 21065 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 21068 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 21070 soc.cpu.decoded_imm[20]
.sym 21072 soc.cpu.decoded_imm[17]
.sym 21074 soc.cpu.decoded_imm[21]
.sym 21076 soc.cpu.decoded_imm[22]
.sym 21077 soc.cpu.decoded_imm[16]
.sym 21079 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 21084 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 21085 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21086 soc.cpu.decoded_imm[19]
.sym 21090 soc.cpu.decoded_imm[23]
.sym 21092 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 21094 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 21095 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 21096 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 21098 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 21099 soc.cpu.decoded_imm[16]
.sym 21100 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 21102 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 21104 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 21105 soc.cpu.decoded_imm[17]
.sym 21106 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 21108 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 21110 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 21111 soc.cpu.decoded_imm[18]
.sym 21112 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 21114 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 21116 soc.cpu.decoded_imm[19]
.sym 21117 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21118 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 21120 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 21122 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 21123 soc.cpu.decoded_imm[20]
.sym 21124 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 21126 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 21128 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 21129 soc.cpu.decoded_imm[21]
.sym 21130 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 21132 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 21134 soc.cpu.decoded_imm[22]
.sym 21135 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 21136 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 21138 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 21140 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 21141 soc.cpu.decoded_imm[23]
.sym 21142 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 21146 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 21147 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 21148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 21149 soc.cpu.timer[16]
.sym 21150 soc.cpu.timer[19]
.sym 21151 soc.cpu.timer[18]
.sym 21152 soc.cpu.cpuregs_rs1[8]
.sym 21153 soc.cpu.timer[30]
.sym 21156 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21158 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 21159 soc.cpu.latched_stalu
.sym 21162 soc.cpu.cpuregs_rs1[22]
.sym 21163 soc.cpu.cpuregs_waddr[2]
.sym 21164 soc.cpu.latched_stalu
.sym 21165 soc.cpu.timer[20]
.sym 21166 soc.cpu.cpuregs_waddr[0]
.sym 21167 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21168 soc.cpu.reg_out[0]
.sym 21169 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 21170 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21171 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 21172 soc.cpu.decoded_imm[19]
.sym 21173 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 21174 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 21175 soc.cpu.latched_compr
.sym 21176 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21177 soc.cpu.cpuregs_wrdata[8]
.sym 21178 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 21179 soc.cpu.alu_out_q[26]
.sym 21180 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21181 soc.cpu.timer[28]
.sym 21182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 21190 soc.cpu.decoded_imm[28]
.sym 21193 soc.cpu.decoded_imm[29]
.sym 21195 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 21196 soc.cpu.decoded_imm[27]
.sym 21197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 21199 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21200 soc.cpu.decoded_imm[25]
.sym 21203 soc.cpu.decoded_imm[26]
.sym 21205 soc.cpu.decoded_imm[30]
.sym 21206 soc.cpu.decoded_imm[31]
.sym 21207 soc.cpu.decoded_imm[24]
.sym 21208 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21211 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 21213 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21216 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 21217 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 21219 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 21221 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 21222 soc.cpu.decoded_imm[24]
.sym 21223 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 21225 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 21227 soc.cpu.decoded_imm[25]
.sym 21228 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 21229 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 21231 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 21233 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 21234 soc.cpu.decoded_imm[26]
.sym 21235 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 21237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 21239 soc.cpu.decoded_imm[27]
.sym 21240 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 21241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 21243 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 21245 soc.cpu.decoded_imm[28]
.sym 21246 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 21247 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 21249 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 21251 soc.cpu.decoded_imm[29]
.sym 21252 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21253 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 21255 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 21257 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21258 soc.cpu.decoded_imm[30]
.sym 21259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 21262 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 21264 soc.cpu.decoded_imm[31]
.sym 21265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 21269 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 21270 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 21271 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 21272 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 21273 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 21274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 21275 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 21276 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 21279 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21281 soc.cpu.cpuregs_wrdata[13]
.sym 21283 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21284 soc.cpu.timer[16]
.sym 21285 soc.cpu.is_lui_auipc_jal
.sym 21287 soc.cpu.cpuregs_wrdata[14]
.sym 21288 soc.cpu.decoded_imm[17]
.sym 21289 soc.cpu.decoded_imm[2]
.sym 21290 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 21292 soc.cpu.reg_pc[18]
.sym 21293 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 21294 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 21295 soc.cpu.timer[16]
.sym 21296 soc.cpu.decoded_imm[6]
.sym 21297 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 21298 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 21299 soc.cpu.timer[18]
.sym 21300 soc.cpu.alu_out_q[29]
.sym 21301 soc.cpu.instr_sub
.sym 21302 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 21303 soc.cpu.timer[30]
.sym 21304 soc.cpu.cpuregs_rs1[30]
.sym 21311 soc.cpu.reg_pc[23]
.sym 21312 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 21313 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 21314 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 21316 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 21317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 21318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 21319 soc.cpu.compressed_instr
.sym 21321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 21322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21324 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 21325 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 21326 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 21330 soc.cpu.cpu_state[4]
.sym 21331 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 21332 soc.cpu.is_lui_auipc_jal
.sym 21333 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 21334 soc.cpu.cpuregs_rs1[23]
.sym 21335 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 21336 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21337 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[3]
.sym 21338 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 21340 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21341 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21345 soc.cpu.compressed_instr
.sym 21349 soc.cpu.cpuregs_rs1[23]
.sym 21350 soc.cpu.is_lui_auipc_jal
.sym 21351 soc.cpu.reg_pc[23]
.sym 21352 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 21355 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21356 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 21357 soc.cpu.cpu_state[4]
.sym 21358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 21361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 21362 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 21364 soc.cpu.cpu_state[4]
.sym 21367 soc.cpu.cpu_state[4]
.sym 21368 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21369 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 21370 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 21373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 21374 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21375 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 21376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[3]
.sym 21379 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 21380 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 21381 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 21385 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 21387 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21388 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21389 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 21390 clk$SB_IO_IN_$glb_clk
.sym 21392 soc.cpu.timer[23]
.sym 21393 soc.cpu.timer[17]
.sym 21394 soc.cpu.timer[31]
.sym 21395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21396 soc.cpu.timer[27]
.sym 21397 soc.cpu.timer[28]
.sym 21398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21399 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 21403 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 21404 soc.cpu.latched_compr
.sym 21405 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 21406 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21407 soc.cpu.decoded_imm[29]
.sym 21408 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 21411 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 21413 soc.cpu.cpuregs_wrdata[4]
.sym 21415 soc.cpu.decoded_imm[28]
.sym 21416 soc.cpu.cpu_state[4]
.sym 21417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 21419 soc.cpu.timer[28]
.sym 21420 soc.cpu.alu_out_q[30]
.sym 21421 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 21423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 21424 SEG_SB_LUT4_O_I0[0]
.sym 21425 soc.cpu.timer[20]
.sym 21426 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21427 soc.cpu.is_lui_auipc_jal
.sym 21433 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 21435 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 21436 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21437 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 21440 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 21441 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 21442 soc.cpu.cpu_state[4]
.sym 21443 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 21445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21446 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 21447 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21448 soc.cpu.is_lui_auipc_jal
.sym 21450 soc.cpu.cpuregs_rs1[28]
.sym 21451 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21452 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 21453 soc.cpu.reg_pc[28]
.sym 21454 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21455 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 21456 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 21457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 21458 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 21460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21462 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21463 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 21466 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 21467 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 21468 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 21469 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21473 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 21474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 21475 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21478 soc.cpu.cpu_state[4]
.sym 21479 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21481 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21484 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 21485 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21486 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21487 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 21490 soc.cpu.reg_pc[28]
.sym 21491 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 21492 soc.cpu.is_lui_auipc_jal
.sym 21493 soc.cpu.cpuregs_rs1[28]
.sym 21496 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 21497 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 21498 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21499 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 21504 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 21505 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 21508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 21509 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 21510 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21511 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 21513 clk$SB_IO_IN_$glb_clk
.sym 21515 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 21516 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 21517 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 21518 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 21519 soc.cpu.timer[29]
.sym 21520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21521 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 21522 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 21527 soc.cpu.is_lui_auipc_jal
.sym 21528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21529 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21530 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 21531 soc.cpu.decoded_imm[30]
.sym 21532 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21533 soc.cpu.reg_pc[23]
.sym 21534 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 21535 soc.cpu.irq_state[1]
.sym 21536 soc.cpu.is_lui_auipc_jal
.sym 21537 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 21538 soc.cpu.latched_store
.sym 21539 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 21540 soc.cpu.reg_pc[24]
.sym 21541 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 21542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21543 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 21544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 21545 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 21546 soc.cpu.cpuregs_rs1[20]
.sym 21547 soc.cpu.decoded_imm[18]
.sym 21548 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21549 soc.cpu.timer[30]
.sym 21550 soc.cpu.is_lui_auipc_jal
.sym 21556 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 21557 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21558 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 21559 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 21560 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 21561 soc.cpu.decoded_imm[22]
.sym 21562 soc.cpu.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 21563 soc.cpu.decoded_imm[29]
.sym 21564 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21565 soc.cpu.decoded_imm[24]
.sym 21566 soc.cpu.decoded_imm[25]
.sym 21567 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 21568 soc.cpu.decoded_imm[20]
.sym 21569 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 21571 soc.cpu.decoded_imm[17]
.sym 21572 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 21576 soc.cpu.decoded_imm[31]
.sym 21578 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 21585 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21589 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21590 soc.cpu.decoded_imm[25]
.sym 21591 soc.cpu.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 21595 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21596 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 21598 soc.cpu.decoded_imm[17]
.sym 21601 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 21602 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21603 soc.cpu.decoded_imm[24]
.sym 21607 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21608 soc.cpu.decoded_imm[31]
.sym 21609 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21613 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 21614 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21616 soc.cpu.decoded_imm[29]
.sym 21619 soc.cpu.decoded_imm[22]
.sym 21620 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21622 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 21626 soc.cpu.decoded_imm[20]
.sym 21627 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 21628 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21632 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 21633 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 21635 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21638 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 21639 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 21640 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21641 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 21642 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 21643 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21644 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 21645 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 21646 soc.cpu.alu_out_q[20]
.sym 21651 soc.cpu.decoded_imm[24]
.sym 21652 soc.cpu.latched_stalu
.sym 21653 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 21654 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 21655 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21656 soc.cpu.decoded_imm[20]
.sym 21657 soc.cpu.timer[26]
.sym 21658 soc.cpu.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 21662 soc.cpu.decoder_trigger
.sym 21664 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 21665 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 21666 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 21667 soc.cpu.cpuregs_rs1[28]
.sym 21668 soc.cpu.cpuregs_rs1[31]
.sym 21669 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 21670 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 21671 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 21672 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21673 soc.cpu.instr_timer
.sym 21679 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 21681 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 21683 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 21684 soc.cpu.cpuregs_raddr2[1]
.sym 21685 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 21687 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 21688 soc.cpu.cpuregs_raddr2[0]
.sym 21689 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21690 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 21691 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 21692 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21693 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 21694 soc.cpu.decoded_imm[30]
.sym 21696 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 21699 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 21700 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 21701 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21702 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 21704 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 21709 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 21710 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 21712 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 21713 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 21714 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21715 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21718 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21719 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 21720 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 21721 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21724 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 21725 soc.cpu.cpuregs_raddr2[1]
.sym 21726 soc.cpu.cpuregs_raddr2[0]
.sym 21730 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 21731 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 21732 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21733 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21736 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21737 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21738 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 21739 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 21742 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 21743 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21744 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21745 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 21748 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21749 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21750 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 21751 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 21754 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 21755 soc.cpu.decoded_imm[30]
.sym 21757 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21758 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21761 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 21762 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 21763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21764 soc.cpu.cpuregs_rs1[20]
.sym 21765 soc.cpu.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 21766 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 21767 soc.cpu.decoder_trigger
.sym 21768 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 21770 soc.cpu.cpuregs_raddr2[0]
.sym 21771 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 21773 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 21774 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 21775 soc.cpu.decoded_imm[17]
.sym 21776 soc.cpu.cpuregs_wrdata[25]
.sym 21777 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 21779 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 21780 soc.cpu.cpuregs_raddr2[1]
.sym 21781 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 21782 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 21783 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 21784 soc.cpu.cpuregs_wrdata[31]
.sym 21785 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 21786 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 21787 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 21788 soc.cpu.cpuregs_rs1[24]
.sym 21790 soc.cpu.decoder_trigger
.sym 21791 soc.cpu.is_alu_reg_reg
.sym 21792 soc.cpu.alu_out_q[29]
.sym 21793 soc.cpu.instr_sub
.sym 21794 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 21795 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 21796 soc.cpu.cpuregs_rs1[30]
.sym 21802 soc.cpu.instr_retirq
.sym 21804 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21805 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21806 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 21808 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 21810 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21811 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 21812 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21813 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 21814 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 21817 soc.cpu.cpu_state[2]
.sym 21818 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 21819 soc.cpu.decoder_pseudo_trigger
.sym 21821 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21822 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21823 soc.cpu.cpu_state[1]
.sym 21824 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 21827 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 21829 UART_RX_SB_LUT4_I1_I0[3]
.sym 21830 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 21832 soc.cpu.decoder_trigger
.sym 21835 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 21836 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21837 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 21838 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21844 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21847 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 21848 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 21849 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21850 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21853 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21854 soc.cpu.instr_retirq
.sym 21855 soc.cpu.cpu_state[1]
.sym 21856 soc.cpu.cpu_state[2]
.sym 21861 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 21862 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 21865 soc.cpu.decoder_pseudo_trigger
.sym 21867 soc.cpu.decoder_trigger
.sym 21871 UART_RX_SB_LUT4_I1_I0[3]
.sym 21872 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 21877 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21878 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 21879 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21880 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 21882 clk$SB_IO_IN_$glb_clk
.sym 21883 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 21884 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 21885 soc.cpu.cpuregs_rs1[17]
.sym 21886 soc.cpu.cpuregs_rs1[28]
.sym 21887 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 21888 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 21889 soc.cpu.cpuregs_rs1[16]
.sym 21890 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 21891 soc.cpu.cpuregs_rs1[23]
.sym 21892 soc.cpu.decoded_imm[31]
.sym 21893 soc.cpu.cpuregs_raddr2[3]
.sym 21896 soc.cpu.instr_retirq
.sym 21897 soc.cpu.cpuregs_waddr[2]
.sym 21898 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 21899 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 21901 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21902 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 21904 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 21905 soc.cpu.instr_jalr
.sym 21906 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21907 soc.cpu.reg_pc[28]
.sym 21908 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21909 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 21910 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21911 soc.cpu.is_lui_auipc_jal
.sym 21912 SEG_SB_LUT4_O_I0[0]
.sym 21913 soc.cpu.instr_jalr
.sym 21915 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21916 soc.cpu.decoder_trigger
.sym 21918 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 21919 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 21925 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 21932 soc.cpu.cpu_state[5]
.sym 21933 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21934 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21935 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 21938 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 21939 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 21940 soc.cpu.cpu_state[5]
.sym 21942 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21944 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 21945 UART_RX_SB_LUT4_I1_I0[3]
.sym 21946 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21947 soc.cpu.cpu_state[6]
.sym 21949 soc.cpu.cpu_state[1]
.sym 21950 soc.cpu.is_alu_reg_imm
.sym 21951 soc.cpu.is_alu_reg_reg
.sym 21952 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21954 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 21955 soc.cpu.cpu_state[6]
.sym 21958 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 21959 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21960 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 21961 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 21965 soc.cpu.is_alu_reg_imm
.sym 21967 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21970 UART_RX_SB_LUT4_I1_I0[3]
.sym 21971 soc.cpu.cpu_state[1]
.sym 21972 soc.cpu.cpu_state[6]
.sym 21973 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 21976 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 21977 UART_RX_SB_LUT4_I1_I0[3]
.sym 21978 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 21979 soc.cpu.cpu_state[5]
.sym 21983 soc.cpu.is_alu_reg_reg
.sym 21984 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21988 soc.cpu.cpu_state[5]
.sym 21990 soc.cpu.cpu_state[6]
.sym 21995 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 21996 soc.cpu.cpu_state[6]
.sym 21997 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 22000 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 22001 UART_RX_SB_LUT4_I1_I0[3]
.sym 22003 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 22004 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22007 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 22008 soc.cpu.cpuregs_rs1[24]
.sym 22009 soc.cpu.cpuregs_rs1[18]
.sym 22010 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 22011 soc.cpu.cpuregs_rs1[29]
.sym 22012 soc.cpu.cpuregs_rs1[30]
.sym 22013 soc.cpu.cpuregs_rs1[27]
.sym 22014 soc.cpu.cpuregs_rs1[31]
.sym 22016 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22019 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22020 soc.cpu.cpuregs_wrdata[17]
.sym 22021 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22022 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22024 soc.cpu.cpuregs_rs1[23]
.sym 22025 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 22026 soc.cpu.cpuregs_wrdata[23]
.sym 22027 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 22028 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22029 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 22030 soc.cpu.decoded_imm[18]
.sym 22031 soc.cpu.instr_sub
.sym 22032 soc.cpu.cpuregs_rs1[29]
.sym 22035 soc.cpu.cpu_state[1]
.sym 22037 soc.cpu.is_lui_auipc_jal
.sym 22038 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22039 soc.cpu.instr_retirq
.sym 22040 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 22041 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22042 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 22050 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 22055 soc.cpu.cpuregs_wrdata[24]
.sym 22056 soc.cpu.cpuregs_wrdata[31]
.sym 22058 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 22059 soc.cpu.cpuregs_wrdata[18]
.sym 22073 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 22075 soc.cpu.cpuregs_wrdata[30]
.sym 22077 soc.cpu.cpuregs_wrdata[29]
.sym 22078 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 22082 soc.cpu.cpuregs_wrdata[24]
.sym 22089 soc.cpu.cpuregs_wrdata[31]
.sym 22095 soc.cpu.cpuregs_wrdata[18]
.sym 22100 soc.cpu.cpuregs_wrdata[30]
.sym 22112 soc.cpu.cpuregs_wrdata[29]
.sym 22117 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 22119 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 22120 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 22123 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 22128 clk$SB_IO_IN_$glb_clk
.sym 22130 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 22131 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 22132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[1]
.sym 22133 soc.cpu.instr_bltu
.sym 22134 soc.cpu.decoder_trigger_SB_LUT4_I0_O
.sym 22135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[0]
.sym 22136 soc.cpu.instr_sub
.sym 22137 soc.cpu.cpuregs.wen
.sym 22142 soc.cpu.cpuregs_wrdata[31]
.sym 22143 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 22144 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22145 soc.cpu.cpuregs_wrdata[20]
.sym 22148 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 22150 soc.cpu.cpuregs_waddr[0]
.sym 22151 soc.cpu.cpuregs_rs1[24]
.sym 22152 soc.cpu.cpuregs_waddr[2]
.sym 22153 soc.cpu.cpuregs_rs1[18]
.sym 22155 soc.cpu.instr_maskirq
.sym 22156 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 22158 soc.cpu.instr_timer
.sym 22159 soc.cpu.instr_sub
.sym 22163 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 22164 soc.cpu.cpuregs_rs1[31]
.sym 22165 soc.cpu.cpu_state[1]
.sym 22174 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22175 soc.cpu.instr_or_SB_LUT4_I0_O[3]
.sym 22176 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 22178 UART_RX_SB_LUT4_I1_I0[3]
.sym 22179 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22180 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22183 soc.cpu.instr_jalr
.sym 22184 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 22185 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22186 soc.cpu.is_lui_auipc_jal
.sym 22190 soc.cpu.instr_bltu
.sym 22191 soc.cpu.instr_blt_SB_LUT4_I1_1_O[1]
.sym 22193 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22195 soc.cpu.cpu_state[1]
.sym 22196 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22198 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22200 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 22201 soc.cpu.instr_sltu
.sym 22204 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22205 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22206 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22207 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 22211 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22213 soc.cpu.is_lui_auipc_jal
.sym 22216 soc.cpu.instr_blt_SB_LUT4_I1_1_O[1]
.sym 22217 soc.cpu.instr_sltu
.sym 22219 soc.cpu.instr_bltu
.sym 22222 UART_RX_SB_LUT4_I1_I0[3]
.sym 22224 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22228 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22230 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 22235 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22236 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22241 UART_RX_SB_LUT4_I1_I0[3]
.sym 22243 soc.cpu.cpu_state[1]
.sym 22246 soc.cpu.instr_jalr
.sym 22247 soc.cpu.instr_or_SB_LUT4_I0_O[3]
.sym 22248 soc.cpu.instr_bltu
.sym 22249 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 22251 clk$SB_IO_IN_$glb_clk
.sym 22253 soc.cpu.instr_xor
.sym 22254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 22257 soc.cpu.instr_ori
.sym 22258 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 22259 soc.cpu.instr_or
.sym 22260 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 22265 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 22268 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22270 soc.cpu.cpuregs.wen
.sym 22271 soc.cpu.is_alu_reg_imm
.sym 22272 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 22273 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22275 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[1]
.sym 22278 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 22279 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22280 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22281 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22283 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22285 soc.cpu.instr_sub
.sym 22286 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22287 soc.cpu.instr_sltu
.sym 22288 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22298 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22299 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 22300 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22301 soc.cpu.instr_srl
.sym 22303 soc.cpu.instr_andi
.sym 22304 soc.cpu.instr_and
.sym 22306 soc.cpu.instr_xori
.sym 22307 soc.cpu.instr_sra
.sym 22308 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22310 soc.cpu.instr_xor
.sym 22312 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22313 soc.cpu.is_alu_reg_imm
.sym 22314 soc.cpu.instr_ori
.sym 22316 soc.cpu.instr_srai
.sym 22318 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 22319 soc.cpu.instr_jalr
.sym 22320 soc.cpu.instr_srli
.sym 22323 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22324 soc.cpu.instr_or
.sym 22327 soc.cpu.instr_andi
.sym 22328 soc.cpu.instr_srli
.sym 22329 soc.cpu.instr_ori
.sym 22330 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 22333 soc.cpu.is_alu_reg_imm
.sym 22335 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 22336 soc.cpu.instr_jalr
.sym 22339 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 22340 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22341 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22342 soc.cpu.is_alu_reg_imm
.sym 22345 soc.cpu.instr_srli
.sym 22346 soc.cpu.instr_sra
.sym 22347 soc.cpu.instr_srl
.sym 22348 soc.cpu.instr_srai
.sym 22351 soc.cpu.instr_sra
.sym 22352 soc.cpu.instr_srl
.sym 22353 soc.cpu.instr_xor
.sym 22354 soc.cpu.instr_or
.sym 22357 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 22358 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22363 soc.cpu.instr_xor
.sym 22366 soc.cpu.instr_xori
.sym 22370 soc.cpu.instr_andi
.sym 22371 soc.cpu.instr_and
.sym 22373 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22374 clk$SB_IO_IN_$glb_clk
.sym 22385 soc.cpu.is_alu_reg_reg
.sym 22393 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 22394 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22395 soc.cpu.cpuregs_wrdata[29]
.sym 22396 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22397 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 22399 soc.cpu.irq_mask[29]
.sym 22406 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 22409 SEG_SB_LUT4_O_I0[0]
.sym 22422 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22424 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22426 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22428 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22430 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 22431 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22435 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22441 soc.cpu.is_alu_reg_imm
.sym 22446 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22452 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22453 soc.cpu.is_alu_reg_imm
.sym 22456 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22457 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22458 soc.cpu.is_alu_reg_imm
.sym 22459 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22462 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 22463 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22464 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22465 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22474 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22475 soc.cpu.is_alu_reg_imm
.sym 22476 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22477 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22480 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22481 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22482 soc.cpu.is_alu_reg_imm
.sym 22483 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22486 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22487 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22488 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22489 soc.cpu.is_alu_reg_imm
.sym 22493 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 22494 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22496 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22497 clk$SB_IO_IN_$glb_clk
.sym 22498 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22502 SEG[0]$SB_IO_OUT
.sym 22503 SEG[5]$SB_IO_OUT
.sym 22504 SEG[1]$SB_IO_OUT
.sym 22520 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22522 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22524 SEG[5]$SB_IO_OUT
.sym 22551 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22556 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22558 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22566 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 22570 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22603 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 22604 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 22605 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 22606 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22619 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22620 clk$SB_IO_IN_$glb_clk
.sym 22621 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22630 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22633 SEG[0]$SB_IO_OUT
.sym 22637 SEG_SB_LUT4_O_I0[1]
.sym 22641 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 22697 SEG[3]$SB_IO_OUT
.sym 22710 SEG[3]$SB_IO_OUT
.sym 22735 soc.cpu.cpuregs_rs1[5]
.sym 22740 soc.cpu.timer[7]
.sym 22745 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 22771 SEG_SB_LUT4_O_I0[0]
.sym 22777 SEG_SB_LUT4_O_I0[1]
.sym 22783 SEG_SB_LUT4_O_I0[2]
.sym 22784 SEG_SB_LUT4_O_I0[3]
.sym 22803 SEG_SB_LUT4_O_I0[0]
.sym 22804 SEG_SB_LUT4_O_I0[1]
.sym 22805 SEG_SB_LUT4_O_I0[2]
.sym 22806 SEG_SB_LUT4_O_I0[3]
.sym 22809 SEG_SB_LUT4_O_I0[1]
.sym 22810 SEG_SB_LUT4_O_I0[0]
.sym 22811 SEG_SB_LUT4_O_I0[3]
.sym 22812 SEG_SB_LUT4_O_I0[2]
.sym 22821 SEG_SB_LUT4_O_I0[3]
.sym 22822 SEG_SB_LUT4_O_I0[0]
.sym 22823 SEG_SB_LUT4_O_I0[1]
.sym 22824 SEG_SB_LUT4_O_I0[2]
.sym 22839 SEG_SB_LUT4_O_I0[0]
.sym 22840 SEG_SB_LUT4_O_I0[1]
.sym 22841 SEG_SB_LUT4_O_I0[2]
.sym 22842 SEG_SB_LUT4_O_I0[3]
.sym 22860 soc.cpu.timer[22]
.sym 22861 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 22862 soc.memory.rdata_1[1]
.sym 22866 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 22867 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 22869 COLHI$SB_IO_OUT
.sym 22878 SEG_SB_LUT4_O_I0[3]
.sym 22885 SEG[4]$SB_IO_OUT
.sym 22901 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 22902 DEC$SB_IO_OUT
.sym 22905 SEG[2]$SB_IO_OUT
.sym 22906 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[0]
.sym 22909 soc.cpu.irq_mask[8]
.sym 22912 soc.cpu.resetn_SB_LUT4_I3_O
.sym 22916 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 22928 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 22929 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 22931 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 22933 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 22934 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 22935 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 22936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 22937 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 22938 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 22939 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 22940 UART_RX_SB_LUT4_I1_I0[3]
.sym 22943 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22951 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 22952 iomem_wstrb[1]
.sym 22960 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 22961 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 22963 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 22966 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 22968 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 22969 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 22972 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 22973 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22974 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 22975 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 22978 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 22979 UART_RX_SB_LUT4_I1_I0[3]
.sym 22981 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 22984 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 22985 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 22986 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 22987 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 22990 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 22991 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 22992 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 22993 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 22996 UART_RX_SB_LUT4_I1_I0[3]
.sym 22998 iomem_wstrb[1]
.sym 22999 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 23019 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 23021 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 23023 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23025 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_I0_O[2]
.sym 23027 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 23028 iomem_wdata[31]
.sym 23030 iomem_wdata[5]
.sym 23031 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 23035 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 23038 iomem_wstrb[1]
.sym 23039 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 23040 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23041 iomem_wdata[23]
.sym 23043 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 23050 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 23051 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 23052 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 23053 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 23054 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 23055 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[2]
.sym 23056 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 23057 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 23058 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 23059 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 23060 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[2]
.sym 23061 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 23062 soc.cpu.cpu_state[4]
.sym 23063 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 23065 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 23067 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 23068 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23070 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[2]
.sym 23071 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[0]
.sym 23076 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[2]
.sym 23077 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[0]
.sym 23078 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 23081 soc.cpu.cpu_state[4]
.sym 23083 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 23084 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 23085 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 23086 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 23089 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[2]
.sym 23091 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 23092 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23095 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[0]
.sym 23096 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23097 soc.cpu.cpu_state[4]
.sym 23098 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[2]
.sym 23101 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 23102 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 23103 soc.cpu.cpu_state[4]
.sym 23104 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 23107 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[0]
.sym 23108 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23109 soc.cpu.cpu_state[4]
.sym 23110 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[2]
.sym 23113 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 23114 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 23115 soc.cpu.cpu_state[4]
.sym 23116 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 23120 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 23121 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[2]
.sym 23122 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23125 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 23127 soc.cpu.cpu_state[4]
.sym 23128 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 23129 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 23130 clk$SB_IO_IN_$glb_clk
.sym 23142 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23143 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 23144 iomem_wdata[18]
.sym 23146 iomem_wdata[16]
.sym 23148 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 23150 soc.cpu.instr_maskirq
.sym 23155 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 23159 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 23163 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[0]
.sym 23165 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 23167 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 23173 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23176 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 23179 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 23180 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 23181 soc.cpu.mem_do_prefetch_SB_LUT4_I1_I0[1]
.sym 23182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 23183 soc.cpu.cpuregs_rs1[8]
.sym 23186 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23187 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 23188 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 23189 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 23190 soc.cpu.decoded_imm[0]
.sym 23192 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 23194 soc.cpu.cpu_state[4]
.sym 23195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 23196 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 23199 soc.cpu.cpuregs_rs1[0]
.sym 23200 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23202 soc.cpu.cpu_state[4]
.sym 23203 soc.cpu.cpuregs_rs1[5]
.sym 23206 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 23207 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 23208 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 23209 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 23212 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 23213 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 23214 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 23215 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 23219 soc.cpu.cpuregs_rs1[8]
.sym 23226 soc.cpu.cpuregs_rs1[5]
.sym 23230 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23231 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 23232 soc.cpu.cpu_state[4]
.sym 23233 soc.cpu.mem_do_prefetch_SB_LUT4_I1_I0[1]
.sym 23236 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 23237 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 23238 soc.cpu.cpu_state[4]
.sym 23239 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 23243 soc.cpu.cpuregs_rs1[0]
.sym 23249 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 23250 soc.cpu.decoded_imm[0]
.sym 23252 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23253 clk$SB_IO_IN_$glb_clk
.sym 23254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23265 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 23266 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 23267 iomem_wdata[17]
.sym 23269 soc.cpu.cpuregs_rs1[8]
.sym 23271 iomem_wdata[12]
.sym 23273 iomem_wdata[21]
.sym 23274 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 23275 soc.cpu.irq_mask[5]
.sym 23276 $PACKER_VCC_NET
.sym 23279 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 23280 soc.cpu.irq_mask[8]
.sym 23281 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 23283 soc.cpu.irq_pending[0]
.sym 23284 iomem_addr[8]
.sym 23285 DEC$SB_IO_OUT
.sym 23287 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 23288 UART_RX_SB_LUT4_I1_I0[3]
.sym 23289 soc.cpu.reg_pc[5]
.sym 23290 soc.cpu.reg_pc[6]
.sym 23296 soc.cpu.reg_pc[5]
.sym 23298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23299 soc.cpu.irq_mask[5]
.sym 23302 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 23304 soc.cpu.instr_maskirq
.sym 23305 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23307 soc.cpu.cpuregs_rs1[2]
.sym 23308 soc.cpu.reg_next_pc[0]
.sym 23309 soc.cpu.instr_timer
.sym 23310 soc.cpu.irq_mask[0]
.sym 23311 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 23312 UART_RX_SB_LUT4_I1_I0[3]
.sym 23315 soc.cpu.is_lui_auipc_jal
.sym 23316 soc.cpu.cpuregs_rs1[0]
.sym 23317 soc.cpu.cpuregs_rs1[5]
.sym 23318 soc.cpu.irq_pending[0]
.sym 23319 soc.cpu.is_lui_auipc_jal
.sym 23321 soc.cpu.timer[0]
.sym 23322 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 23324 soc.cpu.reg_pc[2]
.sym 23329 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23330 soc.cpu.is_lui_auipc_jal
.sym 23331 soc.cpu.cpuregs_rs1[0]
.sym 23332 soc.cpu.reg_next_pc[0]
.sym 23335 soc.cpu.is_lui_auipc_jal
.sym 23336 soc.cpu.cpuregs_rs1[2]
.sym 23337 soc.cpu.reg_pc[2]
.sym 23338 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23341 soc.cpu.reg_pc[5]
.sym 23342 soc.cpu.is_lui_auipc_jal
.sym 23343 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23344 soc.cpu.cpuregs_rs1[5]
.sym 23347 soc.cpu.instr_maskirq
.sym 23348 soc.cpu.timer[0]
.sym 23349 soc.cpu.irq_mask[0]
.sym 23350 soc.cpu.instr_timer
.sym 23354 soc.cpu.instr_maskirq
.sym 23356 soc.cpu.irq_mask[5]
.sym 23361 soc.cpu.irq_mask[0]
.sym 23362 soc.cpu.irq_pending[0]
.sym 23365 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 23366 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 23367 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 23368 soc.cpu.irq_mask[0]
.sym 23372 UART_RX_SB_LUT4_I1_I0[3]
.sym 23374 soc.cpu.irq_pending[0]
.sym 23376 clk$SB_IO_IN_$glb_clk
.sym 23389 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 23390 iomem_wdata[2]
.sym 23391 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23392 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23393 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23395 iomem_wdata[26]
.sym 23396 soc.cpu.reg_next_pc[0]
.sym 23397 soc.cpu.instr_timer
.sym 23398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 23399 soc.cpu.trap_SB_LUT4_I2_O
.sym 23402 soc.cpu.cpuregs_rs1[0]
.sym 23403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[0]
.sym 23404 soc.cpu.resetn_SB_LUT4_I3_O
.sym 23405 soc.cpu.trap_SB_LUT4_I2_O
.sym 23406 soc.cpu.cpuregs_rs1[6]
.sym 23407 soc.cpu.timer[0]
.sym 23410 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 23411 soc.cpu.cpuregs_rs1[0]
.sym 23420 soc.cpu.instr_maskirq
.sym 23421 soc.cpu.trap_SB_LUT4_I2_O
.sym 23422 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23423 soc.cpu.cpuregs_rs1[3]
.sym 23425 soc.cpu.irq_mask[3]
.sym 23426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 23428 soc.cpu.instr_timer
.sym 23429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23430 soc.cpu.instr_retirq
.sym 23431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23432 soc.cpu.cpuregs_rs1[6]
.sym 23433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23434 soc.cpu.reg_pc[3]
.sym 23435 soc.cpu.timer[8]
.sym 23437 soc.cpu.cpuregs_rs1[5]
.sym 23438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23439 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 23440 soc.cpu.irq_mask[8]
.sym 23443 soc.cpu.pcpi_rs2[23]
.sym 23444 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23445 soc.cpu.is_lui_auipc_jal
.sym 23447 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23448 soc.cpu.cpuregs_rs1[8]
.sym 23449 soc.cpu.is_lui_auipc_jal
.sym 23450 soc.cpu.reg_pc[6]
.sym 23452 soc.cpu.instr_retirq
.sym 23454 soc.cpu.cpuregs_rs1[8]
.sym 23455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 23458 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23459 soc.cpu.cpuregs_rs1[3]
.sym 23460 soc.cpu.is_lui_auipc_jal
.sym 23461 soc.cpu.reg_pc[3]
.sym 23464 soc.cpu.cpuregs_rs1[5]
.sym 23465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23466 soc.cpu.instr_retirq
.sym 23467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23470 soc.cpu.instr_maskirq
.sym 23473 soc.cpu.irq_mask[3]
.sym 23476 soc.cpu.instr_retirq
.sym 23477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23478 soc.cpu.cpuregs_rs1[3]
.sym 23479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 23482 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23483 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 23484 soc.cpu.pcpi_rs2[23]
.sym 23485 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23488 soc.cpu.cpuregs_rs1[6]
.sym 23489 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23490 soc.cpu.reg_pc[6]
.sym 23491 soc.cpu.is_lui_auipc_jal
.sym 23494 soc.cpu.instr_maskirq
.sym 23495 soc.cpu.instr_timer
.sym 23496 soc.cpu.irq_mask[8]
.sym 23497 soc.cpu.timer[8]
.sym 23498 soc.cpu.trap_SB_LUT4_I2_O
.sym 23499 clk$SB_IO_IN_$glb_clk
.sym 23512 soc.cpu.timer[20]
.sym 23513 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 23515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 23516 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 23518 iomem_wdata[0]
.sym 23519 iomem_wdata[10]
.sym 23520 iomem_wdata[19]
.sym 23524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23525 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23526 soc.cpu.reg_pc[4]
.sym 23527 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 23528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 23529 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23530 iomem_wstrb[1]
.sym 23531 soc.cpu.timer[4]
.sym 23532 iomem_wdata[23]
.sym 23533 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23535 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 23542 soc.cpu.reg_pc[4]
.sym 23543 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23544 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23545 soc.cpu.timer[7]
.sym 23546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23548 soc.cpu.cpuregs_rs1[4]
.sym 23549 soc.cpu.timer[4]
.sym 23550 soc.cpu.instr_timer
.sym 23551 soc.cpu.cpuregs_rs1[7]
.sym 23552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23553 soc.cpu.timer[6]
.sym 23554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 23555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 23556 soc.cpu.cpuregs_rs1[4]
.sym 23557 soc.cpu.is_lui_auipc_jal
.sym 23558 soc.cpu.reg_pc[1]
.sym 23559 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23560 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 23561 soc.cpu.cpuregs_rs1[1]
.sym 23562 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23566 soc.cpu.timer[0]
.sym 23569 soc.cpu.cpu_state[2]
.sym 23570 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23571 soc.cpu.cpuregs_rs1[0]
.sym 23575 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23576 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23577 soc.cpu.cpuregs_rs1[0]
.sym 23578 soc.cpu.timer[0]
.sym 23581 soc.cpu.timer[4]
.sym 23582 soc.cpu.timer[6]
.sym 23583 soc.cpu.timer[7]
.sym 23584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23587 soc.cpu.reg_pc[4]
.sym 23588 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23589 soc.cpu.is_lui_auipc_jal
.sym 23590 soc.cpu.cpuregs_rs1[4]
.sym 23593 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23594 soc.cpu.cpuregs_rs1[7]
.sym 23595 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 23599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 23600 soc.cpu.instr_timer
.sym 23601 soc.cpu.cpu_state[2]
.sym 23602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 23605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23606 soc.cpu.cpu_state[2]
.sym 23607 soc.cpu.instr_timer
.sym 23608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23611 soc.cpu.reg_pc[1]
.sym 23612 soc.cpu.cpuregs_rs1[1]
.sym 23613 soc.cpu.is_lui_auipc_jal
.sym 23614 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 23617 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23618 soc.cpu.cpuregs_rs1[4]
.sym 23619 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23620 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23622 clk$SB_IO_IN_$glb_clk
.sym 23623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23634 soc.cpu.cpuregs_rs1[5]
.sym 23635 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 23636 soc.cpu.instr_timer
.sym 23637 soc.cpu.instr_rdinstrh
.sym 23638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 23639 iomem_wdata[31]
.sym 23641 soc.cpu.cpuregs_raddr2[0]
.sym 23643 soc.cpu.cpu_state[4]
.sym 23644 soc.cpu.timer[7]
.sym 23646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[2]
.sym 23647 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 23649 soc.cpu.mem_la_wdata[5]
.sym 23650 soc.cpu.alu_out_q[12]
.sym 23651 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 23652 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 23654 soc.cpu.mem_la_wdata[6]
.sym 23655 soc.cpu.cpu_state[2]
.sym 23656 soc.cpu.mem_la_wdata[5]
.sym 23657 soc.cpu.timer[9]
.sym 23659 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 23665 soc.cpu.timer[0]
.sym 23666 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 23667 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 23668 soc.cpu.timer[9]
.sym 23669 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23670 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 23671 soc.cpu.instr_timer
.sym 23673 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 23678 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 23679 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 23680 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 23681 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23682 soc.cpu.timer[2]
.sym 23683 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 23684 soc.cpu.timer[1]
.sym 23685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 23686 soc.cpu.timer[10]
.sym 23687 soc.cpu.cpuregs_rs1[5]
.sym 23688 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23689 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23690 soc.cpu.cpuregs_rs1[6]
.sym 23691 soc.cpu.timer[8]
.sym 23692 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23693 soc.cpu.cpuregs_rs1[2]
.sym 23694 soc.cpu.timer[10]
.sym 23696 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23699 soc.cpu.timer[9]
.sym 23700 soc.cpu.timer[10]
.sym 23701 soc.cpu.timer[8]
.sym 23704 soc.cpu.cpuregs_rs1[2]
.sym 23705 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23706 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23707 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 23710 soc.cpu.timer[0]
.sym 23711 soc.cpu.timer[1]
.sym 23712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 23713 soc.cpu.timer[2]
.sym 23716 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23717 soc.cpu.cpuregs_rs1[6]
.sym 23718 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 23719 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23722 soc.cpu.cpuregs_rs1[5]
.sym 23723 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 23724 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 23725 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23728 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 23729 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23730 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 23731 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 23734 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 23735 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 23736 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23737 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 23742 soc.cpu.timer[10]
.sym 23743 soc.cpu.instr_timer
.sym 23745 clk$SB_IO_IN_$glb_clk
.sym 23746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23757 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 23759 $PACKER_VCC_NET
.sym 23761 soc.cpu.count_cycle[9]
.sym 23763 soc.cpu.count_cycle[13]
.sym 23765 soc.cpu.count_cycle[14]
.sym 23767 soc.cpu.cpuregs_rs1[9]
.sym 23769 soc.cpu.count_cycle[8]
.sym 23770 soc.cpu.reg_pc[2]
.sym 23771 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 23772 UART_RX_SB_LUT4_I1_I0[3]
.sym 23773 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 23774 soc.cpu.reg_pc[6]
.sym 23775 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 23776 DEC$SB_IO_OUT
.sym 23777 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 23778 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 23780 soc.cpu.reg_pc[5]
.sym 23781 soc.cpu.timer[18]
.sym 23788 soc.cpu.timer[0]
.sym 23789 soc.cpu.timer[2]
.sym 23791 soc.cpu.timer[6]
.sym 23792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23793 $PACKER_VCC_NET
.sym 23799 soc.cpu.timer[1]
.sym 23800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 23801 $PACKER_VCC_NET
.sym 23803 soc.cpu.timer[4]
.sym 23814 soc.cpu.timer[7]
.sym 23820 $nextpnr_ICESTORM_LC_42$O
.sym 23823 soc.cpu.timer[0]
.sym 23826 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23828 soc.cpu.timer[1]
.sym 23829 $PACKER_VCC_NET
.sym 23832 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 23834 soc.cpu.timer[2]
.sym 23835 $PACKER_VCC_NET
.sym 23836 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 23838 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 23840 $PACKER_VCC_NET
.sym 23841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 23842 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 23844 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 23846 $PACKER_VCC_NET
.sym 23847 soc.cpu.timer[4]
.sym 23848 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 23850 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 23852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23853 $PACKER_VCC_NET
.sym 23854 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 23856 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 23858 soc.cpu.timer[6]
.sym 23859 $PACKER_VCC_NET
.sym 23860 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 23862 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23864 $PACKER_VCC_NET
.sym 23865 soc.cpu.timer[7]
.sym 23866 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 23880 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 23881 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 23882 soc.cpu.count_cycle[20]
.sym 23885 $PACKER_VCC_NET
.sym 23886 soc.cpu.count_cycle[21]
.sym 23887 soc.cpu.trap_SB_LUT4_I2_O
.sym 23888 soc.cpu.cpuregs_raddr2[4]
.sym 23889 $PACKER_VCC_NET
.sym 23893 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 23894 soc.cpu.timer[16]
.sym 23897 soc.cpu.cpuregs_rs1[6]
.sym 23898 soc.cpu.cpuregs_rs1[0]
.sym 23900 soc.cpu.resetn_SB_LUT4_I3_O
.sym 23902 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 23905 soc.cpu.cpuregs_rs1[6]
.sym 23906 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23911 soc.cpu.timer[14]
.sym 23913 soc.cpu.timer[12]
.sym 23915 soc.cpu.timer[13]
.sym 23917 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23924 soc.cpu.timer[9]
.sym 23925 $PACKER_VCC_NET
.sym 23927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23929 soc.cpu.timer[8]
.sym 23940 soc.cpu.timer[10]
.sym 23943 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 23945 $PACKER_VCC_NET
.sym 23946 soc.cpu.timer[8]
.sym 23947 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 23949 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 23951 soc.cpu.timer[9]
.sym 23952 $PACKER_VCC_NET
.sym 23953 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 23955 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 23957 $PACKER_VCC_NET
.sym 23958 soc.cpu.timer[10]
.sym 23959 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 23961 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 23963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 23964 $PACKER_VCC_NET
.sym 23965 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 23967 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 23969 $PACKER_VCC_NET
.sym 23970 soc.cpu.timer[12]
.sym 23971 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 23973 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 23975 soc.cpu.timer[13]
.sym 23976 $PACKER_VCC_NET
.sym 23977 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 23979 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 23981 $PACKER_VCC_NET
.sym 23982 soc.cpu.timer[14]
.sym 23983 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 23985 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 23987 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 23988 $PACKER_VCC_NET
.sym 23989 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 24003 soc.cpu.timer[17]
.sym 24004 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24008 soc.cpu.alu_out_q[7]
.sym 24009 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 24010 soc.cpu.count_instr[19]
.sym 24012 soc.cpu.alu_out_q[2]
.sym 24014 soc.cpu.reg_pc[12]
.sym 24016 soc.cpu.alu_out_q[11]
.sym 24018 soc.cpu.timer[23]
.sym 24019 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 24020 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 24021 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24022 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 24023 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 24025 soc.cpu.timer[31]
.sym 24026 soc.cpu.timer[27]
.sym 24027 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 24028 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 24029 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 24034 soc.cpu.timer[23]
.sym 24037 soc.cpu.timer[21]
.sym 24040 $PACKER_VCC_NET
.sym 24044 $PACKER_VCC_NET
.sym 24045 soc.cpu.timer[19]
.sym 24053 soc.cpu.timer[18]
.sym 24054 soc.cpu.timer[16]
.sym 24055 soc.cpu.timer[22]
.sym 24064 soc.cpu.timer[17]
.sym 24065 soc.cpu.timer[20]
.sym 24066 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 24068 $PACKER_VCC_NET
.sym 24069 soc.cpu.timer[16]
.sym 24070 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 24072 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 24074 $PACKER_VCC_NET
.sym 24075 soc.cpu.timer[17]
.sym 24076 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 24078 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 24080 soc.cpu.timer[18]
.sym 24081 $PACKER_VCC_NET
.sym 24082 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 24084 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 24086 soc.cpu.timer[19]
.sym 24087 $PACKER_VCC_NET
.sym 24088 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 24090 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 24092 $PACKER_VCC_NET
.sym 24093 soc.cpu.timer[20]
.sym 24094 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 24096 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 24098 $PACKER_VCC_NET
.sym 24099 soc.cpu.timer[21]
.sym 24100 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 24102 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 24104 soc.cpu.timer[22]
.sym 24105 $PACKER_VCC_NET
.sym 24106 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 24108 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 24110 soc.cpu.timer[23]
.sym 24111 $PACKER_VCC_NET
.sym 24112 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 24126 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 24127 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24128 soc.cpu.count_cycle[36]
.sym 24130 $PACKER_VCC_NET
.sym 24131 soc.cpu.timer[19]
.sym 24132 soc.cpu.timer[12]
.sym 24133 soc.cpu.cpuregs_rs1[11]
.sym 24134 soc.cpu.cpuregs_rs1[10]
.sym 24136 $PACKER_VCC_NET
.sym 24137 soc.cpu.cpu_state[3]
.sym 24138 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24140 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 24141 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 24142 soc.cpu.timer[29]
.sym 24144 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 24145 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 24146 soc.cpu.mem_la_wdata[6]
.sym 24147 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 24148 soc.cpu.mem_la_wdata[5]
.sym 24149 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24150 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24152 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 24161 soc.cpu.timer[28]
.sym 24168 soc.cpu.timer[29]
.sym 24175 soc.cpu.timer[30]
.sym 24177 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24182 soc.cpu.timer[26]
.sym 24183 $PACKER_VCC_NET
.sym 24185 soc.cpu.timer[31]
.sym 24186 soc.cpu.timer[27]
.sym 24189 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 24191 $PACKER_VCC_NET
.sym 24192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24193 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 24195 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 24197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24198 $PACKER_VCC_NET
.sym 24199 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 24201 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 24203 $PACKER_VCC_NET
.sym 24204 soc.cpu.timer[26]
.sym 24205 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 24207 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 24209 soc.cpu.timer[27]
.sym 24210 $PACKER_VCC_NET
.sym 24211 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 24213 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 24215 $PACKER_VCC_NET
.sym 24216 soc.cpu.timer[28]
.sym 24217 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 24219 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 24221 soc.cpu.timer[29]
.sym 24222 $PACKER_VCC_NET
.sym 24223 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 24225 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 24227 $PACKER_VCC_NET
.sym 24228 soc.cpu.timer[30]
.sym 24229 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 24232 $PACKER_VCC_NET
.sym 24234 soc.cpu.timer[31]
.sym 24235 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 24247 soc.cpu.count_cycle[46]
.sym 24249 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 24251 soc.cpu.count_cycle[44]
.sym 24255 soc.cpu.alu_out_q[22]
.sym 24259 soc.cpu.irq_pending[2]
.sym 24263 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 24264 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 24265 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 24266 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 24267 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 24268 DEC$SB_IO_OUT
.sym 24269 $PACKER_VCC_NET
.sym 24270 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 24271 soc.cpu.decoded_imm[7]
.sym 24272 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 24273 soc.cpu.timer[18]
.sym 24274 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 24281 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 24282 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 24283 soc.cpu.alu_out_q[2]
.sym 24284 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 24285 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 24286 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 24287 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 24288 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 24289 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 24290 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 24291 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 24292 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 24293 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 24294 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 24295 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 24296 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 24298 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 24299 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24300 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 24303 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 24304 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 24306 soc.cpu.reg_out[2]
.sym 24307 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 24308 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24309 soc.cpu.latched_stalu
.sym 24310 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24313 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 24314 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 24315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 24316 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24319 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 24320 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 24321 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 24322 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 24326 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 24328 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 24331 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 24332 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 24333 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 24334 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 24337 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 24338 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 24339 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 24340 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 24343 soc.cpu.alu_out_q[2]
.sym 24344 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 24345 soc.cpu.reg_out[2]
.sym 24346 soc.cpu.latched_stalu
.sym 24349 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 24350 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 24351 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 24352 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 24356 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 24358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 24360 clk$SB_IO_IN_$glb_clk
.sym 24372 soc.cpu.timer[22]
.sym 24373 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24374 soc.cpu.count_cycle[52]
.sym 24376 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 24380 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24386 soc.cpu.timer[16]
.sym 24387 soc.cpu.decoded_imm[5]
.sym 24388 soc.cpu.decoded_imm[10]
.sym 24389 soc.cpu.cpuregs_rs1[6]
.sym 24390 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 24391 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 24392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24393 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 24394 soc.cpu.cpuregs_rs1[0]
.sym 24395 soc.cpu.latched_stalu
.sym 24396 soc.cpu.resetn_SB_LUT4_I3_O
.sym 24403 soc.cpu.decoded_imm[5]
.sym 24404 soc.cpu.cpu_state[4]
.sym 24406 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 24408 soc.cpu.cpuregs_rs1[10]
.sym 24410 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24411 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 24412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 24413 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 24414 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 24415 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 24416 soc.cpu.reg_pc[10]
.sym 24417 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 24418 soc.cpu.decoded_imm[14]
.sym 24419 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24421 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 24422 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 24423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 24425 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 24429 soc.cpu.is_lui_auipc_jal
.sym 24430 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 24432 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 24433 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 24434 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 24436 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 24437 soc.cpu.is_lui_auipc_jal
.sym 24438 soc.cpu.reg_pc[10]
.sym 24439 soc.cpu.cpuregs_rs1[10]
.sym 24442 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 24444 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 24448 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 24449 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 24450 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24451 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 24454 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 24455 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 24456 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 24457 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 24460 soc.cpu.decoded_imm[5]
.sym 24461 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24463 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 24466 soc.cpu.cpu_state[4]
.sym 24467 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 24468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 24469 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24472 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 24474 soc.cpu.decoded_imm[14]
.sym 24475 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24482 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 24483 clk$SB_IO_IN_$glb_clk
.sym 24495 soc.cpu.cpuregs_rs1[17]
.sym 24496 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24502 soc.cpu.cpuregs_rs1[1]
.sym 24504 soc.cpu.reg_pc[10]
.sym 24507 soc.cpu.alu_out_q[3]
.sym 24509 soc.cpu.timer[31]
.sym 24510 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 24511 soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 24512 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 24513 soc.cpu.timer[27]
.sym 24514 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 24515 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 24517 soc.cpu.timer[23]
.sym 24518 soc.cpu.irq_state[1]
.sym 24519 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 24520 soc.cpu.decoded_imm[13]
.sym 24528 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24529 soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 24530 soc.cpu.decoded_imm[15]
.sym 24531 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 24532 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 24533 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 24535 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 24536 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24537 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 24538 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 24541 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 24542 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24543 soc.cpu.decoded_imm[7]
.sym 24544 soc.cpu.decoded_imm[13]
.sym 24546 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24548 soc.cpu.decoded_imm[10]
.sym 24549 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24550 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 24551 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 24552 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24553 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24554 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 24556 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24557 soc.cpu.decoded_imm[6]
.sym 24560 soc.cpu.decoded_imm[7]
.sym 24561 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24562 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 24566 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24567 soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 24568 soc.cpu.decoded_imm[13]
.sym 24571 soc.cpu.decoded_imm[15]
.sym 24572 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24574 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 24577 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24578 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 24579 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24580 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 24583 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 24585 soc.cpu.decoded_imm[6]
.sym 24586 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24589 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 24590 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 24592 soc.cpu.decoded_imm[10]
.sym 24595 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24596 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 24597 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24598 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24601 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24602 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24603 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 24604 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 24605 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 24606 clk$SB_IO_IN_$glb_clk
.sym 24616 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 24618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24619 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 24620 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 24624 soc.cpu.cpu_state[3]
.sym 24625 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 24626 soc.cpu.cpu_state[4]
.sym 24627 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24628 soc.cpu.cpuregs_rs1[12]
.sym 24629 soc.cpu.cpuregs_rs1[10]
.sym 24630 soc.cpu.instr_rdinstrh
.sym 24632 $PACKER_VCC_NET
.sym 24633 soc.cpu.timer[29]
.sym 24634 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24635 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24636 soc.cpu.cpuregs_wrdata[11]
.sym 24637 soc.cpu.mem_la_wdata[6]
.sym 24638 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24639 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24640 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 24641 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24642 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 24643 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24651 soc.cpu.cpuregs_wrdata[9]
.sym 24653 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 24655 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24658 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 24659 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24660 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 24661 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24663 soc.cpu.is_lui_auipc_jal
.sym 24664 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24666 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 24669 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24670 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24671 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24674 soc.cpu.cpuregs_wrdata[6]
.sym 24675 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24677 soc.cpu.reg_pc[11]
.sym 24678 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 24679 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24680 soc.cpu.cpuregs_rs1[11]
.sym 24682 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 24683 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24684 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24685 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24691 soc.cpu.cpuregs_wrdata[9]
.sym 24694 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24695 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24696 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 24697 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24700 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24701 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24702 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24703 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 24706 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 24707 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 24708 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24709 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24712 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24713 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24714 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24715 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 24718 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 24719 soc.cpu.reg_pc[11]
.sym 24720 soc.cpu.cpuregs_rs1[11]
.sym 24721 soc.cpu.is_lui_auipc_jal
.sym 24725 soc.cpu.cpuregs_wrdata[6]
.sym 24729 clk$SB_IO_IN_$glb_clk
.sym 24731 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 24732 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 24733 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 24734 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 24735 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 24736 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 24737 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24738 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 24740 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 24741 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 24742 soc.cpu.cpuregs_rs1[18]
.sym 24743 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 24744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24745 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 24746 soc.cpu.reg_pc[13]
.sym 24747 soc.cpu.cpuregs_wrdata[9]
.sym 24748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 24749 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24750 soc.cpu.irq_pending[1]
.sym 24751 soc.cpu.is_lui_auipc_jal
.sym 24752 soc.cpu.latched_stalu
.sym 24753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 24754 soc.cpu.latched_stalu
.sym 24756 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24757 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24758 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 24759 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 24760 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 24761 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24762 soc.cpu.cpuregs_wrdata[10]
.sym 24764 DEC$SB_IO_OUT
.sym 24765 soc.cpu.timer[18]
.sym 24766 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 24775 soc.cpu.cpuregs_wrdata[0]
.sym 24779 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 24780 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24781 soc.cpu.cpuregs_wrdata[1]
.sym 24783 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 24788 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24789 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24790 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 24791 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24792 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 24793 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24794 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24795 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24797 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24798 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 24799 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 24802 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 24803 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24805 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24806 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24807 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24808 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24811 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24812 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 24813 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24814 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24817 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 24818 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24819 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24820 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 24823 soc.cpu.cpuregs_wrdata[0]
.sym 24829 soc.cpu.cpuregs_wrdata[1]
.sym 24835 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24836 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 24837 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 24838 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24841 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 24842 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 24843 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24844 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24847 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24848 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 24849 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24850 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24852 clk$SB_IO_IN_$glb_clk
.sym 24854 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 24855 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24856 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 24857 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24858 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24859 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24860 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24861 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24863 soc.cpu.cpuregs_wrdata[1]
.sym 24865 soc.cpu.timer[23]
.sym 24866 soc.cpu.decoded_imm[12]
.sym 24867 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 24868 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 24869 soc.cpu.cpuregs_wrdata[15]
.sym 24870 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 24871 soc.cpu.cpuregs_wrdata[3]
.sym 24872 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 24873 soc.cpu.reg_next_pc[0]
.sym 24874 soc.cpu.cpuregs_wrdata[8]
.sym 24875 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 24876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 24877 soc.cpu.latched_compr
.sym 24878 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24879 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 24880 soc.cpu.cpuregs_wrdata[15]
.sym 24881 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 24882 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 24883 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 24884 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 24885 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 24886 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 24887 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 24888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24889 soc.cpu.timer[16]
.sym 24895 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 24896 soc.cpu.cpu_state[4]
.sym 24897 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 24899 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24900 soc.cpu.reg_out[0]
.sym 24901 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 24902 soc.cpu.cpuregs_rs1[22]
.sym 24903 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24904 soc.cpu.latched_stalu
.sym 24905 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 24907 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 24908 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 24910 soc.cpu.alu_out_q[0]
.sym 24911 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24912 soc.cpu.cpuregs_rs1[20]
.sym 24913 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 24914 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 24915 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 24916 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24917 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24918 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 24919 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 24920 soc.cpu.latched_compr
.sym 24921 soc.cpu.reg_next_pc[0]
.sym 24922 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 24923 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 24924 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24925 soc.cpu.irq_state[1]
.sym 24926 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24928 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 24929 soc.cpu.cpuregs_rs1[20]
.sym 24930 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24931 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24934 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24935 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 24936 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 24937 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24940 soc.cpu.latched_compr
.sym 24941 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 24942 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 24943 soc.cpu.reg_next_pc[0]
.sym 24946 soc.cpu.irq_state[1]
.sym 24947 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 24948 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 24949 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 24952 soc.cpu.latched_stalu
.sym 24953 soc.cpu.reg_out[0]
.sym 24954 soc.cpu.alu_out_q[0]
.sym 24955 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 24958 soc.cpu.cpu_state[4]
.sym 24959 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 24960 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 24961 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 24964 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24965 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24966 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 24967 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 24970 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24971 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24972 soc.cpu.cpuregs_rs1[22]
.sym 24973 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24975 clk$SB_IO_IN_$glb_clk
.sym 24976 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24977 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 24978 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 24979 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 24980 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 24981 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 24982 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 24983 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24984 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 24985 soc.cpu.decoder_trigger
.sym 24987 soc.cpu.cpuregs_rs1[16]
.sym 24988 soc.cpu.decoder_trigger
.sym 24991 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 24993 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 24995 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 24996 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 24997 soc.cpu.cpuregs_rs1[2]
.sym 24998 soc.cpu.cpuregs_wrdata[4]
.sym 24999 soc.cpu.reg_pc[11]
.sym 25001 soc.cpu.timer[23]
.sym 25002 soc.cpu.decoder_trigger
.sym 25003 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25004 soc.cpu.cpuregs_wrdata[0]
.sym 25005 soc.cpu.timer[31]
.sym 25006 soc.cpu.reg_pc[19]
.sym 25007 soc.cpu.decoded_imm[13]
.sym 25008 soc.cpu.cpuregs.wen
.sym 25009 soc.cpu.timer[27]
.sym 25010 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 25011 soc.cpu.irq_state[1]
.sym 25012 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25020 soc.cpu.reg_pc[16]
.sym 25022 soc.cpu.reg_pc[18]
.sym 25025 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 25026 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25027 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25028 soc.cpu.is_lui_auipc_jal
.sym 25029 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 25030 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 25033 soc.cpu.is_lui_auipc_jal
.sym 25034 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 25036 soc.cpu.reg_pc[22]
.sym 25037 soc.cpu.cpuregs_rs1[18]
.sym 25038 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 25039 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25040 soc.cpu.cpuregs_rs1[19]
.sym 25041 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25042 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25043 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25045 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 25046 soc.cpu.cpuregs_rs1[22]
.sym 25047 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25048 soc.cpu.cpuregs_rs1[16]
.sym 25049 soc.cpu.cpuregs_rs1[30]
.sym 25051 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25052 soc.cpu.cpuregs_rs1[18]
.sym 25053 soc.cpu.reg_pc[18]
.sym 25054 soc.cpu.is_lui_auipc_jal
.sym 25057 soc.cpu.cpuregs_rs1[22]
.sym 25058 soc.cpu.reg_pc[22]
.sym 25059 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25060 soc.cpu.is_lui_auipc_jal
.sym 25063 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25064 soc.cpu.is_lui_auipc_jal
.sym 25065 soc.cpu.reg_pc[16]
.sym 25066 soc.cpu.cpuregs_rs1[16]
.sym 25069 soc.cpu.cpuregs_rs1[16]
.sym 25070 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25071 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25072 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 25075 soc.cpu.cpuregs_rs1[19]
.sym 25076 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25077 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25078 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 25081 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25082 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25083 soc.cpu.cpuregs_rs1[18]
.sym 25084 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 25087 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 25088 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25089 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 25090 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25093 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25094 soc.cpu.cpuregs_rs1[30]
.sym 25095 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 25096 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25098 clk$SB_IO_IN_$glb_clk
.sym 25099 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25100 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[1]
.sym 25101 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 25102 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 25103 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 25104 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 25105 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 25106 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 25107 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 25112 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 25113 soc.cpu.cpuregs_wrdata[8]
.sym 25114 soc.cpu.is_lui_auipc_jal
.sym 25115 soc.cpu.decoded_imm[23]
.sym 25116 soc.cpu.reg_pc[16]
.sym 25117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 25118 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 25119 soc.cpu.cpuregs_rs1[11]
.sym 25120 soc.cpu.decoded_imm[8]
.sym 25121 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 25122 $PACKER_VCC_NET
.sym 25123 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25124 soc.cpu.reg_pc[30]
.sym 25125 soc.cpu.cpuregs_wrdata[11]
.sym 25126 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 25127 soc.cpu.cpuregs_rs1[19]
.sym 25128 soc.cpu.reg_pc[27]
.sym 25129 soc.cpu.timer[19]
.sym 25130 soc.cpu.cpuregs_wrdata[1]
.sym 25131 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 25132 soc.cpu.timer[29]
.sym 25133 soc.cpu.timer[31]
.sym 25134 soc.cpu.cpuregs_rs1[24]
.sym 25135 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 25141 soc.cpu.reg_pc[24]
.sym 25142 soc.cpu.reg_pc[20]
.sym 25145 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25150 soc.cpu.reg_pc[30]
.sym 25151 soc.cpu.cpuregs_rs1[19]
.sym 25152 soc.cpu.cpuregs_wrdata[8]
.sym 25153 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25154 soc.cpu.reg_pc[27]
.sym 25155 soc.cpu.reg_pc[17]
.sym 25159 soc.cpu.cpuregs_rs1[30]
.sym 25160 soc.cpu.cpuregs_rs1[24]
.sym 25161 soc.cpu.cpuregs_rs1[20]
.sym 25162 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 25163 soc.cpu.cpuregs_rs1[27]
.sym 25164 soc.cpu.is_lui_auipc_jal
.sym 25166 soc.cpu.reg_pc[19]
.sym 25167 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25170 soc.cpu.cpuregs_rs1[17]
.sym 25172 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 25174 soc.cpu.cpuregs_rs1[17]
.sym 25175 soc.cpu.reg_pc[17]
.sym 25176 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25177 soc.cpu.is_lui_auipc_jal
.sym 25180 soc.cpu.is_lui_auipc_jal
.sym 25181 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25182 soc.cpu.cpuregs_rs1[19]
.sym 25183 soc.cpu.reg_pc[19]
.sym 25186 soc.cpu.reg_pc[30]
.sym 25187 soc.cpu.is_lui_auipc_jal
.sym 25188 soc.cpu.cpuregs_rs1[30]
.sym 25189 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25195 soc.cpu.cpuregs_wrdata[8]
.sym 25198 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 25199 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 25204 soc.cpu.cpuregs_rs1[24]
.sym 25205 soc.cpu.reg_pc[24]
.sym 25206 soc.cpu.is_lui_auipc_jal
.sym 25207 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25210 soc.cpu.cpuregs_rs1[20]
.sym 25211 soc.cpu.reg_pc[20]
.sym 25212 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25213 soc.cpu.is_lui_auipc_jal
.sym 25216 soc.cpu.is_lui_auipc_jal
.sym 25217 soc.cpu.reg_pc[27]
.sym 25218 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25219 soc.cpu.cpuregs_rs1[27]
.sym 25221 clk$SB_IO_IN_$glb_clk
.sym 25233 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[0]
.sym 25234 soc.cpu.cpuregs_rs1[27]
.sym 25235 soc.cpu.reg_pc[24]
.sym 25237 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25238 soc.cpu.instr_retirq
.sym 25240 soc.cpu.reg_pc[13]
.sym 25241 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 25242 soc.cpu.reg_pc[14]
.sym 25243 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 25245 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 25248 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 25249 soc.cpu.cpuregs_rs1[27]
.sym 25250 soc.cpu.reg_pc[31]
.sym 25251 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 25252 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 25253 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 25254 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 25255 $PACKER_VCC_NET
.sym 25256 DEC$SB_IO_OUT
.sym 25257 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 25258 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 25268 soc.cpu.cpuregs_rs1[28]
.sym 25269 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 25272 soc.cpu.timer[23]
.sym 25273 soc.cpu.timer[21]
.sym 25274 soc.cpu.reg_pc[31]
.sym 25275 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25277 soc.cpu.is_lui_auipc_jal
.sym 25279 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25280 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 25281 soc.cpu.cpuregs_rs1[23]
.sym 25282 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 25284 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25285 soc.cpu.cpuregs_rs1[31]
.sym 25286 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 25287 soc.cpu.cpuregs_rs1[27]
.sym 25288 soc.cpu.timer[20]
.sym 25289 soc.cpu.timer[22]
.sym 25290 soc.cpu.cpuregs_rs1[17]
.sym 25292 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25293 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 25294 soc.cpu.cpuregs_rs1[24]
.sym 25297 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 25298 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25299 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25300 soc.cpu.cpuregs_rs1[23]
.sym 25303 soc.cpu.cpuregs_rs1[17]
.sym 25304 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 25305 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25306 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25309 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 25310 soc.cpu.cpuregs_rs1[31]
.sym 25311 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25312 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25315 soc.cpu.reg_pc[31]
.sym 25316 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25317 soc.cpu.cpuregs_rs1[31]
.sym 25318 soc.cpu.is_lui_auipc_jal
.sym 25321 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 25322 soc.cpu.cpuregs_rs1[27]
.sym 25323 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25324 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25327 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 25328 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25329 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25330 soc.cpu.cpuregs_rs1[28]
.sym 25333 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25334 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25335 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25336 soc.cpu.cpuregs_rs1[24]
.sym 25339 soc.cpu.timer[20]
.sym 25340 soc.cpu.timer[22]
.sym 25341 soc.cpu.timer[23]
.sym 25342 soc.cpu.timer[21]
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25345 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25358 soc.cpu.cpuregs_rs1[31]
.sym 25359 soc.cpu.timer[21]
.sym 25360 soc.cpu.decoded_imm[19]
.sym 25362 soc.cpu.alu_out_q[26]
.sym 25363 soc.cpu.decoded_imm[19]
.sym 25364 soc.cpu.cpuregs_rs1[28]
.sym 25367 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25368 soc.cpu.timer[27]
.sym 25369 soc.cpu.cpuregs_rs1[28]
.sym 25370 soc.cpu.timer[29]
.sym 25371 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 25372 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 25373 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25374 soc.cpu.cpuregs_rs1[27]
.sym 25376 soc.cpu.cpuregs_rs1[20]
.sym 25377 soc.cpu.cpuregs_rs1[23]
.sym 25378 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25380 soc.cpu.cpuregs_wrdata[27]
.sym 25381 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 25387 soc.cpu.timer[26]
.sym 25388 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 25389 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25390 soc.cpu.timer[16]
.sym 25391 soc.cpu.timer[27]
.sym 25392 soc.cpu.timer[28]
.sym 25393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 25394 soc.cpu.is_lui_auipc_jal
.sym 25395 soc.cpu.reg_pc[25]
.sym 25396 soc.cpu.timer[17]
.sym 25397 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25398 soc.cpu.timer[30]
.sym 25399 soc.cpu.cpu_state[4]
.sym 25401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25402 soc.cpu.timer[18]
.sym 25403 soc.cpu.timer[31]
.sym 25404 soc.cpu.timer[19]
.sym 25405 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 25406 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 25407 soc.cpu.cpuregs_rs1[29]
.sym 25408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25409 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 25411 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 25412 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 25413 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 25414 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25415 soc.cpu.timer[29]
.sym 25416 soc.cpu.cpuregs_rs1[25]
.sym 25420 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 25421 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 25422 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 25423 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 25426 soc.cpu.timer[16]
.sym 25427 soc.cpu.timer[17]
.sym 25428 soc.cpu.timer[19]
.sym 25429 soc.cpu.timer[18]
.sym 25432 soc.cpu.timer[27]
.sym 25433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25434 soc.cpu.timer[26]
.sym 25435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25438 soc.cpu.timer[29]
.sym 25439 soc.cpu.timer[31]
.sym 25440 soc.cpu.timer[28]
.sym 25441 soc.cpu.timer[30]
.sym 25444 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25445 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 25446 soc.cpu.cpuregs_rs1[29]
.sym 25447 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25450 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25451 soc.cpu.cpuregs_rs1[25]
.sym 25452 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 25453 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25456 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25457 soc.cpu.cpu_state[4]
.sym 25458 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 25459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 25462 soc.cpu.reg_pc[25]
.sym 25463 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25464 soc.cpu.is_lui_auipc_jal
.sym 25465 soc.cpu.cpuregs_rs1[25]
.sym 25467 clk$SB_IO_IN_$glb_clk
.sym 25468 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25469 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 25470 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 25471 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 25472 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 25473 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 25474 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25475 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 25476 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 25482 soc.cpu.timer[18]
.sym 25483 soc.cpu.cpuregs_rs1[30]
.sym 25485 soc.cpu.cpuregs_rs1[24]
.sym 25486 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 25488 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 25490 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 25491 soc.cpu.reg_pc[25]
.sym 25492 soc.cpu.decoded_imm[6]
.sym 25493 $PACKER_VCC_NET
.sym 25494 soc.cpu.decoder_trigger
.sym 25495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 25496 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25497 soc.cpu.cpuregs_waddr[4]
.sym 25498 soc.cpu.decoded_imm[13]
.sym 25499 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 25500 soc.cpu.cpuregs_rs1[31]
.sym 25502 soc.cpu.cpuregs_rs1[25]
.sym 25503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 25504 soc.cpu.cpuregs.wen
.sym 25510 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 25511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 25512 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 25513 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 25516 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 25517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 25519 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 25520 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25521 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 25522 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 25523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 25524 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 25526 soc.cpu.cpu_state[4]
.sym 25528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[0]
.sym 25529 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25530 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 25532 soc.cpu.cpu_state[2]
.sym 25534 soc.cpu.cpu_state[4]
.sym 25535 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25536 soc.cpu.instr_timer
.sym 25537 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 25539 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25540 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25541 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 25543 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 25544 soc.cpu.cpu_state[4]
.sym 25545 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 25546 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 25549 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25550 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 25551 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25552 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 25557 soc.cpu.cpu_state[2]
.sym 25558 soc.cpu.instr_timer
.sym 25561 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25562 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25563 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25564 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25567 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 25568 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 25569 soc.cpu.cpu_state[4]
.sym 25570 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25573 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 25574 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[0]
.sym 25575 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25576 soc.cpu.cpu_state[4]
.sym 25579 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 25580 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25581 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 25582 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25585 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 25586 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 25587 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 25588 soc.cpu.cpu_state[4]
.sym 25589 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 25590 clk$SB_IO_IN_$glb_clk
.sym 25592 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 25593 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 25594 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 25595 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 25596 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 25597 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 25598 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 25599 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 25604 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 25605 soc.cpu.cpu_state[3]
.sym 25606 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 25607 soc.cpu.alu_out_q[30]
.sym 25608 soc.cpu.timer[28]
.sym 25609 soc.cpu.alu_out_q[17]
.sym 25610 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25611 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 25612 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25613 $PACKER_VCC_NET
.sym 25614 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 25615 soc.cpu.cpu_state[4]
.sym 25616 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 25617 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25618 soc.cpu.cpuregs_rs1[24]
.sym 25619 soc.cpu.cpuregs_rs1[19]
.sym 25620 soc.cpu.decoder_trigger
.sym 25621 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25622 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 25623 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 25624 soc.cpu.cpuregs_rs1[29]
.sym 25625 soc.cpu.cpuregs_wrdata[30]
.sym 25626 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25627 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 25633 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25634 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 25636 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 25637 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 25638 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 25639 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 25640 soc.cpu.instr_timer
.sym 25641 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25642 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 25643 soc.cpu.cpuregs_wrdata[20]
.sym 25645 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 25647 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 25649 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 25651 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25652 soc.cpu.timer[23]
.sym 25654 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25657 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 25658 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 25659 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25661 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 25663 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 25664 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25666 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25667 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 25668 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25669 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 25672 soc.cpu.cpuregs_wrdata[20]
.sym 25679 soc.cpu.instr_timer
.sym 25681 soc.cpu.timer[23]
.sym 25684 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25685 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25686 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 25687 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 25690 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 25691 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25692 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25693 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 25696 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 25697 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25698 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 25699 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25702 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 25703 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 25704 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 25705 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 25708 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 25709 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25710 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25711 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25715 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 25716 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 25717 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 25718 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 25719 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 25720 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 25721 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 25722 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 25727 soc.cpu.reg_pc[24]
.sym 25728 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 25729 soc.cpu.cpuregs_wrdata[20]
.sym 25730 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 25731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25732 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25734 soc.cpu.timer[30]
.sym 25735 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 25736 $PACKER_GND_NET
.sym 25737 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 25738 soc.cpu.decoded_imm[18]
.sym 25740 soc.cpu.cpuregs_rs1[27]
.sym 25741 soc.cpu.cpuregs_rs1[16]
.sym 25742 soc.cpu.cpuregs_rs1[31]
.sym 25743 soc.cpu.cpuregs_wrdata[16]
.sym 25744 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 25745 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 25746 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 25747 soc.cpu.cpuregs_wrdata[27]
.sym 25748 DEC$SB_IO_OUT
.sym 25749 soc.cpu.cpuregs_rs1[17]
.sym 25756 soc.cpu.cpuregs_wrdata[23]
.sym 25759 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 25764 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 25768 soc.cpu.cpuregs_wrdata[17]
.sym 25769 soc.cpu.cpuregs_wrdata[16]
.sym 25772 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 25774 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25775 soc.cpu.cpuregs_wrdata[26]
.sym 25777 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25778 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 25783 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 25784 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 25786 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 25787 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 25790 soc.cpu.cpuregs_wrdata[26]
.sym 25795 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 25796 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25797 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25798 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 25801 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 25802 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25803 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25804 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 25809 soc.cpu.cpuregs_wrdata[17]
.sym 25815 soc.cpu.cpuregs_wrdata[23]
.sym 25819 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25820 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25821 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 25822 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 25825 soc.cpu.cpuregs_wrdata[16]
.sym 25831 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25832 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25833 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 25834 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25838 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 25839 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 25840 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 25841 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 25842 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 25843 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 25844 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 25845 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 25850 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25851 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 25852 soc.cpu.cpuregs_rs1[16]
.sym 25856 soc.cpu.cpuregs_rs1[28]
.sym 25857 soc.cpu.instr_timer
.sym 25858 soc.cpu.cpuregs_wrdata[31]
.sym 25860 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 25861 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25862 soc.cpu.timer[29]
.sym 25863 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 25864 soc.cpu.is_alu_reg_reg
.sym 25866 soc.cpu.cpuregs_rs1[27]
.sym 25867 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 25869 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25870 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 25871 soc.cpu.reg_pc[29]
.sym 25872 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 25873 soc.cpu.cpuregs_rs1[23]
.sym 25879 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 25880 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25881 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 25882 soc.cpu.cpuregs_wrdata[27]
.sym 25883 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25886 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25887 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 25888 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 25889 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 25890 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 25891 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 25892 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 25894 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 25895 soc.cpu.cpuregs_wrdata[28]
.sym 25906 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 25908 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 25910 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 25914 soc.cpu.cpuregs_wrdata[28]
.sym 25918 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25919 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 25920 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25921 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 25924 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25925 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 25926 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 25927 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25932 soc.cpu.cpuregs_wrdata[27]
.sym 25936 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 25937 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25938 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 25939 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25942 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25943 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 25944 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25945 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 25948 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 25949 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25950 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25951 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 25954 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25955 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25956 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 25957 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25969 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25973 soc.cpu.alu_out_q[29]
.sym 25975 soc.cpu.cpuregs_rs1[30]
.sym 25976 UART_RX_SB_LUT4_I1_I0[3]
.sym 25977 soc.cpu.is_alu_reg_reg
.sym 25978 soc.cpu.cpuregs_wrdata[27]
.sym 25979 soc.cpu.decoder_trigger
.sym 25980 display.refresh_tick
.sym 25981 soc.cpu.cpuregs_wrdata[30]
.sym 25982 soc.cpu.alu_out_q[19]
.sym 25983 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 25984 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 25985 soc.cpu.decoder_trigger_SB_LUT4_I0_O
.sym 25986 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 25988 soc.cpu.cpuregs_waddr[4]
.sym 25989 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 25991 soc.cpu.cpuregs.wen
.sym 25993 soc.cpu.cpuregs_waddr[4]
.sym 25994 soc.cpu.cpu_state[3]
.sym 25995 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25996 soc.cpu.cpuregs_rs1[31]
.sym 26003 soc.cpu.decoder_trigger
.sym 26005 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26006 soc.cpu.instr_retirq
.sym 26007 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26008 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 26009 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 26010 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 26011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 26013 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 26014 soc.cpu.cpuregs_rs1[29]
.sym 26015 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 26016 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 26017 soc.cpu.cpuregs.wen
.sym 26018 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26020 soc.cpu.cpu_state[1]
.sym 26023 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 26024 soc.cpu.is_alu_reg_reg
.sym 26025 soc.cpu.latched_store
.sym 26027 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 26028 UART_RX_SB_LUT4_I1_I0[3]
.sym 26030 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 26031 soc.cpu.reg_pc[29]
.sym 26032 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 26033 soc.cpu.is_lui_auipc_jal
.sym 26036 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 26038 soc.cpu.latched_store
.sym 26044 soc.cpu.cpuregs.wen
.sym 26047 soc.cpu.instr_retirq
.sym 26049 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 26050 soc.cpu.cpuregs_rs1[29]
.sym 26053 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 26054 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26055 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 26056 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 26059 soc.cpu.cpu_state[1]
.sym 26060 soc.cpu.decoder_trigger
.sym 26061 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 26062 UART_RX_SB_LUT4_I1_I0[3]
.sym 26065 soc.cpu.cpuregs_rs1[29]
.sym 26066 soc.cpu.is_lui_auipc_jal
.sym 26067 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 26068 soc.cpu.reg_pc[29]
.sym 26071 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 26072 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26073 soc.cpu.is_alu_reg_reg
.sym 26074 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26077 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 26079 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 26081 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 26082 clk$SB_IO_IN_$glb_clk
.sym 26083 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 26096 soc.cpu.irq_mask[26]
.sym 26099 soc.cpu.instr_jalr
.sym 26100 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 26102 soc.cpu.instr_timer
.sym 26103 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26104 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 26106 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 26107 soc.cpu.alu_out_q[25]
.sym 26114 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 26125 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26127 soc.cpu.is_alu_reg_reg
.sym 26128 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 26129 soc.cpu.irq_mask[29]
.sym 26130 soc.cpu.instr_maskirq
.sym 26131 soc.cpu.is_alu_reg_imm
.sym 26133 soc.cpu.instr_timer
.sym 26134 soc.cpu.timer[29]
.sym 26141 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 26144 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 26145 soc.cpu.instr_ori
.sym 26146 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 26147 soc.cpu.instr_or
.sym 26149 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 26152 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 26154 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 26156 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 26158 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 26159 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 26160 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 26161 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 26164 soc.cpu.instr_maskirq
.sym 26165 soc.cpu.timer[29]
.sym 26166 soc.cpu.instr_timer
.sym 26167 soc.cpu.irq_mask[29]
.sym 26182 soc.cpu.is_alu_reg_imm
.sym 26183 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 26184 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 26185 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 26188 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 26189 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26191 soc.cpu.is_alu_reg_reg
.sym 26194 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 26195 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 26196 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 26197 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 26201 soc.cpu.instr_ori
.sym 26203 soc.cpu.instr_or
.sym 26204 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 26205 clk$SB_IO_IN_$glb_clk
.sym 26206 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 26219 soc.cpu.cpuregs_rs1[29]
.sym 26220 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26222 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 26223 soc.cpu.irq_mask[25]
.sym 26225 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 26226 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26227 soc.cpu.is_alu_reg_imm
.sym 26229 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 26230 soc.cpu.instr_retirq
.sym 26342 soc.cpu.instr_maskirq
.sym 26344 soc.cpu.cpu_state[1]
.sym 26345 soc.cpu.irq_pending[19]
.sym 26347 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 26349 soc.cpu.instr_timer
.sym 26352 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 26371 SEG_SB_LUT4_O_I0[1]
.sym 26384 SEG_SB_LUT4_O_I0[0]
.sym 26390 SEG_SB_LUT4_O_I0[2]
.sym 26401 SEG_SB_LUT4_O_I0[3]
.sym 26422 SEG_SB_LUT4_O_I0[3]
.sym 26423 SEG_SB_LUT4_O_I0[1]
.sym 26424 SEG_SB_LUT4_O_I0[2]
.sym 26425 SEG_SB_LUT4_O_I0[0]
.sym 26428 SEG_SB_LUT4_O_I0[1]
.sym 26429 SEG_SB_LUT4_O_I0[2]
.sym 26430 SEG_SB_LUT4_O_I0[0]
.sym 26431 SEG_SB_LUT4_O_I0[3]
.sym 26434 SEG_SB_LUT4_O_I0[2]
.sym 26435 SEG_SB_LUT4_O_I0[1]
.sym 26436 SEG_SB_LUT4_O_I0[3]
.sym 26437 SEG_SB_LUT4_O_I0[0]
.sym 26463 SEG[1]$SB_IO_OUT
.sym 26466 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 26468 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 26470 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 26471 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 26478 soc.cpu.decoder_trigger_SB_LUT4_I0_O
.sym 26525 SEG[5]$SB_IO_OUT
.sym 26527 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26528 DEC$SB_IO_OUT
.sym 26539 DEC$SB_IO_OUT
.sym 26540 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26553 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 26554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 26560 soc.memory.ram00_WREN
.sym 26587 SEG[2]$SB_IO_OUT
.sym 26588 SEG[4]$SB_IO_OUT
.sym 26630 soc.memory.wen[0]
.sym 26631 soc.memory.wen[1]
.sym 26677 flash_csb_SB_LUT4_I1_O[0]
.sym 26680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 26682 iomem_wdata[23]
.sym 26683 SEG[6]$SB_IO_OUT
.sym 26702 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 26707 soc.memory.ram00_WREN
.sym 26708 soc.memory.wen[0]
.sym 26710 soc.memory.wen[1]
.sym 26808 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 26809 iomem_wdata[2]
.sym 26810 iomem_addr[2]
.sym 26811 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 26812 flash_clk_SB_LUT4_I1_I2[3]
.sym 26813 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 26815 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 26820 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 26832 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 26869 iomem_wdata[25]
.sym 26912 iomem_addr[4]
.sym 26915 iomem_addr[6]
.sym 26917 iomem_addr[9]
.sym 26927 soc.cpu.is_lui_auipc_jal
.sym 26932 iomem_wdata[25]
.sym 26973 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 26974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 26975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[0]
.sym 26976 soc.cpu.count_cycle[0]
.sym 26977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 26978 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 27014 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 27015 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 27016 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[3]
.sym 27017 iomem_wdata[0]
.sym 27018 iomem_wdata[1]
.sym 27019 iomem_wdata[8]
.sym 27020 soc.cpu.irq_mask[8]
.sym 27022 soc.cpu.trap_SB_LUT4_I2_O
.sym 27024 iomem_wdata[9]
.sym 27027 soc.cpu.count_cycle[32]
.sym 27028 soc.cpu.count_cycle[0]
.sym 27031 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 27032 soc.cpu.count_cycle[37]
.sym 27036 soc.cpu.cpu_state[3]
.sym 27073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 27076 soc.cpu.irq_mask[3]
.sym 27077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 27078 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 27079 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 27080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27116 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 27117 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27119 iomem_wdata[5]
.sym 27120 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 27121 iomem_wdata[10]
.sym 27122 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 27123 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 27124 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 27125 soc.cpu.cpu_state[2]
.sym 27126 iomem_wdata[14]
.sym 27128 soc.cpu.cpu_state[4]
.sym 27130 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 27133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 27134 soc.cpu.decoded_imm[0]
.sym 27135 soc.cpu.decoded_imm[0]
.sym 27136 soc.cpu.cpu_state[2]
.sym 27137 soc.cpu.reg_pc[7]
.sym 27176 soc.cpu.count_cycle[1]
.sym 27177 soc.cpu.count_cycle[2]
.sym 27178 soc.cpu.count_cycle[3]
.sym 27179 soc.cpu.count_cycle[4]
.sym 27180 soc.cpu.count_cycle[5]
.sym 27181 soc.cpu.count_cycle[6]
.sym 27182 soc.cpu.count_cycle[7]
.sym 27217 soc.cpu.alu_out_q[5]
.sym 27218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 27219 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 27220 soc.cpu.cpu_state[2]
.sym 27221 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 27222 soc.cpu.instr_maskirq
.sym 27224 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 27226 soc.cpu.instr_maskirq
.sym 27227 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 27228 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 27229 soc.cpu.cpuregs_rs1[7]
.sym 27231 soc.cpu.count_cycle[15]
.sym 27237 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 27238 iomem_wdata[6]
.sym 27240 soc.cpu.count_cycle[1]
.sym 27277 soc.cpu.count_cycle[8]
.sym 27278 soc.cpu.count_cycle[9]
.sym 27279 soc.cpu.count_cycle[10]
.sym 27280 soc.cpu.count_cycle[11]
.sym 27281 soc.cpu.count_cycle[12]
.sym 27282 soc.cpu.count_cycle[13]
.sym 27283 soc.cpu.count_cycle[14]
.sym 27284 soc.cpu.count_cycle[15]
.sym 27319 UART_RX_SB_LUT4_I1_I0[3]
.sym 27321 soc.cpu.cpu_state[4]
.sym 27323 iomem_wdata[22]
.sym 27325 iomem_addr[8]
.sym 27326 soc.cpu.irq_pending[0]
.sym 27327 soc.cpu.irq_mask[8]
.sym 27328 iomem_wdata[17]
.sym 27330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27332 soc.cpu.count_cycle[12]
.sym 27334 soc.cpu.pcpi_rs2[23]
.sym 27335 soc.cpu.is_lui_auipc_jal
.sym 27339 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 27341 soc.cpu.count_cycle[19]
.sym 27379 soc.cpu.count_cycle[16]
.sym 27380 soc.cpu.count_cycle[17]
.sym 27381 soc.cpu.count_cycle[18]
.sym 27382 soc.cpu.count_cycle[19]
.sym 27383 soc.cpu.count_cycle[20]
.sym 27384 soc.cpu.count_cycle[21]
.sym 27385 soc.cpu.count_cycle[22]
.sym 27386 soc.cpu.count_cycle[23]
.sym 27425 soc.cpu.trap_SB_LUT4_I2_O
.sym 27432 soc.cpu.count_cycle[10]
.sym 27434 soc.cpu.count_cycle[32]
.sym 27435 soc.cpu.count_cycle[31]
.sym 27436 soc.cpu.cpu_state[3]
.sym 27438 soc.cpu.mem_la_wdata[1]
.sym 27439 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 27440 soc.cpu.count_cycle[23]
.sym 27441 soc.cpu.count_cycle[26]
.sym 27442 soc.cpu.cpuregs_raddr2[2]
.sym 27444 soc.cpu.count_cycle[37]
.sym 27481 soc.cpu.count_cycle[24]
.sym 27482 soc.cpu.count_cycle[25]
.sym 27483 soc.cpu.count_cycle[26]
.sym 27484 soc.cpu.count_cycle[27]
.sym 27485 soc.cpu.count_cycle[28]
.sym 27486 soc.cpu.count_cycle[29]
.sym 27487 soc.cpu.count_cycle[30]
.sym 27488 soc.cpu.count_cycle[31]
.sym 27523 soc.cpu.reg_pc[4]
.sym 27524 soc.cpu.alu_out_q[12]
.sym 27525 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 27526 iomem_wstrb[1]
.sym 27530 soc.cpu.irq_mask[1]
.sym 27531 iomem_wdata[23]
.sym 27534 soc.cpu.count_cycle[18]
.sym 27537 soc.cpu.reg_pc[7]
.sym 27538 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 27541 soc.cpu.cpuregs_rs1[4]
.sym 27542 soc.cpu.decoded_imm[0]
.sym 27544 soc.cpu.cpu_state[2]
.sym 27545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 27546 soc.cpu.cpuregs_rs1[2]
.sym 27583 soc.cpu.count_cycle[32]
.sym 27584 soc.cpu.count_cycle[33]
.sym 27585 soc.cpu.count_cycle[34]
.sym 27586 soc.cpu.count_cycle[35]
.sym 27587 soc.cpu.count_cycle[36]
.sym 27588 soc.cpu.count_cycle[37]
.sym 27589 soc.cpu.count_cycle[38]
.sym 27590 soc.cpu.count_cycle[39]
.sym 27625 soc.cpu.timer[13]
.sym 27627 soc.cpu.timer[9]
.sym 27630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 27631 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 27632 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 27633 soc.cpu.cpu_state[2]
.sym 27634 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 27635 soc.cpu.count_instr[16]
.sym 27636 soc.cpu.alu_out_q[12]
.sym 27637 soc.cpu.cpuregs_rs1[7]
.sym 27638 soc.cpu.alu_out_q[6]
.sym 27639 soc.cpu.count_cycle[47]
.sym 27641 soc.cpu.count_cycle[40]
.sym 27644 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 27645 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 27646 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 27685 soc.cpu.count_cycle[40]
.sym 27686 soc.cpu.count_cycle[41]
.sym 27687 soc.cpu.count_cycle[42]
.sym 27688 soc.cpu.count_cycle[43]
.sym 27689 soc.cpu.count_cycle[44]
.sym 27690 soc.cpu.count_cycle[45]
.sym 27691 soc.cpu.count_cycle[46]
.sym 27692 soc.cpu.count_cycle[47]
.sym 27726 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[2]
.sym 27727 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 27732 soc.cpu.reg_pc[5]
.sym 27735 UART_RX_SB_LUT4_I1_I0[3]
.sym 27736 soc.cpu.alu_out_q[1]
.sym 27738 soc.cpu.reg_pc[6]
.sym 27739 soc.cpu.cpuregs_rs1[13]
.sym 27742 soc.cpu.pcpi_rs2[23]
.sym 27743 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 27744 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 27745 soc.cpu.count_cycle[19]
.sym 27747 soc.cpu.is_lui_auipc_jal
.sym 27787 soc.cpu.count_cycle[48]
.sym 27788 soc.cpu.count_cycle[49]
.sym 27789 soc.cpu.count_cycle[50]
.sym 27790 soc.cpu.count_cycle[51]
.sym 27791 soc.cpu.count_cycle[52]
.sym 27792 soc.cpu.count_cycle[53]
.sym 27793 soc.cpu.count_cycle[54]
.sym 27794 soc.cpu.count_cycle[55]
.sym 27838 soc.cpu.count_cycle[41]
.sym 27839 soc.cpu.irq_mask[4]
.sym 27840 soc.cpu.count_cycle[42]
.sym 27842 soc.cpu.count_cycle[26]
.sym 27843 soc.cpu.count_cycle[31]
.sym 27844 soc.cpu.count_cycle[23]
.sym 27846 soc.cpu.mem_la_wdata[1]
.sym 27848 soc.cpu.count_cycle[55]
.sym 27849 soc.cpu.count_instr[31]
.sym 27852 soc.cpu.mem_la_wdata[1]
.sym 27889 soc.cpu.count_cycle[56]
.sym 27890 soc.cpu.count_cycle[57]
.sym 27891 soc.cpu.count_cycle[58]
.sym 27892 soc.cpu.count_cycle[59]
.sym 27893 soc.cpu.count_cycle[60]
.sym 27894 soc.cpu.count_cycle[61]
.sym 27895 soc.cpu.count_cycle[62]
.sym 27896 soc.cpu.count_cycle[63]
.sym 27931 soc.cpu.alu_out_q[14]
.sym 27932 soc.cpu.count_cycle[54]
.sym 27935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 27938 soc.cpu.count_cycle[48]
.sym 27942 soc.cpu.count_cycle[50]
.sym 27944 soc.cpu.cpu_state[2]
.sym 27945 soc.cpu.alu_out_q[22]
.sym 27946 soc.cpu.cpuregs_rs1[2]
.sym 27948 soc.cpu.cpuregs_rs1[4]
.sym 27949 soc.cpu.reg_pc[7]
.sym 27950 soc.cpu.reg_pc[4]
.sym 27951 soc.cpu.timer[26]
.sym 27952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 27954 soc.cpu.decoded_imm[0]
.sym 27991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 27992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 27993 soc.cpu.timer[26]
.sym 27994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 27995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 27996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 27997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28032 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 28035 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 28039 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 28040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 28045 soc.cpu.cpuregs_rs1[7]
.sym 28047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28048 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2[2]
.sym 28049 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 28050 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 28051 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 28052 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 28053 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 28054 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 28093 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 28094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28095 soc.cpu.cpuregs_rs1[4]
.sym 28096 soc.cpu.cpuregs_rs1[15]
.sym 28097 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 28098 soc.cpu.cpuregs_wrdata[12]
.sym 28099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28100 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28133 soc.cpu.cpuregs.wen
.sym 28135 soc.cpu.latched_stalu
.sym 28137 soc.cpu.cpu_state[3]
.sym 28140 soc.cpu.latched_stalu
.sym 28141 soc.cpu.decoded_imm[7]
.sym 28144 $PACKER_VCC_NET
.sym 28149 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 28150 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 28151 soc.cpu.cpuregs_rs1[13]
.sym 28152 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 28154 soc.cpu.alu_out_q[26]
.sym 28155 soc.cpu.is_lui_auipc_jal
.sym 28156 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 28157 soc.cpu.pcpi_rs2[23]
.sym 28158 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 28195 soc.cpu.cpuregs_rs1[13]
.sym 28196 soc.cpu.reg_op2_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 28197 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3[2]
.sym 28198 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 28199 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 28200 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 28201 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 28202 soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 28237 soc.cpu.decoded_imm[5]
.sym 28239 soc.cpu.decoded_imm[10]
.sym 28240 soc.cpu.cpuregs_rs1[15]
.sym 28241 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 28242 soc.cpu.cpuregs_wrdata[15]
.sym 28246 UART_RX_SB_LUT4_I1_I0[3]
.sym 28247 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 28249 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 28250 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28251 soc.cpu.cpuregs_rs1[15]
.sym 28252 soc.cpu.reg_pc[12]
.sym 28253 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 28254 soc.cpu.reg_pc[8]
.sym 28255 soc.cpu.cpuregs_wrdata[12]
.sym 28256 soc.cpu.reg_pc[10]
.sym 28257 soc.cpu.cpuregs_wrdata[9]
.sym 28258 soc.cpu.cpuregs_rs1[13]
.sym 28259 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 28260 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 28266 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28267 $PACKER_VCC_NET
.sym 28269 $PACKER_VCC_NET
.sym 28272 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28273 soc.cpu.cpuregs_wrdata[11]
.sym 28276 soc.cpu.cpuregs_wrdata[8]
.sym 28278 soc.cpu.cpuregs_wrdata[12]
.sym 28279 soc.cpu.cpuregs_wrdata[15]
.sym 28281 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28282 soc.cpu.cpuregs_wrdata[9]
.sym 28283 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 28287 soc.cpu.cpuregs_wrdata[10]
.sym 28289 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28290 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28291 soc.cpu.cpuregs_wrdata[13]
.sym 28292 soc.cpu.cpuregs_wrdata[14]
.sym 28293 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[2]
.sym 28297 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 28298 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 28299 soc.cpu.cpuregs_rs1[7]
.sym 28300 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 28301 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 28302 soc.cpu.cpuregs_wrdata[2]
.sym 28303 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 28304 soc.cpu.cpuregs_rs1[2]
.sym 28305 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28306 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28307 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28308 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28309 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28310 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28311 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28312 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28313 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28314 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 28316 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[2]
.sym 28317 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28318 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28324 clk$SB_IO_IN_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 soc.cpu.cpuregs_wrdata[10]
.sym 28328 soc.cpu.cpuregs_wrdata[11]
.sym 28329 soc.cpu.cpuregs_wrdata[12]
.sym 28330 soc.cpu.cpuregs_wrdata[13]
.sym 28331 soc.cpu.cpuregs_wrdata[14]
.sym 28332 soc.cpu.cpuregs_wrdata[15]
.sym 28333 soc.cpu.cpuregs_wrdata[8]
.sym 28334 soc.cpu.cpuregs_wrdata[9]
.sym 28337 soc.cpu.cpuregs_waddr[1]
.sym 28339 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 28340 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28341 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 28342 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 28343 $PACKER_VCC_NET
.sym 28344 soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 28345 soc.cpu.irq_state[1]
.sym 28346 soc.cpu.decoder_trigger
.sym 28348 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28349 soc.cpu.irq_state[1]
.sym 28350 soc.cpu.decoded_imm[11]
.sym 28351 soc.cpu.cpuregs_wrdata[6]
.sym 28352 soc.cpu.decoded_imm[0]
.sym 28353 soc.cpu.alu_out_q[22]
.sym 28354 soc.cpu.cpuregs_wrdata[5]
.sym 28355 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 28356 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28357 soc.cpu.decoded_imm[0]
.sym 28358 soc.cpu.cpuregs_rs1[2]
.sym 28359 soc.cpu.reg_pc[4]
.sym 28360 soc.cpu.reg_pc[7]
.sym 28361 soc.cpu.cpu_state[4]
.sym 28362 soc.cpu.decoded_imm[11]
.sym 28368 soc.cpu.cpuregs_wrdata[5]
.sym 28369 soc.cpu.cpuregs_wrdata[4]
.sym 28371 $PACKER_VCC_NET
.sym 28373 soc.cpu.cpuregs_waddr[1]
.sym 28374 soc.cpu.cpuregs_wrdata[1]
.sym 28376 soc.cpu.cpuregs_wrdata[6]
.sym 28378 soc.cpu.cpuregs_wrdata[0]
.sym 28383 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28385 soc.cpu.cpuregs.wen
.sym 28386 soc.cpu.cpuregs_waddr[2]
.sym 28388 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28391 soc.cpu.cpuregs_wrdata[3]
.sym 28393 soc.cpu.cpuregs_wrdata[7]
.sym 28394 soc.cpu.cpuregs_waddr[3]
.sym 28395 soc.cpu.cpuregs_waddr[4]
.sym 28396 soc.cpu.cpuregs_wrdata[2]
.sym 28397 soc.cpu.cpuregs_waddr[0]
.sym 28400 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 28401 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 28402 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 28403 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 28404 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 28405 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 28406 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 28407 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28408 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28409 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28410 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28411 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28412 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28413 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28414 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28415 soc.cpu.cpuregs_waddr[0]
.sym 28416 soc.cpu.cpuregs_waddr[1]
.sym 28418 soc.cpu.cpuregs_waddr[2]
.sym 28419 soc.cpu.cpuregs_waddr[3]
.sym 28420 soc.cpu.cpuregs_waddr[4]
.sym 28426 clk$SB_IO_IN_$glb_clk
.sym 28427 soc.cpu.cpuregs.wen
.sym 28428 soc.cpu.cpuregs_wrdata[0]
.sym 28429 soc.cpu.cpuregs_wrdata[1]
.sym 28430 soc.cpu.cpuregs_wrdata[2]
.sym 28431 soc.cpu.cpuregs_wrdata[3]
.sym 28432 soc.cpu.cpuregs_wrdata[4]
.sym 28433 soc.cpu.cpuregs_wrdata[5]
.sym 28434 soc.cpu.cpuregs_wrdata[6]
.sym 28435 soc.cpu.cpuregs_wrdata[7]
.sym 28436 $PACKER_VCC_NET
.sym 28441 soc.cpu.cpuregs_wrdata[11]
.sym 28442 $PACKER_VCC_NET
.sym 28444 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 28445 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 28446 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 28447 $PACKER_VCC_NET
.sym 28448 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 28449 soc.cpu.cpu_state[2]
.sym 28450 soc.cpu.cpuregs_wrdata[1]
.sym 28451 soc.cpu.cpu_state[6]
.sym 28452 soc.cpu.cpuregs_wrdata[5]
.sym 28453 soc.cpu.cpuregs_rs1[7]
.sym 28454 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 28455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28456 soc.cpu.reg_pc[11]
.sym 28457 soc.cpu.cpuregs_wrdata[3]
.sym 28458 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[1]
.sym 28459 soc.cpu.cpuregs_wrdata[7]
.sym 28460 soc.cpu.cpuregs_waddr[3]
.sym 28461 soc.cpu.cpuregs_waddr[4]
.sym 28462 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 28463 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 28464 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 28470 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28471 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 28472 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 28473 soc.cpu.cpuregs_wrdata[8]
.sym 28475 soc.cpu.cpuregs_wrdata[10]
.sym 28477 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28480 $PACKER_VCC_NET
.sym 28482 $PACKER_VCC_NET
.sym 28483 soc.cpu.cpuregs_wrdata[15]
.sym 28484 soc.cpu.cpuregs_wrdata[12]
.sym 28486 soc.cpu.cpuregs_wrdata[9]
.sym 28487 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28489 soc.cpu.cpuregs_wrdata[14]
.sym 28490 soc.cpu.cpuregs_wrdata[11]
.sym 28493 soc.cpu.cpuregs_wrdata[13]
.sym 28495 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28500 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 28501 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 28502 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 28503 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 28504 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 28505 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 28506 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 28507 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 28508 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 28509 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28510 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28511 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28512 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28513 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28514 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28515 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28516 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28517 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28518 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 28520 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28521 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 28522 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 28528 clk$SB_IO_IN_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 soc.cpu.cpuregs_wrdata[10]
.sym 28532 soc.cpu.cpuregs_wrdata[11]
.sym 28533 soc.cpu.cpuregs_wrdata[12]
.sym 28534 soc.cpu.cpuregs_wrdata[13]
.sym 28535 soc.cpu.cpuregs_wrdata[14]
.sym 28536 soc.cpu.cpuregs_wrdata[15]
.sym 28537 soc.cpu.cpuregs_wrdata[8]
.sym 28538 soc.cpu.cpuregs_wrdata[9]
.sym 28543 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 28544 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 28545 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 28546 soc.cpu.reg_pc[5]
.sym 28547 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 28548 $PACKER_VCC_NET
.sym 28549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 28550 soc.cpu.decoded_imm[26]
.sym 28551 soc.cpu.cpuregs_wrdata[10]
.sym 28552 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28553 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 28554 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 28555 soc.cpu.cpuregs_waddr[2]
.sym 28556 soc.cpu.latched_stalu
.sym 28557 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 28558 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 28559 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 28560 soc.cpu.cpuregs_wrdata[2]
.sym 28561 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28562 soc.cpu.is_lui_auipc_jal
.sym 28563 soc.cpu.alu_out_q[26]
.sym 28564 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 28565 soc.cpu.decoded_imm[21]
.sym 28566 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 28572 soc.cpu.cpuregs_waddr[2]
.sym 28573 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28575 soc.cpu.cpuregs_wrdata[2]
.sym 28576 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28578 soc.cpu.cpuregs_wrdata[7]
.sym 28580 soc.cpu.cpuregs_wrdata[6]
.sym 28581 soc.cpu.cpuregs_wrdata[5]
.sym 28582 soc.cpu.cpuregs.wen
.sym 28586 soc.cpu.cpuregs_wrdata[0]
.sym 28589 soc.cpu.cpuregs_waddr[1]
.sym 28591 $PACKER_VCC_NET
.sym 28594 soc.cpu.cpuregs_wrdata[1]
.sym 28595 soc.cpu.cpuregs_wrdata[3]
.sym 28597 soc.cpu.cpuregs_waddr[0]
.sym 28598 soc.cpu.cpuregs_waddr[3]
.sym 28599 soc.cpu.cpuregs_waddr[4]
.sym 28602 soc.cpu.cpuregs_wrdata[4]
.sym 28603 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 28604 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 28605 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 28606 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 28607 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 28608 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 28609 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 28610 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 28611 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28612 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28613 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28614 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28615 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28616 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28617 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28618 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28619 soc.cpu.cpuregs_waddr[0]
.sym 28620 soc.cpu.cpuregs_waddr[1]
.sym 28622 soc.cpu.cpuregs_waddr[2]
.sym 28623 soc.cpu.cpuregs_waddr[3]
.sym 28624 soc.cpu.cpuregs_waddr[4]
.sym 28630 clk$SB_IO_IN_$glb_clk
.sym 28631 soc.cpu.cpuregs.wen
.sym 28632 soc.cpu.cpuregs_wrdata[0]
.sym 28633 soc.cpu.cpuregs_wrdata[1]
.sym 28634 soc.cpu.cpuregs_wrdata[2]
.sym 28635 soc.cpu.cpuregs_wrdata[3]
.sym 28636 soc.cpu.cpuregs_wrdata[4]
.sym 28637 soc.cpu.cpuregs_wrdata[5]
.sym 28638 soc.cpu.cpuregs_wrdata[6]
.sym 28639 soc.cpu.cpuregs_wrdata[7]
.sym 28640 $PACKER_VCC_NET
.sym 28645 soc.cpu.cpuregs_rs1[20]
.sym 28647 soc.cpu.cpuregs_rs1[27]
.sym 28648 soc.cpu.trap_SB_LUT4_I2_O
.sym 28649 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28650 soc.cpu.instr_jalr
.sym 28651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 28652 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 28653 soc.cpu.cpu_state[6]
.sym 28654 soc.cpu.cpuregs_wrdata[7]
.sym 28655 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 28656 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 28657 soc.cpu.cpuregs_rs1[22]
.sym 28658 soc.cpu.cpuregs_rs1[19]
.sym 28659 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 28660 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 28661 soc.cpu.reg_pc[12]
.sym 28662 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28663 soc.cpu.cpuregs_waddr[0]
.sym 28664 soc.cpu.reg_pc[10]
.sym 28665 soc.cpu.reg_pc[21]
.sym 28666 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 28667 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 28668 soc.cpu.cpuregs_rs1[22]
.sym 28705 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 28706 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 28707 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 28708 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 28710 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 28711 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 28712 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 28743 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 28747 soc.cpu.reg_pc[24]
.sym 28748 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 28749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 28750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 28752 soc.cpu.instr_timer
.sym 28753 soc.cpu.reg_pc[19]
.sym 28755 soc.cpu.cpu_state[3]
.sym 28757 soc.cpu.reg_pc[23]
.sym 28758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 28759 soc.cpu.reg_pc[20]
.sym 28760 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 28761 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 28762 soc.cpu.decoded_imm[11]
.sym 28763 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 28764 soc.cpu.decoded_imm[0]
.sym 28765 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 28766 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 28767 soc.cpu.cpuregs_wrdata[29]
.sym 28768 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28769 soc.cpu.alu_out_q[22]
.sym 28770 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 28807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 28809 soc.cpu.cpuregs_wrdata[22]
.sym 28810 soc.cpu.cpuregs_wrdata[16]
.sym 28811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28812 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 28813 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 28814 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 28850 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 28851 soc.cpu.decoder_trigger
.sym 28852 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 28853 soc.cpu.timer[31]
.sym 28856 soc.cpu.reg_pc[27]
.sym 28857 soc.cpu.cpu_state[2]
.sym 28858 soc.cpu.timer[19]
.sym 28859 soc.cpu.reg_pc[30]
.sym 28860 soc.cpu.mem_do_rinst
.sym 28861 soc.cpu.cpuregs_rs1[19]
.sym 28862 soc.cpu.cpuregs_rs1[23]
.sym 28863 soc.cpu.cpuregs_wrdata[26]
.sym 28864 soc.cpu.cpuregs_wrdata[21]
.sym 28865 soc.cpu.cpuregs_wrdata[28]
.sym 28866 soc.cpu.timer[17]
.sym 28867 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 28868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28869 soc.cpu.instr_timer
.sym 28870 soc.cpu.cpuregs_waddr[1]
.sym 28871 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 28872 soc.cpu.cpuregs_waddr[3]
.sym 28877 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 28879 $PACKER_VCC_NET
.sym 28881 $PACKER_VCC_NET
.sym 28882 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28884 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28885 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[2]
.sym 28889 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28890 soc.cpu.cpuregs_wrdata[28]
.sym 28891 soc.cpu.cpuregs_wrdata[27]
.sym 28894 soc.cpu.cpuregs_wrdata[31]
.sym 28895 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28896 soc.cpu.cpuregs_wrdata[25]
.sym 28897 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28904 soc.cpu.cpuregs_wrdata[24]
.sym 28905 soc.cpu.cpuregs_wrdata[29]
.sym 28906 soc.cpu.cpuregs_wrdata[30]
.sym 28908 soc.cpu.cpuregs_wrdata[26]
.sym 28909 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 28910 soc.cpu.cpuregs_wrdata[20]
.sym 28911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28912 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 28913 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28914 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 28915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]
.sym 28916 soc.cpu.cpuregs_wrdata[26]
.sym 28917 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28918 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28919 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28920 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28921 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28922 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28923 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28924 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28925 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 28926 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 28928 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[2]
.sym 28929 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28930 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28936 clk$SB_IO_IN_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28939 soc.cpu.cpuregs_wrdata[26]
.sym 28940 soc.cpu.cpuregs_wrdata[27]
.sym 28941 soc.cpu.cpuregs_wrdata[28]
.sym 28942 soc.cpu.cpuregs_wrdata[29]
.sym 28943 soc.cpu.cpuregs_wrdata[30]
.sym 28944 soc.cpu.cpuregs_wrdata[31]
.sym 28945 soc.cpu.cpuregs_wrdata[24]
.sym 28946 soc.cpu.cpuregs_wrdata[25]
.sym 28947 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[2]
.sym 28951 soc.cpu.cpuregs_raddr2[3]
.sym 28952 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 28953 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 28954 soc.cpu.cpuregs_wrdata[16]
.sym 28955 soc.cpu.cpu_state[2]
.sym 28956 soc.cpu.cpuregs_rs1[16]
.sym 28957 $PACKER_VCC_NET
.sym 28958 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 28959 soc.cpu.cpuregs_raddr2[4]
.sym 28960 soc.cpu.latched_stalu
.sym 28961 soc.cpu.latched_stalu
.sym 28962 soc.cpu.reg_pc[31]
.sym 28963 soc.cpu.cpuregs_wrdata[22]
.sym 28964 soc.cpu.cpuregs_wrdata[18]
.sym 28965 soc.cpu.is_lui_auipc_jal
.sym 28966 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 28967 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 28968 soc.cpu.cpuregs_waddr[0]
.sym 28969 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 28970 soc.cpu.cpuregs_wrdata[24]
.sym 28971 soc.cpu.alu_out_q[26]
.sym 28972 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28973 soc.cpu.cpuregs_rs1[21]
.sym 28974 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 28979 soc.cpu.cpuregs_wrdata[18]
.sym 28981 soc.cpu.cpuregs_wrdata[22]
.sym 28982 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28983 $PACKER_VCC_NET
.sym 28987 soc.cpu.cpuregs_waddr[4]
.sym 28988 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28990 soc.cpu.cpuregs_wrdata[16]
.sym 28991 soc.cpu.cpuregs_waddr[0]
.sym 28996 soc.cpu.cpuregs_waddr[2]
.sym 29000 soc.cpu.cpuregs_wrdata[19]
.sym 29002 soc.cpu.cpuregs_wrdata[21]
.sym 29004 soc.cpu.cpuregs_wrdata[20]
.sym 29005 soc.cpu.cpuregs_wrdata[17]
.sym 29006 soc.cpu.cpuregs.wen
.sym 29007 soc.cpu.cpuregs_wrdata[23]
.sym 29008 soc.cpu.cpuregs_waddr[1]
.sym 29010 soc.cpu.cpuregs_waddr[3]
.sym 29011 soc.cpu.irq_mask[23]
.sym 29012 soc.cpu.cpuregs_rs1[22]
.sym 29013 soc.cpu.cpuregs_wrdata[17]
.sym 29014 soc.cpu.cpuregs_rs1[21]
.sym 29015 soc.cpu.cpuregs_wrdata[23]
.sym 29016 soc.cpu.cpuregs_rs1[26]
.sym 29017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 29018 soc.cpu.cpuregs_rs1[25]
.sym 29019 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29020 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29021 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29022 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29023 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29024 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29025 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29026 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29027 soc.cpu.cpuregs_waddr[0]
.sym 29028 soc.cpu.cpuregs_waddr[1]
.sym 29030 soc.cpu.cpuregs_waddr[2]
.sym 29031 soc.cpu.cpuregs_waddr[3]
.sym 29032 soc.cpu.cpuregs_waddr[4]
.sym 29038 clk$SB_IO_IN_$glb_clk
.sym 29039 soc.cpu.cpuregs.wen
.sym 29040 soc.cpu.cpuregs_wrdata[16]
.sym 29041 soc.cpu.cpuregs_wrdata[17]
.sym 29042 soc.cpu.cpuregs_wrdata[18]
.sym 29043 soc.cpu.cpuregs_wrdata[19]
.sym 29044 soc.cpu.cpuregs_wrdata[20]
.sym 29045 soc.cpu.cpuregs_wrdata[21]
.sym 29046 soc.cpu.cpuregs_wrdata[22]
.sym 29047 soc.cpu.cpuregs_wrdata[23]
.sym 29048 $PACKER_VCC_NET
.sym 29053 soc.cpu.decoder_trigger
.sym 29054 soc.cpu.cpuregs_rs1[20]
.sym 29055 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 29056 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29057 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 29058 soc.cpu.latched_stalu
.sym 29059 soc.cpu.irq_pending[21]
.sym 29060 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 29061 soc.cpu.cpuregs_wrdata[27]
.sym 29062 soc.cpu.latched_stalu
.sym 29064 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29065 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 29066 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 29067 soc.cpu.cpu_state[2]
.sym 29068 soc.cpu.cpuregs_rs1[26]
.sym 29069 soc.cpu.cpuregs_wrdata[29]
.sym 29070 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 29071 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 29072 soc.cpu.cpuregs.wen
.sym 29073 soc.cpu.cpuregs_rs1[19]
.sym 29074 soc.cpu.irq_mask[26]
.sym 29075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29076 soc.cpu.cpuregs_rs1[22]
.sym 29083 $PACKER_VCC_NET
.sym 29084 soc.cpu.cpuregs_wrdata[31]
.sym 29086 soc.cpu.cpuregs_wrdata[29]
.sym 29094 $PACKER_VCC_NET
.sym 29096 soc.cpu.cpuregs_wrdata[26]
.sym 29097 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 29098 soc.cpu.cpuregs_wrdata[27]
.sym 29100 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29101 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 29102 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 29103 soc.cpu.cpuregs_wrdata[28]
.sym 29106 soc.cpu.cpuregs_wrdata[24]
.sym 29107 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 29108 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29109 soc.cpu.cpuregs_wrdata[25]
.sym 29111 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 29112 soc.cpu.cpuregs_wrdata[30]
.sym 29113 soc.cpu.cpuregs_wrdata[18]
.sym 29114 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 29115 soc.cpu.cpuregs_rs1[19]
.sym 29116 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 29117 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 29118 soc.cpu.cpuregs_wrdata[19]
.sym 29119 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 29120 soc.cpu.cpuregs_wrdata[30]
.sym 29121 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29122 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29123 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29124 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29125 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29126 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29127 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29128 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29129 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 29130 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 29132 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 29133 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 29134 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 29140 clk$SB_IO_IN_$glb_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29143 soc.cpu.cpuregs_wrdata[26]
.sym 29144 soc.cpu.cpuregs_wrdata[27]
.sym 29145 soc.cpu.cpuregs_wrdata[28]
.sym 29146 soc.cpu.cpuregs_wrdata[29]
.sym 29147 soc.cpu.cpuregs_wrdata[30]
.sym 29148 soc.cpu.cpuregs_wrdata[31]
.sym 29149 soc.cpu.cpuregs_wrdata[24]
.sym 29150 soc.cpu.cpuregs_wrdata[25]
.sym 29152 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 29155 soc.cpu.cpuregs.wen
.sym 29156 $PACKER_VCC_NET
.sym 29157 $PACKER_VCC_NET
.sym 29158 soc.cpu.decoded_imm[13]
.sym 29159 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29160 soc.cpu.cpuregs_rs1[25]
.sym 29161 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 29162 $PACKER_VCC_NET
.sym 29163 soc.cpu.decoder_trigger
.sym 29164 soc.cpu.cpuregs_rs1[22]
.sym 29165 soc.cpu.cpu_state[0]
.sym 29166 $PACKER_GND_NET
.sym 29167 soc.cpu.cpuregs_wrdata[29]
.sym 29168 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 29170 soc.cpu.cpuregs_wrdata[19]
.sym 29172 soc.cpu.cpuregs_wrdata[24]
.sym 29173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[1]
.sym 29175 soc.cpu.cpuregs_wrdata[25]
.sym 29176 soc.cpu.decoded_imm[0]
.sym 29177 soc.cpu.cpuregs_rs1[25]
.sym 29178 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 29183 soc.cpu.cpuregs_wrdata[16]
.sym 29192 soc.cpu.cpuregs_wrdata[22]
.sym 29193 soc.cpu.cpuregs_wrdata[17]
.sym 29195 soc.cpu.cpuregs_wrdata[23]
.sym 29196 $PACKER_VCC_NET
.sym 29199 soc.cpu.cpuregs_wrdata[18]
.sym 29200 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29201 soc.cpu.cpuregs.wen
.sym 29204 soc.cpu.cpuregs_wrdata[19]
.sym 29205 soc.cpu.cpuregs_waddr[1]
.sym 29206 soc.cpu.cpuregs_wrdata[21]
.sym 29207 soc.cpu.cpuregs_waddr[2]
.sym 29208 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29210 soc.cpu.cpuregs_wrdata[20]
.sym 29211 soc.cpu.cpuregs_waddr[4]
.sym 29212 soc.cpu.cpuregs_waddr[3]
.sym 29213 soc.cpu.cpuregs_waddr[0]
.sym 29215 soc.cpu.irq_mask[17]
.sym 29216 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[1]
.sym 29217 soc.cpu.cpuregs_wrdata[25]
.sym 29218 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 29219 soc.cpu.irq_mask[26]
.sym 29220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29221 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 29222 DEC$SB_IO_OUT
.sym 29223 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29224 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29225 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29226 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29227 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29228 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29229 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29230 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29231 soc.cpu.cpuregs_waddr[0]
.sym 29232 soc.cpu.cpuregs_waddr[1]
.sym 29234 soc.cpu.cpuregs_waddr[2]
.sym 29235 soc.cpu.cpuregs_waddr[3]
.sym 29236 soc.cpu.cpuregs_waddr[4]
.sym 29242 clk$SB_IO_IN_$glb_clk
.sym 29243 soc.cpu.cpuregs.wen
.sym 29244 soc.cpu.cpuregs_wrdata[16]
.sym 29245 soc.cpu.cpuregs_wrdata[17]
.sym 29246 soc.cpu.cpuregs_wrdata[18]
.sym 29247 soc.cpu.cpuregs_wrdata[19]
.sym 29248 soc.cpu.cpuregs_wrdata[20]
.sym 29249 soc.cpu.cpuregs_wrdata[21]
.sym 29250 soc.cpu.cpuregs_wrdata[22]
.sym 29251 soc.cpu.cpuregs_wrdata[23]
.sym 29252 $PACKER_VCC_NET
.sym 29257 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 29258 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 29259 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 29260 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 29261 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29262 soc.cpu.cpuregs_wrdata[30]
.sym 29264 $PACKER_VCC_NET
.sym 29265 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 29267 $PACKER_VCC_NET
.sym 29268 soc.cpu.cpuregs_rs1[19]
.sym 29269 soc.cpu.cpuregs_rs1[19]
.sym 29270 soc.cpu.irq_mask[26]
.sym 29271 soc.cpu.cpuregs_waddr[1]
.sym 29272 soc.cpu.cpuregs_wrdata[21]
.sym 29273 soc.cpu.cpuregs_wrdata[28]
.sym 29274 soc.cpu.timer[17]
.sym 29276 soc.cpu.instr_timer
.sym 29278 soc.cpu.cpuregs_waddr[3]
.sym 29280 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 29317 soc.cpu.cpuregs_wrdata[28]
.sym 29318 soc.cpu.cpuregs_wrdata[24]
.sym 29319 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 29320 soc.cpu.latched_branch_SB_LUT4_I2_I1[1]
.sym 29321 soc.cpu.cpuregs_wrdata[29]
.sym 29322 soc.cpu.irq_mask[25]
.sym 29323 soc.cpu.irq_mask[29]
.sym 29324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29362 soc.cpu.cpuregs_rs1[17]
.sym 29363 soc.cpu.latched_store
.sym 29364 DEC$SB_IO_OUT
.sym 29365 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 29366 soc.cpu.irq_pending[17]
.sym 29367 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 29368 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29369 soc.cpu.cpuregs_rs1[31]
.sym 29370 soc.cpu.cpuregs_wrdata[27]
.sym 29373 soc.cpu.cpuregs_waddr[0]
.sym 29380 soc.cpu.cpuregs_wrdata[28]
.sym 29382 soc.cpu.cpuregs_wrdata[24]
.sym 29461 soc.cpu.is_alu_reg_imm
.sym 29462 soc.cpu.reg_pc[28]
.sym 29463 soc.cpu.is_alu_reg_reg
.sym 29464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 29465 soc.cpu.irq_mask[24]
.sym 29466 soc.cpu.reg_pc[29]
.sym 29467 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 29468 soc.cpu.cpuregs_rs1[27]
.sym 29469 soc.cpu.instr_jalr
.sym 29470 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 29472 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 29477 soc.cpu.cpuregs_wrdata[29]
.sym 29483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29560 soc.cpu.cpuregs_waddr[1]
.sym 29563 soc.cpu.cpu_state[3]
.sym 29564 UART_RX_SB_LUT4_I1_I0[3]
.sym 29566 soc.cpu.irq_pending[25]
.sym 29567 soc.cpu.cpu_state[3]
.sym 29570 soc.cpu.is_alu_reg_imm
.sym 29571 soc.cpu.irq_pending[19]
.sym 29572 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 29573 soc.cpu.irq_pending[28]
.sym 29574 soc.cpu.cpuregs_waddr[4]
.sym 29662 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 29697 soc.cpu.decoder_trigger_SB_LUT4_I0_O
.sym 29719 soc.cpu.decoder_trigger_SB_LUT4_I0_O
.sym 29728 SEG[6]$SB_IO_OUT
.sym 29731 SEG[2]$SB_IO_OUT
.sym 29737 SEG[6]$SB_IO_OUT
.sym 29751 SEG[2]$SB_IO_OUT
.sym 29796 soc.memory.wen[0]
.sym 29797 soc.memory.wen[1]
.sym 29804 flash_clk_SB_LUT4_I1_I2[3]
.sym 29811 soc.memory.rdata_1[1]
.sym 29815 soc.memory.rdata_1[13]
.sym 29816 iomem_addr[16]
.sym 29818 soc.memory.rdata_0[1]
.sym 29821 soc.memory.rdata_0[13]
.sym 29828 soc.memory.rdata_1[1]
.sym 29829 iomem_addr[16]
.sym 29830 flash_clk_SB_LUT4_I1_I2[3]
.sym 29831 soc.memory.rdata_0[1]
.sym 29834 soc.memory.rdata_0[13]
.sym 29835 soc.memory.rdata_1[13]
.sym 29836 iomem_addr[16]
.sym 29837 flash_clk_SB_LUT4_I1_I2[3]
.sym 29870 soc.memory.wen[0]
.sym 29871 soc.memory.wen[1]
.sym 29893 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 29897 iomem_wdata[27]
.sym 29900 flash_clk_SB_LUT4_I1_I2[3]
.sym 29904 flash_clk_SB_LUT4_I1_I2[3]
.sym 29906 COMM[3]$SB_IO_OUT
.sym 29915 soc.memory.rdata_0[13]
.sym 29935 soc.memory.rdata_1[13]
.sym 29936 iomem_addr[16]
.sym 29965 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 29982 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 29985 iomem_wstrb[1]
.sym 29997 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 29999 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 30003 iomem_wstrb[1]
.sym 30004 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 30053 iomem_wdata[25]
.sym 30054 iomem_addr[8]
.sym 30058 iomem_addr[4]
.sym 30061 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 30063 iomem_addr[9]
.sym 30069 iomem_wdata[25]
.sym 30071 iomem_wstrb[1]
.sym 30072 soc.cpu.count_instr[0]
.sym 30075 COMM[3]$SB_IO_OUT
.sym 30165 soc.cpu.count_instr[0]
.sym 30173 soc.cpu.count_cycle[29]
.sym 30179 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 30185 iomem_addr[7]
.sym 30188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 30189 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30190 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 30193 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30195 soc.cpu.reg_pc[3]
.sym 30197 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 30198 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 30206 soc.cpu.trap_SB_LUT4_I2_O
.sym 30210 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[3]
.sym 30211 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 30214 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 30219 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30237 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30238 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 30239 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[3]
.sym 30240 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 30283 soc.cpu.trap_SB_LUT4_I2_O
.sym 30284 clk$SB_IO_IN_$glb_clk
.sym 30287 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30290 soc.cpu.irq_pending[5]
.sym 30293 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30298 iomem_wdata[25]
.sym 30299 iomem_wdata[13]
.sym 30301 iomem_wdata[4]
.sym 30304 soc.cpu.trap_SB_LUT4_I2_O
.sym 30308 soc.cpu.trap_SB_LUT4_I2_O
.sym 30310 soc.cpu.count_instr[0]
.sym 30311 soc.cpu.cpuregs_rs1[6]
.sym 30312 soc.cpu.cpuregs_rs1[7]
.sym 30315 soc.cpu.cpuregs_rs1[7]
.sym 30317 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30319 soc.cpu.cpuregs_rs1[3]
.sym 30320 soc.cpu.count_cycle[5]
.sym 30321 soc.cpu.irq_mask[3]
.sym 30329 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 30331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[0]
.sym 30335 soc.cpu.is_lui_auipc_jal
.sym 30337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 30338 soc.cpu.cpuregs_rs1[7]
.sym 30339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 30340 soc.cpu.count_cycle[0]
.sym 30344 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 30345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 30346 soc.cpu.decoded_imm[0]
.sym 30347 soc.cpu.reg_next_pc[0]
.sym 30348 soc.cpu.cpu_state[4]
.sym 30349 soc.cpu.reg_pc[7]
.sym 30353 soc.cpu.cpu_state[3]
.sym 30354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 30355 soc.cpu.irq_pending[0]
.sym 30356 soc.cpu.cpu_state[2]
.sym 30357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 30358 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 30372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[0]
.sym 30373 soc.cpu.cpu_state[3]
.sym 30374 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 30375 soc.cpu.cpu_state[4]
.sym 30378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 30379 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 30380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 30381 soc.cpu.cpu_state[2]
.sym 30386 soc.cpu.reg_next_pc[0]
.sym 30387 soc.cpu.decoded_imm[0]
.sym 30391 soc.cpu.count_cycle[0]
.sym 30396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 30397 soc.cpu.irq_pending[0]
.sym 30398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 30399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 30402 soc.cpu.is_lui_auipc_jal
.sym 30403 soc.cpu.cpuregs_rs1[7]
.sym 30404 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 30405 soc.cpu.reg_pc[7]
.sym 30407 clk$SB_IO_IN_$glb_clk
.sym 30408 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 30410 soc.cpu.irq_mask[6]
.sym 30411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 30412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 30414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 30415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 30416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 30420 soc.cpu.instr_rdcycleh
.sym 30422 soc.cpu.cpuregs_rs1[7]
.sym 30424 UART_RX_SB_LUT4_I1_I0[3]
.sym 30426 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30428 iomem_wdata[15]
.sym 30429 iomem_wdata[6]
.sym 30430 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30431 iomem_wdata[7]
.sym 30432 iomem_wdata[9]
.sym 30436 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 30437 soc.cpu.timer[6]
.sym 30438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 30439 soc.cpu.timer[2]
.sym 30442 soc.cpu.count_cycle[38]
.sym 30443 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30444 soc.cpu.count_cycle[43]
.sym 30453 soc.cpu.count_cycle[37]
.sym 30454 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 30455 soc.cpu.timer[6]
.sym 30456 soc.cpu.instr_maskirq
.sym 30457 soc.cpu.timer[2]
.sym 30458 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 30460 soc.cpu.instr_maskirq
.sym 30461 soc.cpu.count_cycle[3]
.sym 30463 soc.cpu.instr_timer
.sym 30464 soc.cpu.count_cycle[32]
.sym 30465 soc.cpu.count_cycle[0]
.sym 30466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30467 soc.cpu.irq_mask[6]
.sym 30468 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 30471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 30472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 30473 soc.cpu.instr_rdcycleh
.sym 30474 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 30476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30477 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30479 soc.cpu.cpuregs_rs1[3]
.sym 30480 soc.cpu.count_cycle[5]
.sym 30481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30484 soc.cpu.instr_rdcycleh
.sym 30485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30486 soc.cpu.count_cycle[37]
.sym 30489 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 30490 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 30491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30492 soc.cpu.count_cycle[3]
.sym 30495 soc.cpu.instr_timer
.sym 30496 soc.cpu.irq_mask[6]
.sym 30497 soc.cpu.instr_maskirq
.sym 30498 soc.cpu.timer[6]
.sym 30502 soc.cpu.cpuregs_rs1[3]
.sym 30507 soc.cpu.count_cycle[0]
.sym 30508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 30510 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 30513 soc.cpu.instr_rdcycleh
.sym 30515 soc.cpu.count_cycle[32]
.sym 30516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 30519 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 30520 soc.cpu.instr_maskirq
.sym 30521 soc.cpu.instr_timer
.sym 30522 soc.cpu.timer[2]
.sym 30525 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 30526 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 30527 soc.cpu.count_cycle[5]
.sym 30528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30529 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30530 clk$SB_IO_IN_$glb_clk
.sym 30531 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30532 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[2]
.sym 30533 soc.cpu.instr_retirq_SB_LUT4_I3_O[2]
.sym 30534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 30536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 30537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 30538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 30539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30543 soc.cpu.count_cycle[24]
.sym 30544 iomem_wdata[11]
.sym 30545 iomem_wdata[19]
.sym 30547 soc.cpu.trap_SB_LUT4_I2_O
.sym 30552 soc.cpu.irq_mask[3]
.sym 30553 iomem_wdata[16]
.sym 30554 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 30556 soc.cpu.count_instr[32]
.sym 30557 soc.cpu.cpuregs_rs1[2]
.sym 30558 soc.cpu.count_cycle[17]
.sym 30564 soc.cpu.count_instr[0]
.sym 30575 soc.cpu.count_cycle[0]
.sym 30576 soc.cpu.count_cycle[3]
.sym 30577 soc.cpu.count_cycle[4]
.sym 30580 soc.cpu.count_cycle[7]
.sym 30586 soc.cpu.count_cycle[5]
.sym 30587 soc.cpu.count_cycle[6]
.sym 30590 soc.cpu.count_cycle[1]
.sym 30599 soc.cpu.count_cycle[2]
.sym 30605 $nextpnr_ICESTORM_LC_2$O
.sym 30608 soc.cpu.count_cycle[0]
.sym 30611 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30614 soc.cpu.count_cycle[1]
.sym 30615 soc.cpu.count_cycle[0]
.sym 30617 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30619 soc.cpu.count_cycle[2]
.sym 30621 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30623 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30626 soc.cpu.count_cycle[3]
.sym 30627 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30629 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30632 soc.cpu.count_cycle[4]
.sym 30633 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30635 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30637 soc.cpu.count_cycle[5]
.sym 30639 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30641 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30643 soc.cpu.count_cycle[6]
.sym 30645 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30647 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30650 soc.cpu.count_cycle[7]
.sym 30651 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30653 clk$SB_IO_IN_$glb_clk
.sym 30654 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30656 soc.cpu.count_instr[1]
.sym 30657 soc.cpu.count_instr[2]
.sym 30658 soc.cpu.count_instr[3]
.sym 30659 soc.cpu.count_instr[4]
.sym 30660 soc.cpu.count_instr[5]
.sym 30661 soc.cpu.count_instr[6]
.sym 30662 soc.cpu.count_instr[7]
.sym 30665 soc.cpu.count_cycle[25]
.sym 30668 iomem_wdata[21]
.sym 30671 iomem_wdata[18]
.sym 30672 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 30673 soc.cpu.count_cycle[2]
.sym 30674 soc.cpu.reg_pc[1]
.sym 30675 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 30676 iomem_wdata[27]
.sym 30677 soc.cpu.count_cycle[4]
.sym 30678 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30680 soc.cpu.count_cycle[22]
.sym 30681 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30682 soc.cpu.count_instr[43]
.sym 30683 soc.cpu.count_instr[37]
.sym 30684 soc.cpu.count_cycle[16]
.sym 30685 soc.cpu.count_instr[38]
.sym 30689 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 30690 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 30691 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30696 soc.cpu.count_cycle[8]
.sym 30698 soc.cpu.count_cycle[10]
.sym 30709 soc.cpu.count_cycle[13]
.sym 30710 soc.cpu.count_cycle[14]
.sym 30713 soc.cpu.count_cycle[9]
.sym 30715 soc.cpu.count_cycle[11]
.sym 30724 soc.cpu.count_cycle[12]
.sym 30727 soc.cpu.count_cycle[15]
.sym 30728 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30731 soc.cpu.count_cycle[8]
.sym 30732 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30734 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30737 soc.cpu.count_cycle[9]
.sym 30738 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30740 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30743 soc.cpu.count_cycle[10]
.sym 30744 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30746 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30749 soc.cpu.count_cycle[11]
.sym 30750 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30752 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30754 soc.cpu.count_cycle[12]
.sym 30756 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30758 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30760 soc.cpu.count_cycle[13]
.sym 30762 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30764 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30766 soc.cpu.count_cycle[14]
.sym 30768 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30770 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30772 soc.cpu.count_cycle[15]
.sym 30774 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30776 clk$SB_IO_IN_$glb_clk
.sym 30777 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30778 soc.cpu.count_instr[8]
.sym 30779 soc.cpu.count_instr[9]
.sym 30780 soc.cpu.count_instr[10]
.sym 30781 soc.cpu.count_instr[11]
.sym 30782 soc.cpu.count_instr[12]
.sym 30783 soc.cpu.count_instr[13]
.sym 30784 soc.cpu.count_instr[14]
.sym 30785 soc.cpu.count_instr[15]
.sym 30790 soc.cpu.cpu_state[4]
.sym 30791 soc.cpu.alu_out_q[21]
.sym 30792 soc.cpu.alu_out_q[13]
.sym 30793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 30794 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 30796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 30797 soc.cpu.alu_out_q[4]
.sym 30799 soc.cpu.cpuregs_rs1[4]
.sym 30800 soc.cpu.cpu_state[2]
.sym 30802 soc.cpu.alu_out_q[6]
.sym 30803 soc.cpu.cpuregs_rs1[6]
.sym 30807 soc.cpu.cpuregs_rs1[7]
.sym 30808 soc.cpu.cpuregs_rs1[7]
.sym 30811 soc.cpu.cpuregs_rs1[3]
.sym 30812 soc.cpu.cpuregs_rs1[4]
.sym 30813 soc.cpu.count_instr[29]
.sym 30814 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30822 soc.cpu.count_cycle[19]
.sym 30823 soc.cpu.count_cycle[20]
.sym 30829 soc.cpu.count_cycle[18]
.sym 30835 soc.cpu.count_cycle[16]
.sym 30840 soc.cpu.count_cycle[21]
.sym 30841 soc.cpu.count_cycle[22]
.sym 30842 soc.cpu.count_cycle[23]
.sym 30844 soc.cpu.count_cycle[17]
.sym 30851 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30854 soc.cpu.count_cycle[16]
.sym 30855 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30857 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30859 soc.cpu.count_cycle[17]
.sym 30861 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30863 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30865 soc.cpu.count_cycle[18]
.sym 30867 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30869 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 30872 soc.cpu.count_cycle[19]
.sym 30873 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30875 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 30878 soc.cpu.count_cycle[20]
.sym 30879 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 30881 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 30884 soc.cpu.count_cycle[21]
.sym 30885 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 30887 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 30890 soc.cpu.count_cycle[22]
.sym 30891 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 30893 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 30896 soc.cpu.count_cycle[23]
.sym 30897 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 30899 clk$SB_IO_IN_$glb_clk
.sym 30900 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30901 soc.cpu.count_instr[16]
.sym 30902 soc.cpu.count_instr[17]
.sym 30903 soc.cpu.count_instr[18]
.sym 30904 soc.cpu.count_instr[19]
.sym 30905 soc.cpu.count_instr[20]
.sym 30906 soc.cpu.count_instr[21]
.sym 30907 soc.cpu.count_instr[22]
.sym 30908 soc.cpu.count_instr[23]
.sym 30914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 30915 soc.cpu.count_cycle[40]
.sym 30917 iomem_wdata[6]
.sym 30918 soc.cpu.count_cycle[15]
.sym 30919 soc.cpu.count_cycle[1]
.sym 30923 soc.cpu.count_cycle[47]
.sym 30924 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 30926 soc.cpu.count_cycle[38]
.sym 30928 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30930 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 30931 soc.cpu.count_cycle[43]
.sym 30932 soc.cpu.alu_out_q[9]
.sym 30934 soc.cpu.count_instr[36]
.sym 30935 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 30936 soc.cpu.alu_out_q[10]
.sym 30937 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 30948 soc.cpu.count_cycle[30]
.sym 30951 soc.cpu.count_cycle[25]
.sym 30952 soc.cpu.count_cycle[26]
.sym 30955 soc.cpu.count_cycle[29]
.sym 30962 soc.cpu.count_cycle[28]
.sym 30966 soc.cpu.count_cycle[24]
.sym 30969 soc.cpu.count_cycle[27]
.sym 30973 soc.cpu.count_cycle[31]
.sym 30974 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 30976 soc.cpu.count_cycle[24]
.sym 30978 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 30980 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 30982 soc.cpu.count_cycle[25]
.sym 30984 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 30986 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 30988 soc.cpu.count_cycle[26]
.sym 30990 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 30992 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 30994 soc.cpu.count_cycle[27]
.sym 30996 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 30998 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 31001 soc.cpu.count_cycle[28]
.sym 31002 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 31004 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 31006 soc.cpu.count_cycle[29]
.sym 31008 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 31010 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 31013 soc.cpu.count_cycle[30]
.sym 31014 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 31016 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 31018 soc.cpu.count_cycle[31]
.sym 31020 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 31022 clk$SB_IO_IN_$glb_clk
.sym 31023 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31024 soc.cpu.count_instr[24]
.sym 31025 soc.cpu.count_instr[25]
.sym 31026 soc.cpu.count_instr[26]
.sym 31027 soc.cpu.count_instr[27]
.sym 31028 soc.cpu.count_instr[28]
.sym 31029 soc.cpu.count_instr[29]
.sym 31030 soc.cpu.count_instr[30]
.sym 31031 soc.cpu.count_instr[31]
.sym 31037 soc.cpu.cpuregs_rs1[13]
.sym 31042 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 31044 soc.cpu.count_cycle[12]
.sym 31046 soc.cpu.timer[14]
.sym 31051 soc.cpu.count_cycle[27]
.sym 31052 soc.cpu.count_instr[32]
.sym 31053 soc.cpu.count_cycle[28]
.sym 31054 soc.cpu.count_instr[21]
.sym 31055 soc.cpu.count_cycle[17]
.sym 31056 soc.cpu.cpuregs_rs1[2]
.sym 31057 soc.cpu.count_cycle[30]
.sym 31058 soc.cpu.count_cycle[33]
.sym 31060 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 31065 soc.cpu.count_cycle[32]
.sym 31066 soc.cpu.count_cycle[33]
.sym 31069 soc.cpu.count_cycle[36]
.sym 31072 soc.cpu.count_cycle[39]
.sym 31083 soc.cpu.count_cycle[34]
.sym 31084 soc.cpu.count_cycle[35]
.sym 31086 soc.cpu.count_cycle[37]
.sym 31095 soc.cpu.count_cycle[38]
.sym 31097 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 31100 soc.cpu.count_cycle[32]
.sym 31101 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 31103 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 31106 soc.cpu.count_cycle[33]
.sym 31107 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 31109 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 31112 soc.cpu.count_cycle[34]
.sym 31113 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 31115 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 31118 soc.cpu.count_cycle[35]
.sym 31119 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 31121 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 31124 soc.cpu.count_cycle[36]
.sym 31125 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 31127 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 31130 soc.cpu.count_cycle[37]
.sym 31131 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 31133 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 31135 soc.cpu.count_cycle[38]
.sym 31137 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 31139 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 31142 soc.cpu.count_cycle[39]
.sym 31143 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 31145 clk$SB_IO_IN_$glb_clk
.sym 31146 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31147 soc.cpu.count_instr[32]
.sym 31148 soc.cpu.count_instr[33]
.sym 31149 soc.cpu.count_instr[34]
.sym 31150 soc.cpu.count_instr[35]
.sym 31151 soc.cpu.count_instr[36]
.sym 31152 soc.cpu.count_instr[37]
.sym 31153 soc.cpu.count_instr[38]
.sym 31154 soc.cpu.count_instr[39]
.sym 31159 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 31164 soc.cpu.count_instr[31]
.sym 31167 soc.cpu.count_cycle[35]
.sym 31168 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 31169 soc.cpu.cpuregs_raddr2[2]
.sym 31170 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 31172 soc.cpu.count_cycle[16]
.sym 31173 soc.cpu.count_instr[27]
.sym 31174 soc.cpu.count_instr[37]
.sym 31175 soc.cpu.count_instr[28]
.sym 31176 soc.cpu.count_instr[38]
.sym 31177 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 31178 soc.cpu.count_cycle[49]
.sym 31181 soc.cpu.count_instr[43]
.sym 31182 soc.cpu.count_cycle[51]
.sym 31183 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 31189 soc.cpu.count_cycle[41]
.sym 31190 soc.cpu.count_cycle[42]
.sym 31192 soc.cpu.count_cycle[44]
.sym 31202 soc.cpu.count_cycle[46]
.sym 31207 soc.cpu.count_cycle[43]
.sym 31209 soc.cpu.count_cycle[45]
.sym 31211 soc.cpu.count_cycle[47]
.sym 31212 soc.cpu.count_cycle[40]
.sym 31220 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 31222 soc.cpu.count_cycle[40]
.sym 31224 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 31226 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 31229 soc.cpu.count_cycle[41]
.sym 31230 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 31232 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 31235 soc.cpu.count_cycle[42]
.sym 31236 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 31238 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 31241 soc.cpu.count_cycle[43]
.sym 31242 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 31244 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 31247 soc.cpu.count_cycle[44]
.sym 31248 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 31250 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 31253 soc.cpu.count_cycle[45]
.sym 31254 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 31256 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 31258 soc.cpu.count_cycle[46]
.sym 31260 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 31262 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 31265 soc.cpu.count_cycle[47]
.sym 31266 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 31268 clk$SB_IO_IN_$glb_clk
.sym 31269 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31270 soc.cpu.count_instr[40]
.sym 31271 soc.cpu.count_instr[41]
.sym 31272 soc.cpu.count_instr[42]
.sym 31273 soc.cpu.count_instr[43]
.sym 31274 soc.cpu.count_instr[44]
.sym 31275 soc.cpu.count_instr[45]
.sym 31276 soc.cpu.count_instr[46]
.sym 31277 soc.cpu.count_instr[47]
.sym 31280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31282 soc.cpu.cpu_state[4]
.sym 31283 soc.cpu.cpu_state[4]
.sym 31284 soc.cpu.count_cycle[45]
.sym 31289 soc.cpu.cpu_state[2]
.sym 31290 soc.cpu.reg_pc[4]
.sym 31292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 31293 soc.cpu.cpuregs_rs1[4]
.sym 31295 soc.cpu.reg_pc[9]
.sym 31296 soc.cpu.cpuregs_rs1[4]
.sym 31298 soc.cpu.cpuregs_rs1[3]
.sym 31299 soc.cpu.cpuregs_rs1[7]
.sym 31300 soc.cpu.reg_pc[6]
.sym 31301 soc.cpu.count_instr[29]
.sym 31302 soc.cpu.cpuregs_rs1[6]
.sym 31304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31305 soc.cpu.count_instr[61]
.sym 31306 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 31311 soc.cpu.count_cycle[48]
.sym 31314 soc.cpu.count_cycle[51]
.sym 31317 soc.cpu.count_cycle[54]
.sym 31323 soc.cpu.count_cycle[52]
.sym 31324 soc.cpu.count_cycle[53]
.sym 31329 soc.cpu.count_cycle[50]
.sym 31334 soc.cpu.count_cycle[55]
.sym 31336 soc.cpu.count_cycle[49]
.sym 31343 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 31346 soc.cpu.count_cycle[48]
.sym 31347 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 31349 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 31351 soc.cpu.count_cycle[49]
.sym 31353 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 31355 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 31358 soc.cpu.count_cycle[50]
.sym 31359 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 31361 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 31364 soc.cpu.count_cycle[51]
.sym 31365 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 31367 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 31369 soc.cpu.count_cycle[52]
.sym 31371 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 31373 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 31375 soc.cpu.count_cycle[53]
.sym 31377 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 31379 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 31382 soc.cpu.count_cycle[54]
.sym 31383 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 31385 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 31388 soc.cpu.count_cycle[55]
.sym 31389 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 31391 clk$SB_IO_IN_$glb_clk
.sym 31392 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31393 soc.cpu.count_instr[48]
.sym 31394 soc.cpu.count_instr[49]
.sym 31395 soc.cpu.count_instr[50]
.sym 31396 soc.cpu.count_instr[51]
.sym 31397 soc.cpu.count_instr[52]
.sym 31398 soc.cpu.count_instr[53]
.sym 31399 soc.cpu.count_instr[54]
.sym 31400 soc.cpu.count_instr[55]
.sym 31403 soc.cpu.reg_pc[17]
.sym 31404 soc.cpu.timer[26]
.sym 31406 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 31407 soc.cpu.count_cycle[53]
.sym 31409 soc.cpu.reg_out[2]
.sym 31411 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 31412 soc.cpu.count_instr[40]
.sym 31413 soc.cpu.alu_out_q[6]
.sym 31414 soc.cpu.irq_pending[1]
.sym 31419 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 31420 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31421 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 31423 soc.cpu.cpuregs_rs1[15]
.sym 31424 soc.cpu.alu_out_q[9]
.sym 31425 soc.cpu.count_cycle[56]
.sym 31426 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 31427 soc.cpu.count_cycle[57]
.sym 31428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31429 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 31440 soc.cpu.count_cycle[62]
.sym 31441 soc.cpu.count_cycle[63]
.sym 31443 soc.cpu.count_cycle[57]
.sym 31446 soc.cpu.count_cycle[60]
.sym 31450 soc.cpu.count_cycle[56]
.sym 31455 soc.cpu.count_cycle[61]
.sym 31460 soc.cpu.count_cycle[58]
.sym 31461 soc.cpu.count_cycle[59]
.sym 31466 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 31469 soc.cpu.count_cycle[56]
.sym 31470 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 31472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 31474 soc.cpu.count_cycle[57]
.sym 31476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 31478 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 31480 soc.cpu.count_cycle[58]
.sym 31482 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 31484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 31486 soc.cpu.count_cycle[59]
.sym 31488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 31490 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 31492 soc.cpu.count_cycle[60]
.sym 31494 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 31496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 31499 soc.cpu.count_cycle[61]
.sym 31500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 31502 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 31505 soc.cpu.count_cycle[62]
.sym 31506 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 31509 soc.cpu.count_cycle[63]
.sym 31512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 31514 clk$SB_IO_IN_$glb_clk
.sym 31515 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31516 soc.cpu.count_instr[56]
.sym 31517 soc.cpu.count_instr[57]
.sym 31518 soc.cpu.count_instr[58]
.sym 31519 soc.cpu.count_instr[59]
.sym 31520 soc.cpu.count_instr[60]
.sym 31521 soc.cpu.count_instr[61]
.sym 31522 soc.cpu.count_instr[62]
.sym 31523 soc.cpu.count_instr[63]
.sym 31526 soc.cpu.reg_pc[31]
.sym 31528 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 31529 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 31530 soc.cpu.cpuregs_rs1[13]
.sym 31533 soc.cpu.alu_out_q[23]
.sym 31534 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 31537 soc.cpu.count_cycle[19]
.sym 31538 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 31539 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 31540 soc.cpu.cpuregs_rs1[2]
.sym 31541 soc.cpu.count_cycle[28]
.sym 31542 soc.cpu.reg_op2_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 31544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31545 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 31546 soc.cpu.cpuregs_rs1[26]
.sym 31547 soc.cpu.count_cycle[17]
.sym 31548 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 31549 soc.cpu.count_cycle[62]
.sym 31550 soc.cpu.count_cycle[30]
.sym 31551 soc.cpu.count_cycle[27]
.sym 31557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31559 soc.cpu.count_cycle[58]
.sym 31560 soc.cpu.count_cycle[31]
.sym 31562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31564 soc.cpu.count_cycle[63]
.sym 31565 soc.cpu.count_cycle[26]
.sym 31566 soc.cpu.count_instr[31]
.sym 31567 soc.cpu.count_cycle[23]
.sym 31569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31570 soc.cpu.count_cycle[61]
.sym 31571 soc.cpu.count_instr[29]
.sym 31572 soc.cpu.cpuregs_rs1[26]
.sym 31574 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 31575 soc.cpu.count_instr[58]
.sym 31578 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 31579 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 31580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31581 soc.cpu.instr_rdinstrh
.sym 31582 soc.cpu.count_cycle[29]
.sym 31583 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 31584 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 31585 soc.cpu.instr_rdcycleh
.sym 31586 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 31588 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 31591 soc.cpu.count_cycle[26]
.sym 31592 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 31593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31596 soc.cpu.count_cycle[23]
.sym 31597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31598 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 31599 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 31602 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 31603 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 31604 soc.cpu.cpuregs_rs1[26]
.sym 31605 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 31609 soc.cpu.count_cycle[29]
.sym 31610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31611 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 31614 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 31615 soc.cpu.count_instr[29]
.sym 31616 soc.cpu.count_cycle[61]
.sym 31617 soc.cpu.instr_rdcycleh
.sym 31620 soc.cpu.instr_rdcycleh
.sym 31621 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 31622 soc.cpu.count_cycle[63]
.sym 31623 soc.cpu.count_instr[31]
.sym 31627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31628 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 31629 soc.cpu.count_cycle[31]
.sym 31632 soc.cpu.instr_rdcycleh
.sym 31633 soc.cpu.count_cycle[58]
.sym 31634 soc.cpu.instr_rdinstrh
.sym 31635 soc.cpu.count_instr[58]
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31638 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31650 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 31651 soc.cpu.reg_pc[10]
.sym 31652 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 31653 soc.cpu.reg_pc[8]
.sym 31655 soc.cpu.reg_pc[12]
.sym 31656 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 31658 soc.cpu.alu_out_q[31]
.sym 31659 soc.cpu.count_cycle[55]
.sym 31661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31662 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 31663 soc.cpu.latched_stalu
.sym 31664 soc.cpu.timer[26]
.sym 31665 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 31666 soc.cpu.count_cycle[49]
.sym 31667 soc.cpu.count_instr[28]
.sym 31668 soc.cpu.decoded_imm[14]
.sym 31669 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 31670 soc.cpu.count_instr[27]
.sym 31671 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31672 soc.cpu.count_cycle[59]
.sym 31673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31674 soc.cpu.count_cycle[60]
.sym 31680 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31681 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 31682 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 31683 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 31684 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 31686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31687 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 31688 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31691 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 31692 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 31694 soc.cpu.cpuregs_wrdata[15]
.sym 31695 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 31697 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31698 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31699 soc.cpu.instr_rdcycleh
.sym 31700 soc.cpu.count_cycle[24]
.sym 31701 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31702 soc.cpu.count_cycle[25]
.sym 31703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31704 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 31705 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 31708 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 31709 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31710 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31711 soc.cpu.count_cycle[56]
.sym 31714 soc.cpu.cpuregs_wrdata[15]
.sym 31719 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 31720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31721 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 31722 soc.cpu.count_cycle[24]
.sym 31725 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 31726 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31727 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 31728 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31731 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 31732 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31733 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31734 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31737 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31738 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31739 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 31740 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 31743 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 31744 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 31745 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 31746 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 31750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31751 soc.cpu.count_cycle[56]
.sym 31752 soc.cpu.instr_rdcycleh
.sym 31755 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 31756 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 31757 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31758 soc.cpu.count_cycle[25]
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31762 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 31763 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 31764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31765 soc.cpu.cpuregs_wrdata[3]
.sym 31766 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 31767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 31768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31769 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 31771 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 31772 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 31773 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 31774 soc.cpu.decoded_imm[4]
.sym 31775 soc.cpu.cpuregs_wrdata[6]
.sym 31776 soc.cpu.decoded_imm[1]
.sym 31777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 31778 soc.cpu.reg_pc[7]
.sym 31780 soc.cpu.cpu_state[4]
.sym 31783 soc.cpu.cpu_state[2]
.sym 31784 soc.cpu.cpuregs_wrdata[5]
.sym 31786 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 31787 soc.cpu.cpuregs_rs1[4]
.sym 31788 soc.cpu.reg_pc[6]
.sym 31789 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 31790 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 31791 soc.cpu.reg_pc[9]
.sym 31792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31793 soc.cpu.count_instr[61]
.sym 31794 soc.cpu.reg_pc[2]
.sym 31795 soc.cpu.cpuregs_rs1[7]
.sym 31796 soc.cpu.cpuregs_wrdata[14]
.sym 31797 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 31803 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2[3]
.sym 31804 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 31805 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 31807 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 31808 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 31809 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31810 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 31812 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 31813 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2[2]
.sym 31815 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 31817 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31818 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31819 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 31822 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31824 soc.cpu.cpuregs_wrdata[4]
.sym 31825 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 31827 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31828 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 31829 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31831 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31832 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 31836 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 31837 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31838 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31839 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31842 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31843 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 31844 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 31845 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31848 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2[3]
.sym 31849 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2[2]
.sym 31850 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 31851 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 31854 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 31855 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 31856 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31857 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31861 soc.cpu.cpuregs_wrdata[4]
.sym 31866 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31867 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 31868 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31869 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31872 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31873 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 31874 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 31875 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31878 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 31879 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 31880 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31881 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31885 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 31886 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 31887 soc.cpu.cpuregs_wrdata[8]
.sym 31888 soc.cpu.cpuregs_wrdata[14]
.sym 31889 soc.cpu.cpuregs_wrdata[11]
.sym 31890 soc.cpu.cpuregs_wrdata[4]
.sym 31891 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 31892 soc.cpu.reg_pc[3]
.sym 31896 soc.cpu.instr_rdcycleh
.sym 31899 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 31900 soc.cpu.cpuregs_wrdata[3]
.sym 31901 soc.cpu.decoded_imm[4]
.sym 31902 soc.cpu.alu_out_q[28]
.sym 31903 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 31904 soc.cpu.decoded_imm[10]
.sym 31905 soc.cpu.decoded_imm[2]
.sym 31906 soc.cpu.cpuregs_wrdata[7]
.sym 31907 soc.cpu.reg_pc[11]
.sym 31908 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 31909 soc.cpu.alu_out_q[18]
.sym 31910 soc.cpu.latched_compr
.sym 31911 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 31912 soc.cpu.cpuregs_wrdata[4]
.sym 31913 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 31914 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 31915 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 31916 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 31917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31918 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31919 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 31920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 31927 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 31928 soc.cpu.cpuregs_wrdata[12]
.sym 31930 soc.cpu.cpuregs_wrdata[5]
.sym 31931 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31936 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3[2]
.sym 31937 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 31939 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31942 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 31943 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31947 soc.cpu.cpuregs_wrdata[2]
.sym 31950 soc.cpu.cpuregs_wrdata[13]
.sym 31951 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[1]
.sym 31952 soc.cpu.cpuregs_wrdata[7]
.sym 31954 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 31955 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 31960 soc.cpu.cpuregs_wrdata[2]
.sym 31968 soc.cpu.cpuregs_wrdata[5]
.sym 31971 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[1]
.sym 31972 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31973 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31974 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 31978 soc.cpu.cpuregs_wrdata[12]
.sym 31986 soc.cpu.cpuregs_wrdata[7]
.sym 31989 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 31991 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3[2]
.sym 31992 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 31998 soc.cpu.cpuregs_wrdata[13]
.sym 32001 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32002 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 32003 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32004 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 32006 clk$SB_IO_IN_$glb_clk
.sym 32008 soc.cpu.cpuregs_wrdata[13]
.sym 32009 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 32010 soc.cpu.cpuregs_wrdata[9]
.sym 32011 soc.cpu.cpuregs_rs1[10]
.sym 32012 soc.cpu.cpuregs_rs1[11]
.sym 32013 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 32014 soc.cpu.cpuregs_rs1[14]
.sym 32015 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 32018 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 32019 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 32020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[12]
.sym 32021 soc.cpu.decoded_imm[22]
.sym 32022 soc.cpu.cpuregs_wrdata[2]
.sym 32023 soc.cpu.is_lui_auipc_jal
.sym 32024 soc.cpu.timer[22]
.sym 32025 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 32026 soc.cpu.decoded_imm[21]
.sym 32027 soc.cpu.decoded_imm[15]
.sym 32028 soc.cpu.reg_out[11]
.sym 32029 soc.cpu.decoded_imm[20]
.sym 32030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[8]
.sym 32031 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32033 soc.cpu.irq_state[1]
.sym 32034 soc.cpu.cpuregs_wrdata[14]
.sym 32035 soc.cpu.count_cycle[17]
.sym 32036 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 32037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32038 soc.cpu.count_cycle[30]
.sym 32039 soc.cpu.count_cycle[27]
.sym 32040 soc.cpu.reg_pc[1]
.sym 32041 soc.cpu.cpuregs_wrdata[13]
.sym 32042 soc.cpu.cpuregs_rs1[26]
.sym 32043 soc.cpu.cpuregs_rs1[2]
.sym 32051 soc.cpu.reg_pc[1]
.sym 32053 soc.cpu.reg_pc[8]
.sym 32055 soc.cpu.reg_pc[5]
.sym 32060 soc.cpu.reg_pc[6]
.sym 32061 soc.cpu.reg_pc[4]
.sym 32062 soc.cpu.reg_pc[7]
.sym 32064 soc.cpu.reg_pc[3]
.sym 32066 soc.cpu.reg_pc[2]
.sym 32067 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 32070 soc.cpu.latched_compr
.sym 32081 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 32083 soc.cpu.latched_compr
.sym 32084 soc.cpu.reg_pc[1]
.sym 32087 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 32089 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 32090 soc.cpu.reg_pc[2]
.sym 32091 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 32093 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 32096 soc.cpu.reg_pc[3]
.sym 32097 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 32099 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 32102 soc.cpu.reg_pc[4]
.sym 32103 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 32105 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 32108 soc.cpu.reg_pc[5]
.sym 32109 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 32111 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 32113 soc.cpu.reg_pc[6]
.sym 32115 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 32117 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 32120 soc.cpu.reg_pc[7]
.sym 32121 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 32123 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 32125 soc.cpu.reg_pc[8]
.sym 32127 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 32131 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 32133 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 32134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 32135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 32136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 32137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 32138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32142 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 32143 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 32144 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 32145 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 32146 soc.cpu.cpuregs_rs1[10]
.sym 32147 soc.cpu.decoded_imm[21]
.sym 32148 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 32149 soc.cpu.cpu_state[3]
.sym 32150 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 32151 soc.cpu.cpuregs_rs1[22]
.sym 32152 soc.cpu.reg_pc[22]
.sym 32153 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 32154 soc.cpu.cpuregs_wrdata[9]
.sym 32155 soc.cpu.decoded_imm[14]
.sym 32156 soc.cpu.timer[26]
.sym 32157 soc.cpu.reg_pc[15]
.sym 32158 soc.cpu.cpuregs_rs1[22]
.sym 32159 soc.cpu.timer[20]
.sym 32160 soc.cpu.reg_pc[16]
.sym 32161 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 32162 soc.cpu.latched_stalu
.sym 32163 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32164 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 32165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32167 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 32175 soc.cpu.reg_pc[15]
.sym 32176 soc.cpu.reg_pc[16]
.sym 32179 soc.cpu.reg_pc[11]
.sym 32180 soc.cpu.reg_pc[9]
.sym 32181 soc.cpu.reg_pc[14]
.sym 32191 soc.cpu.reg_pc[10]
.sym 32196 soc.cpu.reg_pc[12]
.sym 32199 soc.cpu.reg_pc[13]
.sym 32204 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 32206 soc.cpu.reg_pc[9]
.sym 32208 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 32210 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 32213 soc.cpu.reg_pc[10]
.sym 32214 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 32216 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 32218 soc.cpu.reg_pc[11]
.sym 32220 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 32222 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 32225 soc.cpu.reg_pc[12]
.sym 32226 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 32228 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 32231 soc.cpu.reg_pc[13]
.sym 32232 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 32234 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 32236 soc.cpu.reg_pc[14]
.sym 32238 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 32240 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 32242 soc.cpu.reg_pc[15]
.sym 32244 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 32246 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 32248 soc.cpu.reg_pc[16]
.sym 32250 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 32254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 32255 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 32256 soc.cpu.timer[21]
.sym 32257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 32258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 32259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[0]
.sym 32260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 32261 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 32263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 32266 soc.cpu.reg_pc[9]
.sym 32267 soc.cpu.reg_pc[14]
.sym 32268 soc.cpu.cpu_state[2]
.sym 32269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 32270 soc.cpu.reg_pc[26]
.sym 32272 soc.cpu.compressed_instr
.sym 32273 soc.cpu.decoded_imm[31]
.sym 32274 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 32275 soc.cpu.reg_pc[20]
.sym 32276 soc.cpu.cpu_state[4]
.sym 32279 soc.cpu.decoded_imm[16]
.sym 32280 soc.cpu.reg_pc[18]
.sym 32281 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32283 soc.cpu.timer[16]
.sym 32284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32285 soc.cpu.count_instr[61]
.sym 32286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32287 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 32288 soc.cpu.reg_pc[26]
.sym 32289 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 32290 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 32296 soc.cpu.reg_pc[19]
.sym 32300 soc.cpu.reg_pc[24]
.sym 32304 soc.cpu.reg_pc[22]
.sym 32308 soc.cpu.reg_pc[23]
.sym 32312 soc.cpu.reg_pc[21]
.sym 32318 soc.cpu.reg_pc[18]
.sym 32320 soc.cpu.reg_pc[17]
.sym 32323 soc.cpu.reg_pc[20]
.sym 32327 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 32330 soc.cpu.reg_pc[17]
.sym 32331 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 32333 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 32336 soc.cpu.reg_pc[18]
.sym 32337 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 32339 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 32341 soc.cpu.reg_pc[19]
.sym 32343 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 32345 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 32348 soc.cpu.reg_pc[20]
.sym 32349 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 32351 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 32353 soc.cpu.reg_pc[21]
.sym 32355 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 32357 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 32359 soc.cpu.reg_pc[22]
.sym 32361 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 32363 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 32366 soc.cpu.reg_pc[23]
.sym 32367 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 32369 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 32372 soc.cpu.reg_pc[24]
.sym 32373 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 32377 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 32378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32379 soc.cpu.reg_pc[16]
.sym 32380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 32381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 32382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 32384 soc.cpu.reg_pc[18]
.sym 32387 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 32389 soc.cpu.cpu_state[6]
.sym 32390 soc.cpu.cpuregs_wrdata[21]
.sym 32391 soc.cpu.timer[17]
.sym 32392 soc.cpu.instr_timer
.sym 32394 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 32395 soc.cpu.cpuregs_waddr[4]
.sym 32396 soc.cpu.decoded_imm[28]
.sym 32397 soc.cpu.cpuregs_rs1[19]
.sym 32398 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 32399 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 32400 soc.cpu.reg_pc[22]
.sym 32401 soc.cpu.alu_out_q[18]
.sym 32402 soc.cpu.irq_mask[18]
.sym 32403 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 32404 soc.cpu.irq_mask[20]
.sym 32405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 32406 soc.cpu.instr_retirq
.sym 32407 soc.cpu.reg_pc[29]
.sym 32408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 32409 soc.cpu.reg_pc[28]
.sym 32410 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 32411 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32412 soc.cpu.irq_mask[24]
.sym 32413 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 32420 soc.cpu.reg_pc[28]
.sym 32423 soc.cpu.reg_pc[30]
.sym 32426 soc.cpu.reg_pc[27]
.sym 32428 $PACKER_VCC_NET
.sym 32433 soc.cpu.reg_pc[29]
.sym 32435 soc.cpu.reg_pc[31]
.sym 32442 soc.cpu.reg_pc[25]
.sym 32448 soc.cpu.reg_pc[26]
.sym 32450 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 32452 soc.cpu.reg_pc[25]
.sym 32454 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 32456 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 32459 soc.cpu.reg_pc[26]
.sym 32460 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 32462 $nextpnr_ICESTORM_LC_4$I3
.sym 32464 soc.cpu.reg_pc[27]
.sym 32466 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 32468 $nextpnr_ICESTORM_LC_4$COUT
.sym 32471 $PACKER_VCC_NET
.sym 32472 $nextpnr_ICESTORM_LC_4$I3
.sym 32474 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 32477 soc.cpu.reg_pc[28]
.sym 32480 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 32482 soc.cpu.reg_pc[29]
.sym 32484 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 32486 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 32488 soc.cpu.reg_pc[30]
.sym 32490 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 32495 soc.cpu.reg_pc[31]
.sym 32496 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 32500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[0]
.sym 32501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 32503 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 32504 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 32505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 32507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 32509 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[17]
.sym 32512 soc.cpu.latched_stalu
.sym 32514 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 32515 soc.cpu.decoded_imm[21]
.sym 32516 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 32517 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 32518 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 32519 soc.cpu.cpuregs_waddr[2]
.sym 32520 soc.cpu.decoded_imm[29]
.sym 32521 soc.cpu.decoded_imm[25]
.sym 32522 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 32524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32525 soc.cpu.irq_state[1]
.sym 32526 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32527 soc.cpu.decoded_imm[30]
.sym 32528 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 32529 soc.cpu.instr_maskirq
.sym 32530 soc.cpu.cpuregs_rs1[21]
.sym 32531 soc.cpu.irq_state[1]
.sym 32532 soc.cpu.reg_out[22]
.sym 32533 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32534 soc.cpu.cpuregs_rs1[26]
.sym 32535 soc.cpu.reg_pc[23]
.sym 32541 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 32542 soc.cpu.reg_pc[21]
.sym 32543 soc.cpu.reg_out[22]
.sym 32544 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 32545 soc.cpu.instr_maskirq
.sym 32546 soc.cpu.latched_stalu
.sym 32547 soc.cpu.alu_out_q[22]
.sym 32548 soc.cpu.reg_out[16]
.sym 32549 soc.cpu.irq_mask[26]
.sym 32550 soc.cpu.alu_out_q[16]
.sym 32551 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 32552 soc.cpu.reg_pc[26]
.sym 32553 soc.cpu.timer[16]
.sym 32554 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 32555 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 32556 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32557 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32558 soc.cpu.instr_timer
.sym 32560 soc.cpu.cpuregs_rs1[26]
.sym 32563 soc.cpu.cpuregs_rs1[21]
.sym 32564 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 32565 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32566 soc.cpu.instr_timer
.sym 32568 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 32569 soc.cpu.timer[26]
.sym 32571 soc.cpu.is_lui_auipc_jal
.sym 32575 soc.cpu.instr_timer
.sym 32577 soc.cpu.timer[16]
.sym 32580 soc.cpu.is_lui_auipc_jal
.sym 32581 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 32582 soc.cpu.reg_pc[21]
.sym 32583 soc.cpu.cpuregs_rs1[21]
.sym 32586 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 32587 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 32588 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32589 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 32592 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 32593 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32594 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 32595 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 32598 soc.cpu.instr_maskirq
.sym 32599 soc.cpu.irq_mask[26]
.sym 32600 soc.cpu.instr_timer
.sym 32601 soc.cpu.timer[26]
.sym 32604 soc.cpu.cpuregs_rs1[26]
.sym 32605 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 32606 soc.cpu.is_lui_auipc_jal
.sym 32607 soc.cpu.reg_pc[26]
.sym 32610 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32611 soc.cpu.reg_out[16]
.sym 32612 soc.cpu.alu_out_q[16]
.sym 32613 soc.cpu.latched_stalu
.sym 32616 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32617 soc.cpu.reg_out[22]
.sym 32618 soc.cpu.latched_stalu
.sym 32619 soc.cpu.alu_out_q[22]
.sym 32623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 32624 soc.cpu.irq_mask[20]
.sym 32625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]
.sym 32626 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 32627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[3]
.sym 32628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 32629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 32630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[3]
.sym 32632 soc.cpu.cpuregs_raddr2[2]
.sym 32635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 32636 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 32638 soc.cpu.reg_pc[26]
.sym 32639 soc.cpu.cpuregs_waddr[0]
.sym 32640 soc.cpu.cpu_state[4]
.sym 32641 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 32642 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 32644 soc.cpu.reg_out[16]
.sym 32645 soc.cpu.irq_mask[26]
.sym 32646 soc.cpu.reg_pc[21]
.sym 32647 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32648 soc.cpu.reg_out[19]
.sym 32649 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 32650 soc.cpu.latched_stalu
.sym 32651 soc.cpu.irq_mask[24]
.sym 32652 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 32653 soc.cpu.irq_mask[27]
.sym 32654 soc.cpu.cpuregs_rs1[22]
.sym 32655 soc.cpu.cpuregs_rs1[18]
.sym 32656 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 32657 soc.cpu.cpuregs_wrdata[20]
.sym 32658 soc.cpu.latched_stalu
.sym 32664 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32665 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
.sym 32666 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 32667 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 32668 soc.cpu.instr_timer
.sym 32669 soc.cpu.cpuregs_rs1[23]
.sym 32670 soc.cpu.latched_stalu
.sym 32672 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32674 soc.cpu.cpuregs_wrdata[22]
.sym 32675 soc.cpu.reg_out[26]
.sym 32676 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 32677 soc.cpu.cpuregs_raddr2[3]
.sym 32678 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32679 soc.cpu.cpuregs_wrdata[21]
.sym 32680 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 32681 soc.cpu.alu_out_q[26]
.sym 32683 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 32684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32685 soc.cpu.instr_retirq
.sym 32686 soc.cpu.cpu_state[2]
.sym 32689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32691 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32693 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 32694 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32697 soc.cpu.cpuregs_wrdata[21]
.sym 32703 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 32704 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32705 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 32706 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 32709 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32710 soc.cpu.instr_retirq
.sym 32711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32712 soc.cpu.cpuregs_rs1[23]
.sym 32715 soc.cpu.cpuregs_wrdata[22]
.sym 32721 soc.cpu.cpuregs_raddr2[3]
.sym 32722 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
.sym 32723 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32727 soc.cpu.alu_out_q[26]
.sym 32728 soc.cpu.latched_stalu
.sym 32729 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32730 soc.cpu.reg_out[26]
.sym 32733 soc.cpu.instr_timer
.sym 32734 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32735 soc.cpu.cpu_state[2]
.sym 32736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32739 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32740 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 32741 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 32742 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32746 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 32747 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 32748 soc.cpu.irq_pending[23]
.sym 32749 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 32750 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 32751 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 32752 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 32753 soc.cpu.irq_pending[20]
.sym 32755 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
.sym 32758 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 32759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 32760 soc.cpu.cpu_state[2]
.sym 32761 soc.cpu.reg_out[26]
.sym 32763 soc.cpu.alu_out_q[27]
.sym 32764 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 32765 soc.cpu.cpuregs_raddr2[3]
.sym 32766 soc.cpu.cpu_state[2]
.sym 32767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[1]
.sym 32769 soc.cpu.decoded_imm[11]
.sym 32770 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 32772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[1]
.sym 32773 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 32774 soc.cpu.cpuregs_wrdata[25]
.sym 32775 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 32777 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 32778 soc.cpu.cpuregs_wrdata[31]
.sym 32779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]
.sym 32780 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32787 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 32788 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 32790 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 32792 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 32793 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 32795 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 32798 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32800 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 32801 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32803 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 32804 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32805 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 32806 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 32807 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32808 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32809 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 32811 soc.cpu.instr_retirq
.sym 32812 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 32814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32815 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 32816 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 32817 soc.cpu.cpuregs_rs1[23]
.sym 32818 soc.cpu.cpuregs_rs1[25]
.sym 32823 soc.cpu.cpuregs_rs1[23]
.sym 32826 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32827 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 32828 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 32829 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32832 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 32833 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32834 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 32835 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 32838 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 32839 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32840 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32841 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 32844 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 32845 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32846 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 32847 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 32850 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32851 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 32852 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 32853 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32856 soc.cpu.cpuregs_rs1[25]
.sym 32857 soc.cpu.instr_retirq
.sym 32858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32862 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 32863 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32864 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32865 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 32866 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32867 clk$SB_IO_IN_$glb_clk
.sym 32868 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32869 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 32870 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 32871 soc.cpu.cpuregs_wrdata[31]
.sym 32872 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[0]
.sym 32873 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 32874 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 32875 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 32876 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 32878 soc.cpu.reg_pc[17]
.sym 32881 soc.cpu.irq_mask[26]
.sym 32882 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 32883 soc.cpu.cpuregs_waddr[3]
.sym 32885 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 32886 soc.cpu.irq_pending[20]
.sym 32888 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 32889 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 32891 soc.cpu.cpuregs_waddr[1]
.sym 32893 soc.cpu.alu_out_q[18]
.sym 32894 soc.cpu.irq_mask[18]
.sym 32895 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 32896 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32897 soc.cpu.instr_retirq
.sym 32898 soc.cpu.reg_pc[29]
.sym 32901 soc.cpu.reg_pc[28]
.sym 32903 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]
.sym 32904 soc.cpu.irq_mask[24]
.sym 32912 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 32913 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 32914 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 32915 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32916 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 32918 soc.cpu.reg_out[19]
.sym 32920 soc.cpu.cpuregs_wrdata[25]
.sym 32922 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32923 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32924 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 32926 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32927 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 32928 soc.cpu.latched_stalu
.sym 32929 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 32930 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 32931 soc.cpu.cpuregs_wrdata[19]
.sym 32932 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32934 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32937 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 32938 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 32939 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 32940 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32941 soc.cpu.alu_out_q[19]
.sym 32943 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 32945 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 32949 soc.cpu.cpuregs_wrdata[25]
.sym 32955 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 32956 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32957 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 32958 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32961 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32962 soc.cpu.alu_out_q[19]
.sym 32963 soc.cpu.reg_out[19]
.sym 32964 soc.cpu.latched_stalu
.sym 32967 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 32968 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 32969 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32970 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32973 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 32974 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32975 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 32976 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 32982 soc.cpu.cpuregs_wrdata[19]
.sym 32985 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 32986 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 32987 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 32988 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32990 clk$SB_IO_IN_$glb_clk
.sym 32992 soc.cpu.irq_pending[16]
.sym 32993 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 32994 soc.cpu.irq_pending[18]
.sym 32995 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]
.sym 32996 COMM[3]$SB_IO_OUT
.sym 32997 COMM[0]$SB_IO_OUT
.sym 32998 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32999 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 33001 soc.cpu.reg_pc[31]
.sym 33004 soc.cpu.decoded_imm[16]
.sym 33005 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 33007 soc.cpu.cpuregs_waddr[0]
.sym 33008 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 33009 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 33010 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 33011 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 33012 soc.cpu.reg_out[18]
.sym 33013 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 33014 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 33015 soc.cpu.latched_is_lh
.sym 33016 soc.cpu.instr_maskirq
.sym 33017 soc.cpu.cpuregs_rs1[19]
.sym 33018 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 33019 soc.cpu.cpuregs_waddr[4]
.sym 33020 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 33021 soc.cpu.cpuregs_waddr[2]
.sym 33023 soc.cpu.irq_state[1]
.sym 33024 soc.cpu.irq_state[1]
.sym 33025 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0[1]
.sym 33026 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 33027 soc.cpu.instr_maskirq
.sym 33034 soc.cpu.instr_maskirq
.sym 33035 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 33037 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 33039 soc.cpu.cpuregs_rs1[17]
.sym 33040 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 33042 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 33043 soc.cpu.cpuregs_rs1[26]
.sym 33045 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 33046 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 33047 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 33048 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 33049 soc.cpu.irq_mask[17]
.sym 33051 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33053 soc.cpu.instr_timer
.sym 33054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 33056 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 33057 soc.cpu.instr_retirq
.sym 33059 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 33060 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 33061 soc.cpu.timer[17]
.sym 33062 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 33066 soc.cpu.cpuregs_rs1[17]
.sym 33072 soc.cpu.instr_retirq
.sym 33073 soc.cpu.cpuregs_rs1[17]
.sym 33074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 33078 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 33079 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 33080 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 33081 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 33084 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 33085 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 33086 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 33087 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 33091 soc.cpu.cpuregs_rs1[26]
.sym 33096 soc.cpu.instr_maskirq
.sym 33097 soc.cpu.irq_mask[17]
.sym 33098 soc.cpu.timer[17]
.sym 33099 soc.cpu.instr_timer
.sym 33102 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 33104 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 33105 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 33109 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 33111 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 33112 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33113 clk$SB_IO_IN_$glb_clk
.sym 33114 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33115 soc.cpu.irq_mask[18]
.sym 33116 soc.cpu.irq_mask[19]
.sym 33117 soc.cpu.irq_mask[28]
.sym 33118 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 33119 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 33120 soc.cpu.irq_mask[24]
.sym 33121 soc.cpu.irq_mask[27]
.sym 33122 soc.cpu.irq_mask[16]
.sym 33127 soc.cpu.irq_mask[17]
.sym 33128 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33129 soc.cpu.reg_out[25]
.sym 33131 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 33132 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 33133 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 33134 UART_RX_SB_LUT4_I1_I0[3]
.sym 33135 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 33136 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 33138 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 33141 soc.cpu.irq_pending[19]
.sym 33142 soc.cpu.irq_mask[24]
.sym 33143 soc.cpu.irq_pending[28]
.sym 33144 soc.cpu.irq_mask[27]
.sym 33145 soc.cpu.cpuregs_rs1[24]
.sym 33147 soc.cpu.cpuregs_rs1[18]
.sym 33149 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 33150 DEC$SB_IO_OUT
.sym 33156 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 33159 soc.cpu.cpuregs_rs1[25]
.sym 33160 soc.cpu.reg_pc[28]
.sym 33162 soc.cpu.cpuregs_waddr[1]
.sym 33163 soc.cpu.cpuregs_waddr[3]
.sym 33164 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 33165 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 33167 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 33168 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 33171 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 33174 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33175 soc.cpu.latched_branch_SB_LUT4_I2_I1[1]
.sym 33176 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 33177 soc.cpu.irq_mask[25]
.sym 33179 soc.cpu.cpuregs_waddr[4]
.sym 33180 soc.cpu.cpuregs_rs1[29]
.sym 33181 soc.cpu.cpuregs_waddr[2]
.sym 33182 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 33183 soc.cpu.cpuregs_waddr[0]
.sym 33184 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 33185 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0[1]
.sym 33187 soc.cpu.instr_maskirq
.sym 33189 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0[1]
.sym 33190 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 33191 soc.cpu.reg_pc[28]
.sym 33192 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 33196 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 33198 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 33201 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 33202 soc.cpu.latched_branch_SB_LUT4_I2_I1[1]
.sym 33203 soc.cpu.cpuregs_waddr[2]
.sym 33204 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 33207 soc.cpu.cpuregs_waddr[4]
.sym 33208 soc.cpu.cpuregs_waddr[0]
.sym 33209 soc.cpu.cpuregs_waddr[3]
.sym 33210 soc.cpu.cpuregs_waddr[1]
.sym 33213 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 33214 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 33215 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 33216 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 33221 soc.cpu.cpuregs_rs1[25]
.sym 33228 soc.cpu.cpuregs_rs1[29]
.sym 33231 soc.cpu.irq_mask[25]
.sym 33234 soc.cpu.instr_maskirq
.sym 33235 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33236 clk$SB_IO_IN_$glb_clk
.sym 33237 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33238 soc.cpu.irq_pending[28]
.sym 33240 COMM[2]$SB_IO_OUT
.sym 33241 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 33244 soc.cpu.irq_pending[29]
.sym 33245 soc.cpu.irq_pending[19]
.sym 33250 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 33251 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 33252 soc.cpu.is_alu_reg_reg
.sym 33253 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 33254 soc.cpu.cpuregs_wrdata[24]
.sym 33255 soc.cpu.decoded_imm[0]
.sym 33256 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 33258 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 33259 soc.cpu.cpuregs_waddr[3]
.sym 33260 soc.cpu.cpuregs_wrdata[29]
.sym 33261 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 33363 display.refresh_tick_SB_LUT4_O_I3
.sym 33366 display.refresh_tick
.sym 33369 soc.cpu.instr_rdcycleh
.sym 33375 soc.cpu.cpuregs_waddr[1]
.sym 33378 soc.cpu.cpuregs_waddr[3]
.sym 33381 soc.cpu.instr_timer
.sym 33383 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 33492 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33494 soc.cpu.cpuregs_waddr[0]
.sym 33497 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 33499 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33559 SEG[4]$SB_IO_OUT
.sym 33579 SEG[4]$SB_IO_OUT
.sym 33616 COMM[3]$SB_IO_OUT
.sym 33722 soc.cpu.reg_pc[3]
.sym 33728 iomem_wdata[29]
.sym 33730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 33731 iomem_wdata[28]
.sym 33732 iomem_wdata[22]
.sym 33733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 33735 iomem_wdata[25]
.sym 33739 COLHI$SB_IO_OUT
.sym 33881 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 33885 iomem_addr[6]
.sym 33890 iomem_wdata[28]
.sym 33891 iomem_addr[7]
.sym 34004 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 34005 COMM[3]$SB_IO_OUT
.sym 34010 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 34014 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 34015 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 34016 iomem_addr[3]
.sym 34020 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 34023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[6]
.sym 34025 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34029 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 34053 soc.cpu.count_instr[0]
.sym 34082 soc.cpu.count_instr[0]
.sym 34114 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 34115 clk$SB_IO_IN_$glb_clk
.sym 34116 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 34118 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 34119 soc.cpu.irq_mask[7]
.sym 34120 soc.cpu.irq_mask[11]
.sym 34121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 34122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3]
.sym 34123 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 34128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 34129 iomem_wdata[8]
.sym 34130 iomem_wdata[0]
.sym 34133 iomem_wdata[24]
.sym 34134 iomem_wdata[1]
.sym 34137 iomem_wdata[29]
.sym 34138 iomem_addr[16]
.sym 34140 iomem_addr[15]
.sym 34141 soc.cpu.cpuregs_rs1[11]
.sym 34142 soc.cpu.timer[7]
.sym 34144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3]
.sym 34145 soc.cpu.cpu_state[4]
.sym 34146 soc.cpu.cpu_state[3]
.sym 34147 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34149 soc.cpu.cpu_state[3]
.sym 34151 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34152 soc.cpu.instr_maskirq
.sym 34160 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34164 UART_RX_SB_LUT4_I1_I0[3]
.sym 34165 soc.cpu.instr_maskirq
.sym 34170 soc.cpu.irq_pending[5]
.sym 34171 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 34182 soc.cpu.cpu_state[2]
.sym 34185 soc.cpu.irq_mask[5]
.sym 34198 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 34200 UART_RX_SB_LUT4_I1_I0[3]
.sym 34216 soc.cpu.irq_pending[5]
.sym 34217 soc.cpu.irq_mask[5]
.sym 34233 soc.cpu.cpu_state[2]
.sym 34235 soc.cpu.instr_maskirq
.sym 34236 UART_RX_SB_LUT4_I1_I0[3]
.sym 34237 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34238 clk$SB_IO_IN_$glb_clk
.sym 34239 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 34241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 34243 soc.cpu.irq_pending[6]
.sym 34244 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 34245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34246 soc.cpu.irq_pending[3]
.sym 34247 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 34251 soc.cpu.count_instr[30]
.sym 34252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 34253 iomem_wstrb[1]
.sym 34255 iomem_wdata[3]
.sym 34258 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 34259 iomem_wdata[30]
.sym 34260 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 34261 iomem_wdata[11]
.sym 34267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 34268 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 34270 $PACKER_VCC_NET
.sym 34271 soc.cpu.irq_mask[5]
.sym 34275 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34281 soc.cpu.instr_retirq
.sym 34282 soc.cpu.cpuregs_rs1[7]
.sym 34283 soc.cpu.irq_mask[7]
.sym 34284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34286 soc.cpu.cpuregs_rs1[6]
.sym 34287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 34290 soc.cpu.instr_retirq_SB_LUT4_I3_O[2]
.sym 34291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 34292 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 34295 soc.cpu.instr_timer
.sym 34296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 34298 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 34299 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 34300 soc.cpu.cpu_state[2]
.sym 34301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34302 soc.cpu.timer[7]
.sym 34303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 34304 soc.cpu.count_cycle[7]
.sym 34306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34311 soc.cpu.count_cycle[6]
.sym 34312 soc.cpu.instr_maskirq
.sym 34314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34315 soc.cpu.cpuregs_rs1[6]
.sym 34316 soc.cpu.instr_retirq
.sym 34317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 34322 soc.cpu.cpuregs_rs1[6]
.sym 34326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 34327 soc.cpu.cpu_state[2]
.sym 34328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 34329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 34332 soc.cpu.count_cycle[6]
.sym 34333 soc.cpu.instr_retirq_SB_LUT4_I3_O[2]
.sym 34334 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 34335 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 34339 soc.cpu.cpuregs_rs1[7]
.sym 34340 soc.cpu.instr_retirq
.sym 34344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34346 soc.cpu.instr_timer
.sym 34347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34350 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 34351 soc.cpu.count_cycle[7]
.sym 34352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 34353 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 34356 soc.cpu.timer[7]
.sym 34357 soc.cpu.irq_mask[7]
.sym 34358 soc.cpu.instr_timer
.sym 34359 soc.cpu.instr_maskirq
.sym 34360 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34361 clk$SB_IO_IN_$glb_clk
.sym 34362 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34363 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 34364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 34365 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 34366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 34367 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 34368 soc.cpu.irq_pending[7]
.sym 34369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 34375 iomem_wdata[28]
.sym 34377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 34379 soc.cpu.instr_retirq
.sym 34382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[1]
.sym 34383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 34384 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34386 iomem_wdata[16]
.sym 34387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34388 iomem_wdata[2]
.sym 34389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 34390 soc.cpu.irq_pending[7]
.sym 34391 soc.cpu.instr_rdcycleh
.sym 34393 soc.cpu.count_instr[11]
.sym 34394 soc.cpu.instr_rdinstrh
.sym 34395 soc.cpu.instr_rdcycleh
.sym 34397 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34404 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[2]
.sym 34405 soc.cpu.count_instr[0]
.sym 34406 soc.cpu.instr_rdcycleh
.sym 34408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34409 soc.cpu.count_cycle[38]
.sym 34410 soc.cpu.instr_rdinstrh
.sym 34411 soc.cpu.count_instr[11]
.sym 34415 soc.cpu.count_instr[3]
.sym 34417 soc.cpu.count_instr[5]
.sym 34418 soc.cpu.count_instr[6]
.sym 34419 soc.cpu.count_cycle[43]
.sym 34421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34423 soc.cpu.count_cycle[11]
.sym 34425 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 34427 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 34428 soc.cpu.count_instr[37]
.sym 34429 soc.cpu.count_instr[32]
.sym 34430 soc.cpu.count_instr[38]
.sym 34431 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 34432 soc.cpu.instr_rdinstrh
.sym 34433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 34435 soc.cpu.count_instr[43]
.sym 34437 soc.cpu.instr_rdcycleh
.sym 34438 soc.cpu.count_cycle[38]
.sym 34439 soc.cpu.instr_rdinstrh
.sym 34440 soc.cpu.count_instr[38]
.sym 34443 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 34444 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[2]
.sym 34445 soc.cpu.count_instr[6]
.sym 34450 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 34451 soc.cpu.count_instr[3]
.sym 34452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34455 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 34456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 34457 soc.cpu.instr_rdinstrh
.sym 34458 soc.cpu.count_instr[43]
.sym 34461 soc.cpu.instr_rdcycleh
.sym 34462 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 34463 soc.cpu.count_cycle[43]
.sym 34464 soc.cpu.count_instr[11]
.sym 34468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34469 soc.cpu.count_cycle[11]
.sym 34470 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 34473 soc.cpu.count_instr[32]
.sym 34474 soc.cpu.count_instr[0]
.sym 34475 soc.cpu.instr_rdinstrh
.sym 34476 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 34479 soc.cpu.count_instr[37]
.sym 34480 soc.cpu.count_instr[5]
.sym 34481 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 34482 soc.cpu.instr_rdinstrh
.sym 34486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34491 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 34492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34493 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 34496 soc.cpu.count_instr[17]
.sym 34497 soc.cpu.count_instr[24]
.sym 34500 soc.cpu.irq_mask[3]
.sym 34506 soc.cpu.timer[4]
.sym 34509 iomem_wdata[18]
.sym 34510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[6]
.sym 34511 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 34513 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 34514 soc.cpu.cpuregs_rs1[1]
.sym 34516 soc.cpu.cpuregs_rs1[14]
.sym 34517 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 34518 soc.cpu.cpuregs_rs1[2]
.sym 34519 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 34531 soc.cpu.count_instr[0]
.sym 34532 soc.cpu.count_instr[5]
.sym 34539 soc.cpu.count_instr[0]
.sym 34544 soc.cpu.count_instr[1]
.sym 34545 soc.cpu.count_instr[2]
.sym 34550 soc.cpu.count_instr[7]
.sym 34554 soc.cpu.count_instr[3]
.sym 34555 soc.cpu.count_instr[4]
.sym 34557 soc.cpu.count_instr[6]
.sym 34559 $nextpnr_ICESTORM_LC_3$O
.sym 34561 soc.cpu.count_instr[0]
.sym 34565 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 34568 soc.cpu.count_instr[1]
.sym 34569 soc.cpu.count_instr[0]
.sym 34571 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 34574 soc.cpu.count_instr[2]
.sym 34575 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 34577 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 34579 soc.cpu.count_instr[3]
.sym 34581 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 34583 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 34585 soc.cpu.count_instr[4]
.sym 34587 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 34589 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 34592 soc.cpu.count_instr[5]
.sym 34593 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 34595 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 34597 soc.cpu.count_instr[6]
.sym 34599 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 34601 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 34604 soc.cpu.count_instr[7]
.sym 34605 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 34606 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 34607 clk$SB_IO_IN_$glb_clk
.sym 34608 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 34610 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34611 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 34613 soc.cpu.irq_mask[1]
.sym 34614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34619 soc.cpu.count_instr[25]
.sym 34621 iomem_wdata[26]
.sym 34624 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34626 soc.cpu.instr_retirq
.sym 34627 soc.cpu.alu_out_q[8]
.sym 34628 iomem_addr[16]
.sym 34629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 34630 soc.cpu.alu_out_q[4]
.sym 34631 soc.cpu.count_instr[36]
.sym 34633 soc.cpu.cpu_state[3]
.sym 34634 soc.cpu.count_cycle[36]
.sym 34635 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34636 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 34637 soc.cpu.cpuregs_rs1[11]
.sym 34638 soc.cpu.cpu_state[3]
.sym 34639 soc.cpu.cpu_state[4]
.sym 34640 soc.cpu.cpuregs_rs1[10]
.sym 34641 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 34642 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34643 soc.cpu.cpu_state[3]
.sym 34644 soc.cpu.count_instr[47]
.sym 34645 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 34661 soc.cpu.count_instr[11]
.sym 34662 soc.cpu.count_instr[12]
.sym 34663 soc.cpu.count_instr[13]
.sym 34666 soc.cpu.count_instr[8]
.sym 34667 soc.cpu.count_instr[9]
.sym 34672 soc.cpu.count_instr[14]
.sym 34676 soc.cpu.count_instr[10]
.sym 34681 soc.cpu.count_instr[15]
.sym 34682 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 34685 soc.cpu.count_instr[8]
.sym 34686 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 34688 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 34691 soc.cpu.count_instr[9]
.sym 34692 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 34694 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 34696 soc.cpu.count_instr[10]
.sym 34698 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 34700 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 34702 soc.cpu.count_instr[11]
.sym 34704 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 34706 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 34708 soc.cpu.count_instr[12]
.sym 34710 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 34712 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 34714 soc.cpu.count_instr[13]
.sym 34716 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 34718 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 34721 soc.cpu.count_instr[14]
.sym 34722 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 34724 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 34726 soc.cpu.count_instr[15]
.sym 34728 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 34729 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 34730 clk$SB_IO_IN_$glb_clk
.sym 34731 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34732 soc.cpu.timer[14]
.sym 34733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34734 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[1]
.sym 34735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 34736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]
.sym 34738 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[2]
.sym 34739 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34742 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 34743 soc.cpu.count_instr[26]
.sym 34744 soc.cpu.count_instr[8]
.sym 34747 soc.cpu.alu_out_q[11]
.sym 34748 soc.cpu.count_instr[9]
.sym 34750 soc.cpu.count_cycle[33]
.sym 34751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 34753 iomem_addr[13]
.sym 34755 soc.cpu.timer[1]
.sym 34756 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 34757 soc.cpu.instr_retirq
.sym 34758 soc.cpu.count_instr[33]
.sym 34759 soc.cpu.count_cycle[13]
.sym 34760 soc.cpu.irq_mask[1]
.sym 34761 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 34762 soc.cpu.count_instr[23]
.sym 34763 soc.cpu.count_instr[13]
.sym 34764 soc.cpu.reg_pc[2]
.sym 34766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 34767 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34768 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 34781 soc.cpu.count_instr[16]
.sym 34784 soc.cpu.count_instr[19]
.sym 34786 soc.cpu.count_instr[21]
.sym 34787 soc.cpu.count_instr[22]
.sym 34788 soc.cpu.count_instr[23]
.sym 34790 soc.cpu.count_instr[17]
.sym 34793 soc.cpu.count_instr[20]
.sym 34799 soc.cpu.count_instr[18]
.sym 34805 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 34807 soc.cpu.count_instr[16]
.sym 34809 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 34811 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 34814 soc.cpu.count_instr[17]
.sym 34815 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 34817 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 34819 soc.cpu.count_instr[18]
.sym 34821 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 34823 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 34825 soc.cpu.count_instr[19]
.sym 34827 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 34829 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 34832 soc.cpu.count_instr[20]
.sym 34833 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 34835 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 34837 soc.cpu.count_instr[21]
.sym 34839 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 34841 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 34843 soc.cpu.count_instr[22]
.sym 34845 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 34847 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 34849 soc.cpu.count_instr[23]
.sym 34851 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 34852 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 34853 clk$SB_IO_IN_$glb_clk
.sym 34854 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34857 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[3]
.sym 34858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34861 soc.cpu.reg_pc[6]
.sym 34862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]
.sym 34865 soc.cpu.count_instr[63]
.sym 34868 soc.cpu.instr_retirq
.sym 34871 iomem_addr[5]
.sym 34872 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34873 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 34874 soc.cpu.timer[14]
.sym 34875 soc.cpu.count_cycle[22]
.sym 34876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 34877 soc.cpu.instr_retirq
.sym 34878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[1]
.sym 34879 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34880 soc.cpu.count_cycle[20]
.sym 34881 soc.cpu.instr_rdinstrh
.sym 34882 soc.cpu.irq_pending[7]
.sym 34883 $PACKER_VCC_NET
.sym 34884 soc.cpu.count_instr[20]
.sym 34885 soc.cpu.count_cycle[21]
.sym 34887 soc.cpu.instr_rdcycleh
.sym 34888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34890 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 34891 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 34897 soc.cpu.count_instr[25]
.sym 34898 soc.cpu.count_instr[26]
.sym 34909 soc.cpu.count_instr[29]
.sym 34911 soc.cpu.count_instr[31]
.sym 34912 soc.cpu.count_instr[24]
.sym 34923 soc.cpu.count_instr[27]
.sym 34924 soc.cpu.count_instr[28]
.sym 34926 soc.cpu.count_instr[30]
.sym 34928 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 34931 soc.cpu.count_instr[24]
.sym 34932 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 34934 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 34937 soc.cpu.count_instr[25]
.sym 34938 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 34940 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 34943 soc.cpu.count_instr[26]
.sym 34944 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 34946 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 34948 soc.cpu.count_instr[27]
.sym 34950 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 34952 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 34954 soc.cpu.count_instr[28]
.sym 34956 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 34958 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 34960 soc.cpu.count_instr[29]
.sym 34962 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 34964 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 34966 soc.cpu.count_instr[30]
.sym 34968 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 34970 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 34972 soc.cpu.count_instr[31]
.sym 34974 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 34975 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 34976 clk$SB_IO_IN_$glb_clk
.sym 34977 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34978 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3]
.sym 34979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34982 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34985 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 34988 soc.cpu.count_instr[49]
.sym 34989 soc.cpu.timer[21]
.sym 34991 soc.cpu.reg_pc[6]
.sym 34994 soc.cpu.count_cycle[39]
.sym 34995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]
.sym 34996 soc.cpu.count_cycle[34]
.sym 34997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34999 soc.cpu.alu_out_q[6]
.sym 35001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[3]
.sym 35002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[6]
.sym 35003 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35005 soc.cpu.alu_out_q[11]
.sym 35006 soc.cpu.alu_out_q[2]
.sym 35007 soc.cpu.alu_out_q[7]
.sym 35008 soc.cpu.reg_pc[12]
.sym 35009 soc.cpu.cpuregs_rs1[2]
.sym 35010 soc.cpu.cpuregs_rs1[1]
.sym 35011 soc.cpu.count_instr[19]
.sym 35012 soc.cpu.cpuregs_rs1[14]
.sym 35013 soc.cpu.irq_mask[12]
.sym 35014 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 35020 soc.cpu.count_instr[33]
.sym 35026 soc.cpu.count_instr[39]
.sym 35027 soc.cpu.count_instr[32]
.sym 35029 soc.cpu.count_instr[34]
.sym 35030 soc.cpu.count_instr[35]
.sym 35041 soc.cpu.count_instr[38]
.sym 35047 soc.cpu.count_instr[36]
.sym 35048 soc.cpu.count_instr[37]
.sym 35051 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 35053 soc.cpu.count_instr[32]
.sym 35055 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 35057 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 35060 soc.cpu.count_instr[33]
.sym 35061 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 35063 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 35065 soc.cpu.count_instr[34]
.sym 35067 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 35069 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 35071 soc.cpu.count_instr[35]
.sym 35073 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 35075 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 35077 soc.cpu.count_instr[36]
.sym 35079 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 35081 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 35083 soc.cpu.count_instr[37]
.sym 35085 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 35087 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 35090 soc.cpu.count_instr[38]
.sym 35091 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 35093 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 35096 soc.cpu.count_instr[39]
.sym 35097 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 35098 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 35099 clk$SB_IO_IN_$glb_clk
.sym 35100 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35102 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 35103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35106 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35107 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35108 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35111 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35112 soc.cpu.count_instr[50]
.sym 35117 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 35119 soc.cpu.alu_out_q[10]
.sym 35120 iomem_addr[14]
.sym 35122 iomem_addr[10]
.sym 35124 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 35126 soc.cpu.cpuregs_rs1[12]
.sym 35127 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 35128 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 35129 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 35130 soc.cpu.cpu_state[4]
.sym 35131 soc.cpu.count_instr[47]
.sym 35133 soc.cpu.cpuregs_rs1[11]
.sym 35134 soc.cpu.cpu_state[3]
.sym 35135 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35136 soc.cpu.cpuregs_rs1[10]
.sym 35137 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 35142 soc.cpu.count_instr[40]
.sym 35143 soc.cpu.count_instr[41]
.sym 35144 soc.cpu.count_instr[42]
.sym 35146 soc.cpu.count_instr[44]
.sym 35156 soc.cpu.count_instr[46]
.sym 35169 soc.cpu.count_instr[43]
.sym 35171 soc.cpu.count_instr[45]
.sym 35173 soc.cpu.count_instr[47]
.sym 35174 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 35177 soc.cpu.count_instr[40]
.sym 35178 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 35180 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 35183 soc.cpu.count_instr[41]
.sym 35184 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 35186 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 35189 soc.cpu.count_instr[42]
.sym 35190 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 35192 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 35194 soc.cpu.count_instr[43]
.sym 35196 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 35198 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 35201 soc.cpu.count_instr[44]
.sym 35202 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 35204 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 35206 soc.cpu.count_instr[45]
.sym 35208 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 35210 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 35212 soc.cpu.count_instr[46]
.sym 35214 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 35216 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 35218 soc.cpu.count_instr[47]
.sym 35220 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 35221 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 35222 clk$SB_IO_IN_$glb_clk
.sym 35223 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 35226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 35229 soc.cpu.irq_mask[12]
.sym 35230 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 35231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35234 soc.cpu.reg_pc[3]
.sym 35237 soc.cpu.count_instr[21]
.sym 35242 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 35247 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 35248 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 35249 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 35250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 35251 soc.cpu.alu_out_q[22]
.sym 35252 soc.cpu.irq_pending[1]
.sym 35254 soc.cpu.count_instr[23]
.sym 35255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35256 soc.cpu.reg_pc[2]
.sym 35257 soc.cpu.irq_mask[1]
.sym 35258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35259 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35260 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 35273 soc.cpu.count_instr[48]
.sym 35275 soc.cpu.count_instr[50]
.sym 35279 soc.cpu.count_instr[54]
.sym 35282 soc.cpu.count_instr[49]
.sym 35284 soc.cpu.count_instr[51]
.sym 35285 soc.cpu.count_instr[52]
.sym 35294 soc.cpu.count_instr[53]
.sym 35296 soc.cpu.count_instr[55]
.sym 35297 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 35299 soc.cpu.count_instr[48]
.sym 35301 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 35303 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 35306 soc.cpu.count_instr[49]
.sym 35307 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 35309 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 35311 soc.cpu.count_instr[50]
.sym 35313 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 35315 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 35318 soc.cpu.count_instr[51]
.sym 35319 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 35321 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 35324 soc.cpu.count_instr[52]
.sym 35325 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 35327 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 35329 soc.cpu.count_instr[53]
.sym 35331 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 35333 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 35335 soc.cpu.count_instr[54]
.sym 35337 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 35339 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 35341 soc.cpu.count_instr[55]
.sym 35343 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 35344 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35346 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35348 soc.cpu.reg_pc[8]
.sym 35349 soc.cpu.reg_pc[2]
.sym 35350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[3]
.sym 35351 soc.cpu.reg_pc[10]
.sym 35352 soc.cpu.reg_pc[12]
.sym 35353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35354 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 35357 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 35359 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 35360 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 35361 soc.cpu.count_cycle[51]
.sym 35365 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 35367 soc.cpu.count_cycle[16]
.sym 35370 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 35371 soc.cpu.instr_rdcycleh
.sym 35372 soc.cpu.instr_rdinstrh
.sym 35374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[1]
.sym 35375 soc.cpu.reg_next_pc[0]
.sym 35376 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 35377 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35378 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35379 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 35380 soc.cpu.count_cycle[20]
.sym 35381 soc.cpu.cpuregs_wrdata[15]
.sym 35382 soc.cpu.irq_pending[7]
.sym 35383 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 35389 soc.cpu.count_instr[57]
.sym 35396 soc.cpu.count_instr[56]
.sym 35399 soc.cpu.count_instr[59]
.sym 35400 soc.cpu.count_instr[60]
.sym 35401 soc.cpu.count_instr[61]
.sym 35403 soc.cpu.count_instr[63]
.sym 35414 soc.cpu.count_instr[58]
.sym 35418 soc.cpu.count_instr[62]
.sym 35420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 35422 soc.cpu.count_instr[56]
.sym 35424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 35426 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 35429 soc.cpu.count_instr[57]
.sym 35430 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 35432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 35434 soc.cpu.count_instr[58]
.sym 35436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 35438 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 35440 soc.cpu.count_instr[59]
.sym 35442 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 35444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 35446 soc.cpu.count_instr[60]
.sym 35448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 35450 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 35452 soc.cpu.count_instr[61]
.sym 35454 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 35456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 35458 soc.cpu.count_instr[62]
.sym 35460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 35464 soc.cpu.count_instr[63]
.sym 35466 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 35467 soc.cpu.decoder_trigger_SB_LUT4_I0_O_$glb_ce
.sym 35468 clk$SB_IO_IN_$glb_clk
.sym 35469 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35470 soc.cpu.cpuregs_wrdata[5]
.sym 35471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 35472 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 35473 soc.cpu.cpuregs_wrdata[15]
.sym 35474 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 35475 soc.cpu.reg_pc[7]
.sym 35476 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 35477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 35480 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 35481 COMM[3]$SB_IO_OUT
.sym 35484 soc.cpu.decoded_imm[1]
.sym 35488 soc.cpu.reg_pc[15]
.sym 35490 soc.cpu.decoded_imm[15]
.sym 35492 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 35493 soc.cpu.reg_pc[2]
.sym 35494 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[6]
.sym 35495 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35497 soc.cpu.decoded_imm[1]
.sym 35498 soc.cpu.reg_pc[10]
.sym 35499 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 35500 soc.cpu.reg_pc[12]
.sym 35501 soc.cpu.cpuregs_rs1[2]
.sym 35502 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35503 soc.cpu.alu_out_q[3]
.sym 35504 soc.cpu.cpuregs_rs1[14]
.sym 35505 soc.cpu.alu_out_q[11]
.sym 35511 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35514 soc.cpu.count_cycle[57]
.sym 35515 soc.cpu.count_instr[60]
.sym 35519 soc.cpu.count_instr[56]
.sym 35520 soc.cpu.count_instr[57]
.sym 35522 soc.cpu.count_instr[59]
.sym 35524 soc.cpu.count_cycle[62]
.sym 35525 soc.cpu.count_instr[62]
.sym 35527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35528 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35529 soc.cpu.count_cycle[49]
.sym 35530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35531 soc.cpu.instr_rdcycleh
.sym 35532 soc.cpu.instr_rdinstrh
.sym 35533 soc.cpu.count_instr[27]
.sym 35534 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 35536 soc.cpu.count_instr[25]
.sym 35538 soc.cpu.count_instr[26]
.sym 35540 soc.cpu.count_instr[28]
.sym 35541 soc.cpu.count_instr[17]
.sym 35542 soc.cpu.count_instr[24]
.sym 35544 soc.cpu.instr_rdcycleh
.sym 35545 soc.cpu.count_instr[62]
.sym 35546 soc.cpu.count_cycle[62]
.sym 35547 soc.cpu.instr_rdinstrh
.sym 35550 soc.cpu.count_instr[56]
.sym 35551 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35552 soc.cpu.instr_rdinstrh
.sym 35553 soc.cpu.count_instr[24]
.sym 35556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35557 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35558 soc.cpu.count_instr[26]
.sym 35559 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 35562 soc.cpu.instr_rdinstrh
.sym 35563 soc.cpu.count_instr[57]
.sym 35564 soc.cpu.count_cycle[57]
.sym 35565 soc.cpu.instr_rdcycleh
.sym 35568 soc.cpu.count_instr[28]
.sym 35569 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35570 soc.cpu.count_instr[60]
.sym 35571 soc.cpu.instr_rdinstrh
.sym 35574 soc.cpu.count_instr[17]
.sym 35575 soc.cpu.count_cycle[49]
.sym 35576 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35577 soc.cpu.instr_rdcycleh
.sym 35580 soc.cpu.count_instr[59]
.sym 35581 soc.cpu.instr_rdinstrh
.sym 35582 soc.cpu.count_instr[27]
.sym 35583 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35587 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35589 soc.cpu.count_instr[25]
.sym 35594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[1]
.sym 35595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[2]
.sym 35596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 35597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[4]
.sym 35598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[5]
.sym 35599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[6]
.sym 35600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[7]
.sym 35601 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 35604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 35605 soc.cpu.alu_out_q[9]
.sym 35606 soc.cpu.decoded_imm[7]
.sym 35608 soc.cpu.reg_out[9]
.sym 35609 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 35611 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 35612 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 35613 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 35615 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 35616 soc.cpu.decoded_imm[3]
.sym 35617 soc.cpu.decoded_imm[3]
.sym 35618 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35619 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 35620 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35621 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 35622 soc.cpu.cpu_state[3]
.sym 35623 soc.cpu.cpuregs_rs1[10]
.sym 35624 soc.cpu.reg_out[14]
.sym 35625 soc.cpu.cpuregs_rs1[11]
.sym 35626 soc.cpu.cpuregs_wrdata[8]
.sym 35627 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35628 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 35634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35635 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 35636 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 35637 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 35638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35639 soc.cpu.count_cycle[59]
.sym 35640 soc.cpu.reg_out[3]
.sym 35641 soc.cpu.count_cycle[60]
.sym 35642 soc.cpu.count_cycle[28]
.sym 35643 soc.cpu.instr_rdcycleh
.sym 35644 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35646 soc.cpu.latched_stalu
.sym 35648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35649 soc.cpu.instr_maskirq
.sym 35650 soc.cpu.count_instr[30]
.sym 35651 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35654 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 35655 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 35657 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35658 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 35661 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 35662 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35663 soc.cpu.alu_out_q[3]
.sym 35667 soc.cpu.alu_out_q[3]
.sym 35668 soc.cpu.latched_stalu
.sym 35669 soc.cpu.reg_out[3]
.sym 35670 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35673 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 35674 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 35675 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 35679 soc.cpu.instr_rdcycleh
.sym 35680 soc.cpu.count_cycle[60]
.sym 35681 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35685 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 35686 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 35687 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35688 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 35691 soc.cpu.alu_out_q[3]
.sym 35692 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35693 soc.cpu.reg_out[3]
.sym 35694 soc.cpu.latched_stalu
.sym 35697 soc.cpu.count_cycle[28]
.sym 35698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35699 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 35700 soc.cpu.instr_maskirq
.sym 35704 soc.cpu.count_cycle[59]
.sym 35705 soc.cpu.instr_rdcycleh
.sym 35706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35709 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35710 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35712 soc.cpu.count_instr[30]
.sym 35716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[8]
.sym 35717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[9]
.sym 35718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[10]
.sym 35719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[11]
.sym 35720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[12]
.sym 35721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[13]
.sym 35722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[14]
.sym 35723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[15]
.sym 35726 soc.cpu.irq_mask[19]
.sym 35728 soc.cpu.decoded_imm[14]
.sym 35730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 35731 soc.cpu.reg_pc[4]
.sym 35732 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 35733 soc.cpu.reg_pc[1]
.sym 35734 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35736 soc.cpu.reg_out[3]
.sym 35737 soc.cpu.decoded_imm[15]
.sym 35738 soc.cpu.decoded_imm[12]
.sym 35739 soc.cpu.decoded_imm[9]
.sym 35740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 35741 soc.cpu.cpuregs_rs1[14]
.sym 35742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 35743 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35744 soc.cpu.reg_pc[14]
.sym 35745 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 35746 soc.cpu.decoded_imm[18]
.sym 35747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 35749 soc.cpu.cpuregs_wrdata[9]
.sym 35750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35751 soc.cpu.alu_out_q[22]
.sym 35757 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 35758 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 35759 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35760 soc.cpu.reg_out[11]
.sym 35762 soc.cpu.reg_pc[14]
.sym 35763 soc.cpu.is_lui_auipc_jal
.sym 35765 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 35766 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 35767 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 35768 soc.cpu.latched_stalu
.sym 35769 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 35770 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 35771 soc.cpu.cpuregs_rs1[14]
.sym 35772 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 35774 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 35775 soc.cpu.alu_out_q[11]
.sym 35776 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 35777 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35778 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 35780 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35781 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35782 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 35784 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 35785 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 35788 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 35790 soc.cpu.latched_stalu
.sym 35791 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35792 soc.cpu.alu_out_q[11]
.sym 35793 soc.cpu.reg_out[11]
.sym 35796 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 35797 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35798 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 35799 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35802 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 35803 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35804 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 35805 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 35808 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35809 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 35810 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 35811 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 35814 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35815 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 35816 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 35817 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 35820 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 35823 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 35826 soc.cpu.is_lui_auipc_jal
.sym 35827 soc.cpu.cpuregs_rs1[14]
.sym 35828 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 35829 soc.cpu.reg_pc[14]
.sym 35834 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 35836 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 35837 clk$SB_IO_IN_$glb_clk
.sym 35838 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 35840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[17]
.sym 35841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[18]
.sym 35842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[19]
.sym 35843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[0]
.sym 35844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[21]
.sym 35845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[0]
.sym 35846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[23]
.sym 35849 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35850 soc.cpu.irq_mask[28]
.sym 35851 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 35852 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 35853 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 35854 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 35856 soc.cpu.reg_pc[15]
.sym 35857 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 35858 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 35859 soc.cpu.cpuregs_waddr[0]
.sym 35860 soc.cpu.cpuregs_waddr[2]
.sym 35861 soc.cpu.reg_out[0]
.sym 35862 soc.cpu.latched_stalu
.sym 35863 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35864 soc.cpu.cpuregs_wrdata[8]
.sym 35865 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 35866 soc.cpu.instr_rdinstrh
.sym 35867 soc.cpu.instr_timer
.sym 35868 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 35869 soc.cpu.decoded_imm[19]
.sym 35870 soc.cpu.decoded_imm[12]
.sym 35871 soc.cpu.instr_rdinstrh
.sym 35872 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 35873 soc.cpu.instr_maskirq
.sym 35874 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 35881 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 35883 soc.cpu.cpuregs_wrdata[14]
.sym 35884 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 35886 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 35890 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 35892 soc.cpu.cpuregs_wrdata[11]
.sym 35893 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 35895 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 35896 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 35897 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35898 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 35900 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35901 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 35903 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35904 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 35905 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35906 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 35908 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 35910 soc.cpu.cpuregs_wrdata[10]
.sym 35913 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 35914 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35915 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 35916 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 35919 soc.cpu.cpuregs_wrdata[14]
.sym 35925 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35926 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 35927 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 35928 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 35931 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 35932 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35933 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35934 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 35937 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35938 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 35939 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 35940 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35945 soc.cpu.cpuregs_wrdata[11]
.sym 35949 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 35950 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 35951 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 35952 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 35955 soc.cpu.cpuregs_wrdata[10]
.sym 35960 clk$SB_IO_IN_$glb_clk
.sym 35962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[24]
.sym 35963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[25]
.sym 35964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[26]
.sym 35965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[27]
.sym 35966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[28]
.sym 35967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[29]
.sym 35968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[30]
.sym 35969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[31]
.sym 35971 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 35974 soc.cpu.cpuregs_wrdata[13]
.sym 35975 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 35976 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 35977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[19]
.sym 35978 soc.cpu.decoded_imm[17]
.sym 35980 soc.cpu.reg_pc[9]
.sym 35981 soc.cpu.decoded_imm[16]
.sym 35982 soc.cpu.decoded_imm[2]
.sym 35983 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 35984 soc.cpu.reg_pc[18]
.sym 35985 soc.cpu.decoded_imm[22]
.sym 35987 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 35988 soc.cpu.decoded_imm[13]
.sym 35989 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 35990 soc.cpu.reg_pc[16]
.sym 35991 soc.cpu.cpuregs_rs1[30]
.sym 35992 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 35993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 35994 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 35995 soc.cpu.cpuregs_rs1[14]
.sym 35996 soc.cpu.reg_out[20]
.sym 35997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 36003 soc.cpu.latched_compr
.sym 36005 soc.cpu.instr_retirq
.sym 36007 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36008 soc.cpu.cpu_state[4]
.sym 36009 soc.cpu.cpuregs_rs1[26]
.sym 36010 soc.cpu.cpu_state[2]
.sym 36011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36014 soc.cpu.count_cycle[27]
.sym 36015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 36016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 36017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36018 soc.cpu.count_cycle[17]
.sym 36019 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 36020 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 36021 soc.cpu.cpuregs_rs1[27]
.sym 36022 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36023 soc.cpu.cpu_state[3]
.sym 36024 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 36025 soc.cpu.instr_retirq
.sym 36026 soc.cpu.instr_rdinstrh
.sym 36027 soc.cpu.instr_timer
.sym 36030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[27]
.sym 36031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36032 soc.cpu.count_instr[63]
.sym 36033 soc.cpu.instr_maskirq
.sym 36036 soc.cpu.count_cycle[27]
.sym 36037 soc.cpu.instr_maskirq
.sym 36038 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36039 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 36042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 36043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 36044 soc.cpu.cpu_state[2]
.sym 36045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 36048 soc.cpu.latched_compr
.sym 36054 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 36055 soc.cpu.count_cycle[17]
.sym 36056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36060 soc.cpu.cpu_state[3]
.sym 36061 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 36062 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[27]
.sym 36063 soc.cpu.cpu_state[4]
.sym 36066 soc.cpu.instr_timer
.sym 36067 soc.cpu.instr_retirq
.sym 36068 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36069 soc.cpu.cpuregs_rs1[27]
.sym 36072 soc.cpu.instr_retirq
.sym 36073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36074 soc.cpu.cpuregs_rs1[26]
.sym 36075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36078 soc.cpu.instr_rdinstrh
.sym 36079 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36080 soc.cpu.instr_maskirq
.sym 36081 soc.cpu.count_instr[63]
.sym 36085 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[1]
.sym 36086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 36087 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 36088 soc.cpu.irq_mask[21]
.sym 36089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 36090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 36092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 36097 soc.cpu.decoded_imm[24]
.sym 36098 soc.cpu.decoded_imm[28]
.sym 36099 soc.cpu.instr_retirq
.sym 36100 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 36101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 36104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 36105 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36106 soc.cpu.decoded_imm[27]
.sym 36107 soc.cpu.decoded_imm[29]
.sym 36109 soc.cpu.cpu_state[3]
.sym 36110 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 36111 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 36112 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36113 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 36114 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 36115 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[29]
.sym 36116 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36117 soc.cpu.cpu_state[4]
.sym 36118 soc.cpu.reg_pc[16]
.sym 36119 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36120 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36126 soc.cpu.timer[20]
.sym 36128 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 36129 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36131 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 36132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 36133 soc.cpu.count_cycle[30]
.sym 36134 soc.cpu.cpuregs_rs1[21]
.sym 36135 soc.cpu.latched_store
.sym 36136 soc.cpu.instr_rdinstrh
.sym 36138 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 36139 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 36140 soc.cpu.instr_timer
.sym 36141 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36143 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36144 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 36145 soc.cpu.instr_maskirq
.sym 36146 soc.cpu.cpuregs_rs1[28]
.sym 36147 soc.cpu.cpuregs_rs1[31]
.sym 36148 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 36150 soc.cpu.instr_retirq
.sym 36151 soc.cpu.cpuregs_rs1[30]
.sym 36153 soc.cpu.instr_timer
.sym 36154 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[3]
.sym 36155 soc.cpu.count_instr[49]
.sym 36157 soc.cpu.irq_mask[20]
.sym 36159 soc.cpu.instr_timer
.sym 36160 soc.cpu.instr_retirq
.sym 36161 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36162 soc.cpu.cpuregs_rs1[31]
.sym 36165 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36168 soc.cpu.latched_store
.sym 36171 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 36172 soc.cpu.cpuregs_rs1[21]
.sym 36173 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 36174 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 36177 soc.cpu.instr_timer
.sym 36178 soc.cpu.timer[20]
.sym 36179 soc.cpu.instr_maskirq
.sym 36180 soc.cpu.irq_mask[20]
.sym 36183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 36184 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[3]
.sym 36185 soc.cpu.cpuregs_rs1[30]
.sym 36186 soc.cpu.instr_retirq
.sym 36189 soc.cpu.instr_rdinstrh
.sym 36190 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 36191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36192 soc.cpu.count_instr[49]
.sym 36195 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 36196 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 36197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 36198 soc.cpu.count_cycle[30]
.sym 36201 soc.cpu.instr_timer
.sym 36202 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36203 soc.cpu.instr_retirq
.sym 36204 soc.cpu.cpuregs_rs1[28]
.sym 36206 clk$SB_IO_IN_$glb_clk
.sym 36207 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36209 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 36210 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 36211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 36212 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 36213 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 36214 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[1]
.sym 36215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 36217 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 36218 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 36220 soc.cpu.cpuregs_rs1[21]
.sym 36221 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 36222 soc.cpu.next_pc[24]
.sym 36224 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36225 soc.cpu.reg_out[22]
.sym 36228 soc.cpu.irq_state[1]
.sym 36229 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 36230 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 36231 soc.cpu.latched_store
.sym 36232 soc.cpu.alu_out_q[22]
.sym 36233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36234 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 36235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 36236 soc.cpu.instr_retirq
.sym 36237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 36238 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 36239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[0]
.sym 36240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[3]
.sym 36241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[25]
.sym 36242 soc.cpu.decoded_imm[18]
.sym 36243 soc.cpu.irq_pending[26]
.sym 36249 soc.cpu.alu_out_q[20]
.sym 36251 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 36254 soc.cpu.instr_retirq
.sym 36257 soc.cpu.irq_mask[27]
.sym 36260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36263 soc.cpu.latched_stalu
.sym 36264 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36266 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36267 soc.cpu.irq_mask[24]
.sym 36268 soc.cpu.reg_out[20]
.sym 36269 soc.cpu.instr_timer
.sym 36270 soc.cpu.instr_maskirq
.sym 36271 soc.cpu.irq_mask[19]
.sym 36272 soc.cpu.timer[19]
.sym 36273 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 36277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36278 soc.cpu.timer[27]
.sym 36279 soc.cpu.cpu_state[2]
.sym 36280 soc.cpu.cpuregs_rs1[24]
.sym 36282 soc.cpu.alu_out_q[20]
.sym 36283 soc.cpu.reg_out[20]
.sym 36284 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36285 soc.cpu.latched_stalu
.sym 36288 soc.cpu.instr_maskirq
.sym 36289 soc.cpu.irq_mask[24]
.sym 36294 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 36300 soc.cpu.cpu_state[2]
.sym 36301 soc.cpu.instr_timer
.sym 36302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36306 soc.cpu.irq_mask[19]
.sym 36307 soc.cpu.instr_maskirq
.sym 36308 soc.cpu.instr_timer
.sym 36309 soc.cpu.timer[19]
.sym 36312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36314 soc.cpu.instr_retirq
.sym 36315 soc.cpu.cpuregs_rs1[24]
.sym 36318 soc.cpu.instr_timer
.sym 36319 soc.cpu.irq_mask[27]
.sym 36320 soc.cpu.timer[27]
.sym 36321 soc.cpu.instr_maskirq
.sym 36324 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 36328 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 36329 clk$SB_IO_IN_$glb_clk
.sym 36330 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 36332 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 36333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 36334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[3]
.sym 36335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 36336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[3]
.sym 36337 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 36338 soc.cpu.irq_mask[22]
.sym 36341 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 36343 soc.cpu.irq_mask[27]
.sym 36344 soc.cpu.decoded_imm[14]
.sym 36345 soc.cpu.decoded_imm[24]
.sym 36346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 36347 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 36348 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 36350 soc.cpu.irq_mask[24]
.sym 36351 soc.cpu.reg_out[19]
.sym 36352 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 36353 soc.cpu.decoded_imm[20]
.sym 36354 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 36355 soc.cpu.instr_timer
.sym 36356 soc.cpu.instr_maskirq
.sym 36357 soc.cpu.instr_rdinstrh
.sym 36358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 36359 soc.cpu.irq_mask[16]
.sym 36360 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36361 soc.cpu.alu_out_q[26]
.sym 36363 soc.cpu.irq_pending[16]
.sym 36364 soc.cpu.timer[27]
.sym 36365 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36366 soc.cpu.decoded_imm[12]
.sym 36372 soc.cpu.instr_maskirq
.sym 36373 soc.cpu.instr_timer
.sym 36374 soc.cpu.alu_out_q[16]
.sym 36375 soc.cpu.instr_rdinstrh
.sym 36376 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36377 soc.cpu.irq_mask[16]
.sym 36380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36381 soc.cpu.instr_retirq
.sym 36382 soc.cpu.reg_out[16]
.sym 36383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36384 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 36386 soc.cpu.count_instr[61]
.sym 36387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36388 soc.cpu.latched_stalu
.sym 36389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36390 soc.cpu.cpu_state[2]
.sym 36391 soc.cpu.count_instr[50]
.sym 36393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36394 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 36395 soc.cpu.timer[28]
.sym 36396 soc.cpu.irq_state[1]
.sym 36397 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 36398 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[0]
.sym 36399 soc.cpu.cpuregs_rs1[16]
.sym 36401 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 36402 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36403 soc.cpu.irq_mask[28]
.sym 36405 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 36406 soc.cpu.count_instr[61]
.sym 36407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36408 soc.cpu.instr_rdinstrh
.sym 36411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36412 soc.cpu.instr_retirq
.sym 36413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36414 soc.cpu.cpuregs_rs1[16]
.sym 36417 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 36418 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 36419 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 36423 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[0]
.sym 36424 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 36425 soc.cpu.irq_state[1]
.sym 36426 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36429 soc.cpu.alu_out_q[16]
.sym 36430 soc.cpu.reg_out[16]
.sym 36431 soc.cpu.latched_stalu
.sym 36432 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36435 soc.cpu.instr_rdinstrh
.sym 36436 soc.cpu.instr_maskirq
.sym 36437 soc.cpu.count_instr[50]
.sym 36438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 36441 soc.cpu.instr_maskirq
.sym 36442 soc.cpu.irq_mask[16]
.sym 36443 soc.cpu.cpu_state[2]
.sym 36444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36447 soc.cpu.timer[28]
.sym 36448 soc.cpu.instr_maskirq
.sym 36449 soc.cpu.instr_timer
.sym 36450 soc.cpu.irq_mask[28]
.sym 36454 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 36455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[3]
.sym 36456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 36457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 36458 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 36459 soc.cpu.irq_pending[26]
.sym 36460 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36461 soc.cpu.irq_pending[22]
.sym 36464 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 36465 soc.cpu.irq_pending[29]
.sym 36466 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 36467 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 36468 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 36469 soc.cpu.reg_out[22]
.sym 36470 soc.cpu.decoded_imm[17]
.sym 36472 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 36473 soc.cpu.cpuregs_raddr2[1]
.sym 36474 soc.cpu.reg_pc[26]
.sym 36475 soc.cpu.decoded_imm[16]
.sym 36476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]
.sym 36477 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 36478 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 36479 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 36480 soc.cpu.decoded_imm[13]
.sym 36481 soc.cpu.reg_pc[25]
.sym 36482 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 36483 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36484 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[0]
.sym 36485 soc.cpu.timer[18]
.sym 36486 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 36487 soc.cpu.irq_pending[23]
.sym 36488 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 36489 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 36495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[0]
.sym 36497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 36498 soc.cpu.irq_state[1]
.sym 36499 soc.cpu.instr_retirq
.sym 36500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36501 soc.cpu.timer[18]
.sym 36503 soc.cpu.irq_mask[18]
.sym 36504 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 36505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36506 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 36508 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36510 soc.cpu.cpu_state[2]
.sym 36511 soc.cpu.irq_mask[23]
.sym 36512 soc.cpu.cpuregs_rs1[18]
.sym 36514 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 36515 soc.cpu.instr_timer
.sym 36516 soc.cpu.instr_maskirq
.sym 36518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[3]
.sym 36519 soc.cpu.timer[30]
.sym 36520 soc.cpu.cpuregs_rs1[20]
.sym 36522 soc.cpu.irq_mask[30]
.sym 36525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[1]
.sym 36526 soc.cpu.irq_pending[29]
.sym 36528 soc.cpu.instr_retirq
.sym 36529 soc.cpu.cpuregs_rs1[18]
.sym 36530 soc.cpu.instr_timer
.sym 36531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36535 soc.cpu.cpuregs_rs1[20]
.sym 36540 soc.cpu.cpu_state[2]
.sym 36541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36542 soc.cpu.irq_mask[23]
.sym 36543 soc.cpu.instr_maskirq
.sym 36546 soc.cpu.irq_state[1]
.sym 36547 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36548 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 36549 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 36552 soc.cpu.irq_mask[30]
.sym 36553 soc.cpu.instr_maskirq
.sym 36554 soc.cpu.instr_timer
.sym 36555 soc.cpu.timer[30]
.sym 36558 soc.cpu.instr_maskirq
.sym 36559 soc.cpu.timer[18]
.sym 36560 soc.cpu.irq_mask[18]
.sym 36561 soc.cpu.instr_timer
.sym 36564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[0]
.sym 36565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[3]
.sym 36566 soc.cpu.cpu_state[2]
.sym 36567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[1]
.sym 36571 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 36572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 36573 soc.cpu.irq_pending[29]
.sym 36574 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36575 clk$SB_IO_IN_$glb_clk
.sym 36576 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36577 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 36578 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 36579 soc.cpu.decoded_imm[30]
.sym 36580 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 36581 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 36582 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 36583 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 36584 soc.cpu.decoded_imm[13]
.sym 36589 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 36590 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 36591 soc.cpu.cpuregs_waddr[2]
.sym 36592 soc.cpu.instr_jalr
.sym 36594 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 36595 soc.cpu.instr_retirq
.sym 36596 soc.cpu.decoded_imm_j[5]
.sym 36597 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 36598 soc.cpu.decoded_imm_j[10]
.sym 36599 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 36600 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 36601 soc.cpu.cpu_state[3]
.sym 36602 soc.cpu.irq_mask[26]
.sym 36603 soc.cpu.alu_out_q[17]
.sym 36604 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36605 soc.cpu.irq_pending[18]
.sym 36606 soc.cpu.alu_out_q[30]
.sym 36607 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36608 soc.cpu.irq_mask[30]
.sym 36609 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 36610 soc.cpu.alu_out_q[17]
.sym 36611 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 36612 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36618 soc.cpu.irq_state[1]
.sym 36619 soc.cpu.irq_mask[20]
.sym 36620 soc.cpu.irq_pending[23]
.sym 36621 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[0]
.sym 36623 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 36625 soc.cpu.reg_out[17]
.sym 36626 soc.cpu.irq_mask[23]
.sym 36629 soc.cpu.alu_out_q[17]
.sym 36630 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36633 soc.cpu.latched_stalu
.sym 36634 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 36635 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 36636 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36637 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36640 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]
.sym 36641 soc.cpu.irq_pending[20]
.sym 36645 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 36648 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 36652 soc.cpu.irq_mask[23]
.sym 36653 soc.cpu.irq_pending[23]
.sym 36657 soc.cpu.irq_mask[20]
.sym 36659 soc.cpu.irq_pending[20]
.sym 36664 soc.cpu.irq_mask[23]
.sym 36665 soc.cpu.irq_pending[23]
.sym 36669 soc.cpu.reg_out[17]
.sym 36670 soc.cpu.alu_out_q[17]
.sym 36671 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36672 soc.cpu.latched_stalu
.sym 36675 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 36676 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[0]
.sym 36677 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 36678 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 36681 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36682 soc.cpu.irq_state[1]
.sym 36683 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 36684 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 36687 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]
.sym 36688 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36689 soc.cpu.irq_state[1]
.sym 36690 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 36693 soc.cpu.irq_pending[20]
.sym 36695 soc.cpu.irq_mask[20]
.sym 36697 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36699 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36700 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 36701 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 36702 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 36703 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 36704 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 36705 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36706 soc.cpu.irq_pending[31]
.sym 36707 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 36713 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 36714 soc.cpu.reg_pc[23]
.sym 36715 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 36716 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 36717 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 36718 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 36719 soc.cpu.irq_pending[30]
.sym 36720 soc.cpu.decoded_imm[18]
.sym 36721 soc.cpu.reg_out[17]
.sym 36722 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 36723 soc.cpu.decoded_imm[30]
.sym 36724 soc.cpu.irq_mask[18]
.sym 36725 soc.cpu.reg_pc[24]
.sym 36726 soc.cpu.decoded_imm[18]
.sym 36727 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 36729 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 36730 soc.cpu.irq_pending[25]
.sym 36731 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 36733 soc.cpu.irq_pending[29]
.sym 36735 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36741 soc.cpu.irq_pending[16]
.sym 36743 soc.cpu.latched_stalu
.sym 36744 soc.cpu.reg_out[18]
.sym 36745 COMM[3]$SB_IO_OUT
.sym 36746 COMM[0]$SB_IO_OUT
.sym 36747 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36749 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 36750 soc.cpu.irq_mask[18]
.sym 36751 soc.cpu.irq_pending[18]
.sym 36753 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36754 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 36755 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 36756 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 36757 display.refresh_tick
.sym 36758 soc.cpu.alu_out_q[18]
.sym 36761 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36764 soc.cpu.irq_mask[16]
.sym 36765 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 36766 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36768 soc.cpu.irq_state[1]
.sym 36770 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36772 DEC$SB_IO_OUT
.sym 36774 soc.cpu.latched_stalu
.sym 36775 soc.cpu.reg_out[18]
.sym 36776 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36777 soc.cpu.alu_out_q[18]
.sym 36783 DEC$SB_IO_OUT
.sym 36786 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36787 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 36788 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 36789 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 36793 soc.cpu.irq_pending[16]
.sym 36794 soc.cpu.irq_mask[16]
.sym 36798 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 36799 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 36800 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 36804 soc.cpu.irq_pending[18]
.sym 36805 soc.cpu.irq_state[1]
.sym 36806 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 36807 soc.cpu.irq_mask[18]
.sym 36810 soc.cpu.latched_stalu
.sym 36811 soc.cpu.alu_out_q[18]
.sym 36812 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36813 soc.cpu.reg_out[18]
.sym 36818 COMM[0]$SB_IO_OUT
.sym 36821 display.refresh_tick
.sym 36822 COMM[3]$SB_IO_OUT
.sym 36823 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 36824 soc.cpu.irq_mask[31]
.sym 36825 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 36826 soc.cpu.irq_mask[30]
.sym 36827 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 36828 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36829 soc.cpu.cpuregs_wrdata[27]
.sym 36830 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 36832 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36833 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36835 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 36836 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 36837 soc.cpu.cpuregs_waddr[0]
.sym 36839 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 36840 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 36841 soc.cpu.cpuregs_wrdata[31]
.sym 36843 soc.cpu.irq_pending[17]
.sym 36844 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 36845 soc.cpu.cpuregs_waddr[2]
.sym 36846 soc.cpu.reg_out[19]
.sym 36847 soc.cpu.irq_pending[28]
.sym 36848 soc.cpu.cpuregs_wrdata[31]
.sym 36850 soc.cpu.irq_mask[16]
.sym 36851 soc.cpu.irq_pending[19]
.sym 36852 soc.cpu.cpuregs_rs1[28]
.sym 36853 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36854 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[0]
.sym 36855 soc.cpu.irq_pending[16]
.sym 36856 soc.cpu.irq_mask[28]
.sym 36857 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 36858 soc.cpu.cpuregs_rs1[16]
.sym 36864 soc.cpu.irq_mask[18]
.sym 36865 soc.cpu.irq_mask[19]
.sym 36866 soc.cpu.irq_pending[18]
.sym 36867 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]
.sym 36871 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 36872 soc.cpu.irq_mask[17]
.sym 36873 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 36874 soc.cpu.irq_mask[28]
.sym 36876 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36879 soc.cpu.irq_mask[16]
.sym 36880 soc.cpu.irq_pending[28]
.sym 36882 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36886 soc.cpu.irq_pending[19]
.sym 36888 soc.cpu.irq_pending[16]
.sym 36890 soc.cpu.latched_store
.sym 36893 soc.cpu.irq_pending[17]
.sym 36894 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 36895 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36897 soc.cpu.irq_mask[16]
.sym 36898 soc.cpu.irq_pending[16]
.sym 36903 soc.cpu.irq_mask[19]
.sym 36904 soc.cpu.irq_pending[28]
.sym 36905 soc.cpu.irq_mask[28]
.sym 36906 soc.cpu.irq_pending[19]
.sym 36909 soc.cpu.irq_mask[18]
.sym 36911 soc.cpu.irq_pending[18]
.sym 36915 soc.cpu.irq_mask[17]
.sym 36918 soc.cpu.irq_pending[17]
.sym 36921 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 36922 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 36929 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 36930 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 36933 soc.cpu.irq_pending[18]
.sym 36934 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 36935 soc.cpu.irq_mask[18]
.sym 36936 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]
.sym 36939 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36940 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36941 soc.cpu.latched_store
.sym 36943 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36944 clk$SB_IO_IN_$glb_clk
.sym 36945 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36946 soc.cpu.reg_pc[24]
.sym 36947 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 36948 soc.cpu.reg_pc[28]
.sym 36949 soc.cpu.reg_pc[29]
.sym 36950 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 36951 soc.cpu.reg_pc[25]
.sym 36952 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 36953 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 36954 COMM[3]$SB_IO_OUT
.sym 36958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 36960 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 36961 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 36962 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 36963 soc.cpu.cpuregs.wen
.sym 36964 soc.cpu.is_alu_reg_imm
.sym 36965 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 36966 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 36967 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 36968 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36969 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 36971 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 36973 soc.cpu.reg_pc[25]
.sym 36974 soc.cpu.alu_out_q[29]
.sym 36975 UART_RX_SB_LUT4_I1_I0[3]
.sym 36977 COMM[0]$SB_IO_OUT
.sym 36978 soc.cpu.cpuregs_wrdata[27]
.sym 36979 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36980 display.refresh_tick
.sym 36981 soc.cpu.cpuregs_rs1[30]
.sym 36988 soc.cpu.irq_mask[19]
.sym 36989 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36991 soc.cpu.irq_state[1]
.sym 36992 soc.cpu.cpuregs_rs1[19]
.sym 36997 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 36998 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 37002 soc.cpu.irq_pending[19]
.sym 37004 soc.cpu.cpuregs_rs1[18]
.sym 37010 soc.cpu.cpuregs_rs1[24]
.sym 37012 soc.cpu.cpuregs_rs1[28]
.sym 37013 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 37016 soc.cpu.cpuregs_rs1[27]
.sym 37018 soc.cpu.cpuregs_rs1[16]
.sym 37021 soc.cpu.cpuregs_rs1[18]
.sym 37028 soc.cpu.cpuregs_rs1[19]
.sym 37034 soc.cpu.cpuregs_rs1[28]
.sym 37039 soc.cpu.irq_state[1]
.sym 37040 soc.cpu.irq_mask[19]
.sym 37041 soc.cpu.irq_pending[19]
.sym 37044 soc.cpu.irq_state[1]
.sym 37045 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 37046 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 37047 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 37052 soc.cpu.cpuregs_rs1[24]
.sym 37058 soc.cpu.cpuregs_rs1[27]
.sym 37065 soc.cpu.cpuregs_rs1[16]
.sym 37066 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 37067 clk$SB_IO_IN_$glb_clk
.sym 37068 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37072 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[0]
.sym 37076 soc.cpu.irq_pending[25]
.sym 37081 soc.cpu.instr_retirq
.sym 37082 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 37084 soc.cpu.reg_pc[29]
.sym 37085 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 37086 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 37087 soc.cpu.irq_mask[24]
.sym 37089 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 37090 soc.cpu.reg_out[29]
.sym 37092 soc.cpu.reg_pc[28]
.sym 37099 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 37102 soc.cpu.irq_mask[27]
.sym 37104 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 37111 soc.cpu.irq_mask[19]
.sym 37113 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 37120 soc.cpu.irq_mask[28]
.sym 37124 soc.cpu.irq_pending[29]
.sym 37126 soc.cpu.irq_pending[28]
.sym 37128 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 37131 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 37132 soc.cpu.irq_mask[29]
.sym 37133 soc.cpu.irq_pending[19]
.sym 37143 soc.cpu.irq_pending[28]
.sym 37146 soc.cpu.irq_mask[28]
.sym 37156 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 37158 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 37163 soc.cpu.irq_pending[29]
.sym 37164 soc.cpu.irq_mask[29]
.sym 37181 soc.cpu.irq_mask[29]
.sym 37182 soc.cpu.irq_pending[29]
.sym 37185 soc.cpu.irq_pending[19]
.sym 37187 soc.cpu.irq_mask[19]
.sym 37189 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 37190 clk$SB_IO_IN_$glb_clk
.sym 37191 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37204 soc.cpu.irq_pending[28]
.sym 37205 soc.cpu.instr_maskirq
.sym 37207 soc.cpu.cpuregs_waddr[2]
.sym 37209 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 37210 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 37211 soc.cpu.instr_maskirq
.sym 37212 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 37214 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0[1]
.sym 37215 soc.cpu.cpuregs_waddr[4]
.sym 37217 COMM[2]$SB_IO_OUT
.sym 37219 soc.cpu.irq_mask[25]
.sym 37225 soc.cpu.irq_pending[29]
.sym 37226 soc.cpu.irq_pending[25]
.sym 37247 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37251 display.refresh_tick_SB_LUT4_O_I3
.sym 37281 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37299 display.refresh_tick_SB_LUT4_O_I3
.sym 37313 clk$SB_IO_IN_$glb_clk
.sym 37334 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 37352 SEG[0]$SB_IO_OUT
.sym 37354 DEC$SB_IO_OUT
.sym 37360 SEG[5]$SB_IO_OUT
.sym 37363 SEG[0]$SB_IO_OUT
.sym 37370 SEG[0]$SB_IO_OUT
.sym 37375 SEG[5]$SB_IO_OUT
.sym 37388 DEC$SB_IO_OUT
.sym 37390 COLHI$SB_IO_OUT
.sym 37393 COMM[3]$SB_IO_OUT
.sym 37410 COLHI$SB_IO_OUT
.sym 37411 COMM[3]$SB_IO_OUT
.sym 37427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[2]
.sym 37433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[5]
.sym 37436 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 37438 soc.cpu.irq_pending[7]
.sym 37439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[14]
.sym 37553 $PACKER_VCC_NET
.sym 37558 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 37562 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 37565 COLHI$SB_IO_OUT
.sym 37714 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 37715 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 37716 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_I0_O[2]
.sym 37719 iomem_wdata[5]
.sym 37720 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 37724 iomem_wdata[31]
.sym 37827 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 37830 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 37832 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 37836 soc.cpu.irq_mask[7]
.sym 37838 iomem_wdata[16]
.sym 37839 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 37843 soc.cpu.instr_maskirq
.sym 37847 iomem_wdata[18]
.sym 37849 iomem_addr[2]
.sym 37851 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 37852 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 37855 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 37858 soc.cpu.irq_mask[7]
.sym 37949 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 37950 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 37951 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 37952 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 37954 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 37955 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 37957 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 37958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 37959 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 37963 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 37964 iomem_wdata[12]
.sym 37965 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 37966 iomem_wdata[21]
.sym 37970 iomem_wdata[17]
.sym 37971 soc.simpleuart.send_divcnt[22]
.sym 37972 soc.cpu.cpu_state[3]
.sym 37973 soc.cpu.irq_mask[8]
.sym 37982 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 37983 soc.cpu.cpu_state[4]
.sym 37993 soc.cpu.irq_pending[5]
.sym 37994 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 37998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[6]
.sym 38000 soc.cpu.irq_pending[6]
.sym 38001 soc.cpu.irq_pending[5]
.sym 38003 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 38006 soc.cpu.cpuregs_rs1[11]
.sym 38008 soc.cpu.irq_mask[5]
.sym 38009 soc.cpu.cpu_state[3]
.sym 38010 soc.cpu.cpu_state[4]
.sym 38011 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 38013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 38014 soc.cpu.cpuregs_rs1[7]
.sym 38016 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38018 soc.cpu.cpu_state[2]
.sym 38020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 38022 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 38023 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 38024 soc.cpu.irq_pending[6]
.sym 38029 soc.cpu.irq_pending[5]
.sym 38030 soc.cpu.irq_mask[5]
.sym 38034 soc.cpu.cpuregs_rs1[7]
.sym 38042 soc.cpu.cpuregs_rs1[11]
.sym 38046 soc.cpu.cpu_state[2]
.sym 38047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 38048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 38052 soc.cpu.cpu_state[4]
.sym 38053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 38054 soc.cpu.irq_pending[5]
.sym 38055 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 38058 soc.cpu.cpu_state[3]
.sym 38059 soc.cpu.cpu_state[4]
.sym 38060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[6]
.sym 38061 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 38068 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38069 clk$SB_IO_IN_$glb_clk
.sym 38070 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[3]
.sym 38072 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 38073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 38074 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_1_I2[2]
.sym 38075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[3]
.sym 38076 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38077 soc.cpu.irq_pending[11]
.sym 38078 soc.cpu.irq_pending[8]
.sym 38079 iomem_wstrb[1]
.sym 38082 soc.cpu.reg_pc[6]
.sym 38084 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 38085 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 38086 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 38088 iomem_wdata[2]
.sym 38089 soc.cpu.trap_SB_LUT4_I2_O
.sym 38090 soc.cpu.instr_timer
.sym 38091 iomem_wdata[26]
.sym 38092 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 38093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 38094 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 38096 soc.cpu.irq_mask[7]
.sym 38097 soc.cpu.irq_pending[9]
.sym 38099 soc.cpu.irq_mask[8]
.sym 38100 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 38101 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 38103 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38104 soc.cpu.irq_pending[1]
.sym 38105 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 38106 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[0]
.sym 38113 soc.cpu.irq_mask[6]
.sym 38114 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38115 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 38116 soc.cpu.cpu_state[3]
.sym 38117 soc.cpu.irq_pending[7]
.sym 38119 soc.cpu.instr_maskirq
.sym 38120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38121 soc.cpu.instr_timer
.sym 38122 soc.cpu.cpuregs_rs1[2]
.sym 38123 soc.cpu.irq_mask[11]
.sym 38124 soc.cpu.cpuregs_rs1[11]
.sym 38125 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38126 soc.cpu.irq_pending[3]
.sym 38127 soc.cpu.instr_retirq
.sym 38131 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[2]
.sym 38132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38133 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 38134 soc.cpu.irq_mask[3]
.sym 38139 soc.cpu.irq_pending[6]
.sym 38140 soc.cpu.irq_pending[5]
.sym 38141 soc.cpu.irq_pending[4]
.sym 38142 soc.cpu.cpu_state[2]
.sym 38143 soc.cpu.cpu_state[4]
.sym 38145 soc.cpu.instr_timer
.sym 38146 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 38147 soc.cpu.instr_retirq
.sym 38148 soc.cpu.cpuregs_rs1[2]
.sym 38151 soc.cpu.cpuregs_rs1[11]
.sym 38152 soc.cpu.instr_retirq
.sym 38153 soc.cpu.instr_maskirq
.sym 38154 soc.cpu.irq_mask[11]
.sym 38157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38158 soc.cpu.cpu_state[2]
.sym 38159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38165 soc.cpu.irq_mask[6]
.sym 38166 soc.cpu.irq_pending[6]
.sym 38169 soc.cpu.irq_pending[4]
.sym 38170 soc.cpu.irq_pending[5]
.sym 38171 soc.cpu.irq_pending[6]
.sym 38172 soc.cpu.irq_pending[7]
.sym 38175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[2]
.sym 38176 soc.cpu.cpu_state[4]
.sym 38177 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 38178 soc.cpu.cpu_state[3]
.sym 38181 soc.cpu.irq_mask[3]
.sym 38182 soc.cpu.irq_pending[3]
.sym 38188 soc.cpu.irq_pending[6]
.sym 38189 soc.cpu.irq_mask[6]
.sym 38191 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38192 clk$SB_IO_IN_$glb_clk
.sym 38193 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38194 soc.cpu.irq_pending[10]
.sym 38195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 38196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 38197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 38199 soc.cpu.irq_pending[4]
.sym 38200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 38201 soc.cpu.irq_pending[9]
.sym 38204 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[3]
.sym 38209 iomem_wdata[0]
.sym 38210 soc.cpu.cpuregs_rs1[2]
.sym 38211 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 38212 iomem_wdata[10]
.sym 38214 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38216 iomem_wdata[19]
.sym 38218 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 38219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 38220 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[4]
.sym 38224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 38225 soc.cpu.instr_maskirq
.sym 38226 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 38227 soc.cpu.irq_pending[10]
.sym 38235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3]
.sym 38236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38237 soc.cpu.instr_maskirq
.sym 38238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38239 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38240 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38241 soc.cpu.irq_pending[3]
.sym 38242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 38243 soc.cpu.irq_pending[2]
.sym 38244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 38246 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[2]
.sym 38248 soc.cpu.irq_pending[7]
.sym 38249 soc.cpu.cpu_state[3]
.sym 38250 soc.cpu.irq_mask[3]
.sym 38251 soc.cpu.count_cycle[4]
.sym 38252 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 38253 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38254 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38255 soc.cpu.count_cycle[2]
.sym 38256 soc.cpu.irq_mask[7]
.sym 38257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[3]
.sym 38259 soc.cpu.irq_pending[0]
.sym 38262 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38263 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38264 soc.cpu.irq_pending[1]
.sym 38265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[5]
.sym 38268 soc.cpu.irq_mask[3]
.sym 38270 soc.cpu.irq_pending[3]
.sym 38274 soc.cpu.cpu_state[3]
.sym 38275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3]
.sym 38276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[5]
.sym 38277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 38280 soc.cpu.irq_pending[1]
.sym 38281 soc.cpu.irq_pending[0]
.sym 38282 soc.cpu.irq_pending[3]
.sym 38283 soc.cpu.irq_pending[2]
.sym 38286 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38287 soc.cpu.instr_maskirq
.sym 38288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38289 soc.cpu.count_cycle[2]
.sym 38292 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38293 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 38294 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38295 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38298 soc.cpu.irq_mask[7]
.sym 38299 soc.cpu.irq_pending[7]
.sym 38304 soc.cpu.count_cycle[4]
.sym 38305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38306 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38307 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38310 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 38311 soc.cpu.irq_pending[3]
.sym 38312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[2]
.sym 38313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[3]
.sym 38314 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38315 clk$SB_IO_IN_$glb_clk
.sym 38316 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 38318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 38319 soc.cpu.irq_mask[9]
.sym 38320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 38321 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[1]
.sym 38322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[0]
.sym 38323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 38324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 38328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[2]
.sym 38329 soc.cpu.cpuregs_raddr2[0]
.sym 38330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 38331 soc.cpu.instr_maskirq
.sym 38332 iomem_wdata[31]
.sym 38335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[2]
.sym 38336 soc.cpu.instr_rdinstrh
.sym 38337 soc.cpu.cpu_state[3]
.sym 38338 soc.cpu.cpu_state[4]
.sym 38339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3]
.sym 38340 soc.cpu.instr_timer
.sym 38341 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38342 soc.cpu.alu_out_q[5]
.sym 38343 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 38344 soc.cpu.instr_timer
.sym 38345 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38346 soc.cpu.irq_mask[7]
.sym 38347 soc.cpu.irq_pending[4]
.sym 38348 soc.cpu.irq_pending[7]
.sym 38349 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[10]
.sym 38351 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38352 soc.cpu.timer[9]
.sym 38358 soc.cpu.instr_rdcycleh
.sym 38360 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38363 soc.cpu.count_instr[36]
.sym 38364 soc.cpu.instr_retirq
.sym 38365 soc.cpu.count_instr[7]
.sym 38366 soc.cpu.count_cycle[14]
.sym 38367 soc.cpu.instr_rdinstrh
.sym 38368 soc.cpu.count_instr[2]
.sym 38370 soc.cpu.count_instr[4]
.sym 38373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38374 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38375 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38377 soc.cpu.cpuregs_rs1[10]
.sym 38378 soc.cpu.count_cycle[10]
.sym 38379 soc.cpu.count_cycle[36]
.sym 38380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38382 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38383 soc.cpu.cpuregs_rs1[2]
.sym 38386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38392 soc.cpu.cpuregs_rs1[10]
.sym 38393 soc.cpu.instr_retirq
.sym 38394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38397 soc.cpu.count_cycle[36]
.sym 38398 soc.cpu.instr_rdcycleh
.sym 38399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38404 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38405 soc.cpu.count_cycle[10]
.sym 38406 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38411 soc.cpu.count_instr[2]
.sym 38412 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38415 soc.cpu.instr_rdinstrh
.sym 38416 soc.cpu.count_instr[36]
.sym 38417 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38418 soc.cpu.count_instr[4]
.sym 38424 soc.cpu.cpuregs_rs1[2]
.sym 38428 soc.cpu.count_cycle[14]
.sym 38429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38430 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38433 soc.cpu.count_instr[7]
.sym 38434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38436 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38437 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38438 clk$SB_IO_IN_$glb_clk
.sym 38439 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38442 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]
.sym 38443 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 38445 soc.cpu.irq_mask[10]
.sym 38446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 38450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 38451 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3]
.sym 38452 soc.cpu.count_cycle[14]
.sym 38453 soc.cpu.count_cycle[9]
.sym 38454 soc.cpu.instr_retirq
.sym 38458 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38460 soc.cpu.cpuregs_rs1[9]
.sym 38462 soc.cpu.count_cycle[8]
.sym 38464 soc.cpu.cpu_state[3]
.sym 38466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38467 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 38468 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[1]
.sym 38471 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 38472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38482 soc.cpu.count_cycle[33]
.sym 38483 soc.cpu.count_instr[10]
.sym 38484 soc.cpu.instr_rdinstrh
.sym 38485 soc.cpu.timer[1]
.sym 38486 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38487 soc.cpu.count_instr[14]
.sym 38489 soc.cpu.cpuregs_rs1[1]
.sym 38490 soc.cpu.instr_maskirq
.sym 38491 soc.cpu.instr_rdcycleh
.sym 38492 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38493 soc.cpu.instr_timer
.sym 38494 soc.cpu.instr_rdcycleh
.sym 38495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38496 soc.cpu.count_instr[15]
.sym 38497 soc.cpu.count_cycle[47]
.sym 38498 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38499 soc.cpu.count_instr[47]
.sym 38501 soc.cpu.count_cycle[1]
.sym 38503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38504 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38505 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38506 soc.cpu.count_instr[1]
.sym 38509 soc.cpu.irq_mask[1]
.sym 38511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38514 soc.cpu.timer[1]
.sym 38515 soc.cpu.instr_timer
.sym 38516 soc.cpu.instr_maskirq
.sym 38517 soc.cpu.irq_mask[1]
.sym 38520 soc.cpu.instr_rdinstrh
.sym 38521 soc.cpu.count_instr[47]
.sym 38522 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38523 soc.cpu.count_instr[15]
.sym 38526 soc.cpu.count_cycle[47]
.sym 38527 soc.cpu.instr_rdcycleh
.sym 38529 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38532 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38533 soc.cpu.instr_maskirq
.sym 38534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38535 soc.cpu.count_instr[14]
.sym 38541 soc.cpu.cpuregs_rs1[1]
.sym 38545 soc.cpu.count_cycle[1]
.sym 38546 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38550 soc.cpu.count_instr[1]
.sym 38551 soc.cpu.count_cycle[33]
.sym 38552 soc.cpu.instr_rdcycleh
.sym 38553 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38556 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38557 soc.cpu.count_instr[10]
.sym 38558 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38560 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38561 clk$SB_IO_IN_$glb_clk
.sym 38562 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38563 soc.cpu.irq_mask[4]
.sym 38564 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38565 soc.cpu.irq_mask[15]
.sym 38566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 38567 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[3]
.sym 38569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 38570 soc.cpu.irq_mask[13]
.sym 38573 soc.cpu.reg_pc[25]
.sym 38575 soc.cpu.trap_SB_LUT4_I2_O
.sym 38576 soc.cpu.instr_maskirq
.sym 38577 soc.cpu.instr_rdcycleh
.sym 38578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38579 soc.cpu.instr_rdcycleh
.sym 38580 soc.cpu.instr_rdinstrh
.sym 38581 soc.cpu.instr_timer
.sym 38582 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 38583 iomem_wdata[2]
.sym 38585 soc.cpu.cpuregs_raddr2[4]
.sym 38587 soc.cpu.count_cycle[41]
.sym 38588 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 38589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38590 soc.cpu.reg_out[6]
.sym 38592 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 38593 soc.cpu.cpuregs_rs1[15]
.sym 38594 soc.cpu.irq_pending[9]
.sym 38595 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]
.sym 38596 soc.cpu.irq_mask[4]
.sym 38597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38598 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 38604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 38605 soc.cpu.cpuregs_rs1[1]
.sym 38606 soc.cpu.cpu_state[4]
.sym 38607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38608 soc.cpu.instr_retirq
.sym 38609 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38610 soc.cpu.cpu_state[3]
.sym 38611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38612 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38613 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 38614 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 38615 soc.cpu.count_cycle[22]
.sym 38616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38617 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38618 soc.cpu.count_instr[22]
.sym 38619 soc.cpu.cpuregs_rs1[14]
.sym 38621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38622 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38623 soc.cpu.count_instr[33]
.sym 38624 soc.cpu.count_instr[12]
.sym 38626 soc.cpu.count_cycle[12]
.sym 38627 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38628 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[14]
.sym 38633 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38634 soc.cpu.instr_rdinstrh
.sym 38637 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 38638 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38639 soc.cpu.cpuregs_rs1[14]
.sym 38640 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38643 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38644 soc.cpu.count_instr[12]
.sym 38645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38649 soc.cpu.instr_retirq
.sym 38650 soc.cpu.cpuregs_rs1[1]
.sym 38651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 38652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38655 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38656 soc.cpu.count_cycle[22]
.sym 38657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38658 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38662 soc.cpu.instr_rdinstrh
.sym 38663 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38664 soc.cpu.count_instr[33]
.sym 38667 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 38668 soc.cpu.cpu_state[4]
.sym 38669 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[14]
.sym 38670 soc.cpu.cpu_state[3]
.sym 38673 soc.cpu.count_cycle[12]
.sym 38674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38675 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38676 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38679 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38681 soc.cpu.count_instr[22]
.sym 38684 clk$SB_IO_IN_$glb_clk
.sym 38685 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38686 soc.cpu.irq_pending[15]
.sym 38687 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 38688 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]
.sym 38689 soc.cpu.irq_pending[13]
.sym 38690 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 38691 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 38692 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 38693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 38696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[5]
.sym 38698 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38704 soc.cpu.cpuregs_rs1[14]
.sym 38707 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 38709 soc.cpu.cpuregs_rs1[1]
.sym 38710 soc.cpu.alu_out_q[12]
.sym 38711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 38712 soc.cpu.count_cycle[50]
.sym 38713 soc.cpu.count_cycle[18]
.sym 38714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[4]
.sym 38716 soc.cpu.irq_state[1]
.sym 38717 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 38719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 38720 soc.cpu.instr_timer
.sym 38721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 38727 soc.cpu.cpuregs_rs1[12]
.sym 38729 soc.cpu.instr_timer
.sym 38730 soc.cpu.count_cycle[50]
.sym 38731 soc.cpu.instr_rdinstrh
.sym 38732 soc.cpu.timer[12]
.sym 38733 soc.cpu.instr_maskirq
.sym 38734 soc.cpu.count_cycle[39]
.sym 38735 soc.cpu.instr_rdcycleh
.sym 38736 soc.cpu.count_cycle[34]
.sym 38737 soc.cpu.count_cycle[18]
.sym 38738 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38739 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[3]
.sym 38740 soc.cpu.instr_retirq
.sym 38741 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[2]
.sym 38744 soc.cpu.instr_rdcycleh
.sym 38745 soc.cpu.count_instr[18]
.sym 38746 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38750 soc.cpu.irq_mask[12]
.sym 38752 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 38753 soc.cpu.count_instr[34]
.sym 38754 soc.cpu.count_instr[35]
.sym 38756 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38757 soc.cpu.count_cycle[35]
.sym 38758 soc.cpu.count_instr[39]
.sym 38760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38761 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38763 soc.cpu.count_cycle[18]
.sym 38766 soc.cpu.instr_rdcycleh
.sym 38767 soc.cpu.count_instr[39]
.sym 38768 soc.cpu.count_cycle[39]
.sym 38769 soc.cpu.instr_rdinstrh
.sym 38772 soc.cpu.instr_timer
.sym 38773 soc.cpu.irq_mask[12]
.sym 38774 soc.cpu.instr_maskirq
.sym 38775 soc.cpu.timer[12]
.sym 38778 soc.cpu.count_cycle[50]
.sym 38779 soc.cpu.count_instr[18]
.sym 38780 soc.cpu.instr_rdcycleh
.sym 38781 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38784 soc.cpu.instr_rdinstrh
.sym 38785 soc.cpu.count_cycle[35]
.sym 38786 soc.cpu.count_instr[35]
.sym 38787 soc.cpu.instr_rdcycleh
.sym 38790 soc.cpu.count_instr[34]
.sym 38791 soc.cpu.count_cycle[34]
.sym 38792 soc.cpu.instr_rdcycleh
.sym 38793 soc.cpu.instr_rdinstrh
.sym 38796 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 38802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[3]
.sym 38803 soc.cpu.cpuregs_rs1[12]
.sym 38804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[2]
.sym 38805 soc.cpu.instr_retirq
.sym 38806 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 38807 clk$SB_IO_IN_$glb_clk
.sym 38808 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38809 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 38810 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 38811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 38812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 38814 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 38815 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 38816 soc.cpu.reg_out[2]
.sym 38819 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 38820 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 38821 soc.cpu.cpuregs_rs1[12]
.sym 38822 soc.cpu.cpu_state[3]
.sym 38823 $PACKER_VCC_NET
.sym 38824 soc.cpu.instr_maskirq
.sym 38825 soc.cpu.instr_timer
.sym 38826 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 38827 soc.cpu.instr_rdinstrh
.sym 38828 soc.cpu.timer[12]
.sym 38829 soc.cpu.instr_maskirq
.sym 38830 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 38831 soc.cpu.instr_rdcycleh
.sym 38832 soc.cpu.cpu_state[4]
.sym 38833 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38834 soc.cpu.timer[13]
.sym 38835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 38836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[13]
.sym 38837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[10]
.sym 38838 soc.cpu.irq_mask[7]
.sym 38839 soc.cpu.irq_pending[4]
.sym 38840 soc.cpu.irq_pending[7]
.sym 38841 soc.cpu.alu_out_q[12]
.sym 38842 soc.cpu.alu_out_q[5]
.sym 38843 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38844 soc.cpu.count_instr[16]
.sym 38851 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38856 soc.cpu.instr_rdinstrh
.sym 38857 soc.cpu.irq_pending[4]
.sym 38858 soc.cpu.count_cycle[46]
.sym 38859 soc.cpu.count_cycle[41]
.sym 38860 soc.cpu.count_cycle[13]
.sym 38861 soc.cpu.count_cycle[44]
.sym 38862 soc.cpu.instr_rdcycleh
.sym 38864 soc.cpu.count_instr[13]
.sym 38866 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38867 soc.cpu.count_instr[41]
.sym 38868 soc.cpu.count_cycle[45]
.sym 38870 soc.cpu.count_cycle[42]
.sym 38871 soc.cpu.count_instr[45]
.sym 38872 soc.cpu.count_instr[46]
.sym 38873 soc.cpu.irq_mask[7]
.sym 38875 soc.cpu.irq_pending[7]
.sym 38876 soc.cpu.count_instr[42]
.sym 38878 soc.cpu.count_instr[44]
.sym 38879 soc.cpu.irq_mask[4]
.sym 38880 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38883 soc.cpu.irq_pending[7]
.sym 38884 soc.cpu.irq_mask[7]
.sym 38885 soc.cpu.irq_mask[4]
.sym 38886 soc.cpu.irq_pending[4]
.sym 38889 soc.cpu.count_instr[44]
.sym 38890 soc.cpu.instr_rdinstrh
.sym 38891 soc.cpu.instr_rdcycleh
.sym 38892 soc.cpu.count_cycle[44]
.sym 38896 soc.cpu.count_cycle[13]
.sym 38897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38898 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38901 soc.cpu.count_instr[41]
.sym 38902 soc.cpu.instr_rdinstrh
.sym 38903 soc.cpu.instr_rdcycleh
.sym 38904 soc.cpu.count_cycle[41]
.sym 38907 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38908 soc.cpu.instr_rdcycleh
.sym 38909 soc.cpu.count_cycle[45]
.sym 38910 soc.cpu.count_instr[13]
.sym 38913 soc.cpu.instr_rdcycleh
.sym 38914 soc.cpu.instr_rdinstrh
.sym 38915 soc.cpu.count_instr[42]
.sym 38916 soc.cpu.count_cycle[42]
.sym 38919 soc.cpu.instr_rdinstrh
.sym 38920 soc.cpu.count_cycle[46]
.sym 38921 soc.cpu.count_instr[46]
.sym 38922 soc.cpu.instr_rdcycleh
.sym 38925 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38926 soc.cpu.instr_rdinstrh
.sym 38927 soc.cpu.count_instr[45]
.sym 38928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38932 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 38933 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 38934 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 38935 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 38936 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 38938 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 38939 soc.cpu.irq_pending[12]
.sym 38942 soc.cpu.reg_pc[8]
.sym 38943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[14]
.sym 38944 iomem_addr[14]
.sym 38945 soc.cpu.instr_retirq
.sym 38948 iomem_addr[10]
.sym 38949 soc.cpu.count_cycle[44]
.sym 38950 iomem_addr[11]
.sym 38952 soc.cpu.irq_pending[2]
.sym 38953 soc.cpu.instr_retirq
.sym 38955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 38956 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 38957 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 38958 soc.cpu.reg_pc[5]
.sym 38959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[15]
.sym 38960 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 38962 soc.cpu.alu_out_q[1]
.sym 38963 soc.cpu.latched_stalu
.sym 38964 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 38965 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[1]
.sym 38967 soc.cpu.cpu_state[3]
.sym 38973 soc.cpu.alu_out_q[2]
.sym 38976 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 38977 soc.cpu.count_instr[21]
.sym 38978 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 38979 soc.cpu.latched_stalu
.sym 38980 soc.cpu.reg_out[2]
.sym 38981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38982 soc.cpu.instr_rdcycleh
.sym 38984 soc.cpu.count_cycle[52]
.sym 38985 soc.cpu.count_instr[20]
.sym 38986 soc.cpu.instr_rdinstrh
.sym 38987 soc.cpu.instr_rdcycleh
.sym 38988 soc.cpu.count_cycle[21]
.sym 38989 soc.cpu.count_cycle[48]
.sym 38992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38993 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 38994 soc.cpu.count_instr[53]
.sym 38996 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 38997 soc.cpu.count_instr[48]
.sym 38999 soc.cpu.count_cycle[53]
.sym 39001 soc.cpu.count_cycle[54]
.sym 39002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39003 soc.cpu.count_instr[54]
.sym 39004 soc.cpu.count_instr[16]
.sym 39006 soc.cpu.instr_rdinstrh
.sym 39007 soc.cpu.count_instr[48]
.sym 39008 soc.cpu.count_instr[16]
.sym 39009 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 39012 soc.cpu.reg_out[2]
.sym 39013 soc.cpu.alu_out_q[2]
.sym 39014 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39015 soc.cpu.latched_stalu
.sym 39019 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39020 soc.cpu.count_cycle[48]
.sym 39021 soc.cpu.instr_rdcycleh
.sym 39024 soc.cpu.count_cycle[53]
.sym 39026 soc.cpu.instr_rdcycleh
.sym 39027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39030 soc.cpu.instr_rdcycleh
.sym 39031 soc.cpu.count_cycle[54]
.sym 39032 soc.cpu.instr_rdinstrh
.sym 39033 soc.cpu.count_instr[54]
.sym 39036 soc.cpu.count_instr[53]
.sym 39037 soc.cpu.count_instr[21]
.sym 39038 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 39039 soc.cpu.instr_rdinstrh
.sym 39042 soc.cpu.count_cycle[52]
.sym 39043 soc.cpu.count_instr[20]
.sym 39044 soc.cpu.instr_rdcycleh
.sym 39045 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 39048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39049 soc.cpu.count_cycle[21]
.sym 39050 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 39051 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 39055 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 39056 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 39057 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 39058 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 39059 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 39060 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 39061 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 39062 soc.cpu.reg_pc[5]
.sym 39064 $PACKER_VCC_NET
.sym 39066 soc.cpu.reg_pc[2]
.sym 39067 $PACKER_VCC_NET
.sym 39069 iomem_addr[19]
.sym 39070 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[1]
.sym 39072 soc.cpu.count_cycle[52]
.sym 39073 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 39074 soc.cpu.instr_rdinstrh
.sym 39075 soc.cpu.instr_rdcycleh
.sym 39077 iomem_addr[20]
.sym 39078 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 39079 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 39081 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 39082 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39083 soc.cpu.reg_out[6]
.sym 39084 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 39085 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39086 soc.cpu.irq_pending[9]
.sym 39087 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]
.sym 39088 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 39089 soc.cpu.cpuregs_rs1[15]
.sym 39090 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 39096 soc.cpu.count_instr[19]
.sym 39098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39099 soc.cpu.count_cycle[16]
.sym 39100 soc.cpu.count_instr[52]
.sym 39102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39104 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 39105 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 39106 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 39107 soc.cpu.count_instr[51]
.sym 39109 soc.cpu.cpuregs_rs1[12]
.sym 39110 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 39111 soc.cpu.count_cycle[51]
.sym 39112 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39113 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 39114 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 39116 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39117 soc.cpu.instr_rdinstrh
.sym 39119 soc.cpu.count_cycle[19]
.sym 39122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39123 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39124 soc.cpu.instr_rdcycleh
.sym 39125 soc.cpu.count_cycle[20]
.sym 39127 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 39129 soc.cpu.count_cycle[51]
.sym 39130 soc.cpu.instr_rdcycleh
.sym 39132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39135 soc.cpu.count_cycle[19]
.sym 39136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39137 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 39138 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 39141 soc.cpu.count_instr[51]
.sym 39142 soc.cpu.instr_rdinstrh
.sym 39143 soc.cpu.count_instr[19]
.sym 39144 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 39148 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39149 soc.cpu.instr_rdinstrh
.sym 39150 soc.cpu.count_instr[52]
.sym 39153 soc.cpu.count_cycle[20]
.sym 39154 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 39155 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39156 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 39160 soc.cpu.cpuregs_rs1[12]
.sym 39165 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 39166 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 39167 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39171 soc.cpu.count_cycle[16]
.sym 39172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39173 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 39174 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 39175 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 39176 clk$SB_IO_IN_$glb_clk
.sym 39177 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39178 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 39179 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 39180 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39181 soc.cpu.irq_pending[14]
.sym 39182 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 39183 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 39184 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 39185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 39188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[23]
.sym 39190 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 39192 soc.cpu.alu_out_q[7]
.sym 39193 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 39194 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 39197 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 39202 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 39203 soc.cpu.irq_state[1]
.sym 39204 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 39205 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39206 soc.cpu.alu_out_q[14]
.sym 39207 soc.cpu.irq_state[1]
.sym 39208 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 39209 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 39210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[4]
.sym 39211 soc.cpu.irq_state[1]
.sym 39212 soc.cpu.reg_pc[5]
.sym 39213 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 39219 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 39221 soc.cpu.count_instr[23]
.sym 39224 soc.cpu.irq_mask[1]
.sym 39225 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 39227 soc.cpu.irq_pending[1]
.sym 39231 soc.cpu.cpu_state[4]
.sym 39232 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 39233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39236 soc.cpu.instr_rdcycleh
.sym 39239 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 39241 soc.cpu.count_cycle[55]
.sym 39242 soc.cpu.count_instr[55]
.sym 39243 soc.cpu.instr_rdinstrh
.sym 39245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 39246 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 39248 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 39250 soc.cpu.cpu_state[3]
.sym 39253 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39254 soc.cpu.count_cycle[55]
.sym 39255 soc.cpu.instr_rdcycleh
.sym 39259 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 39264 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 39270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 39271 soc.cpu.cpu_state[3]
.sym 39272 soc.cpu.cpu_state[4]
.sym 39273 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 39276 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 39283 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 39288 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 39289 soc.cpu.count_instr[55]
.sym 39290 soc.cpu.count_instr[23]
.sym 39291 soc.cpu.instr_rdinstrh
.sym 39294 soc.cpu.irq_mask[1]
.sym 39296 soc.cpu.irq_pending[1]
.sym 39298 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 39299 clk$SB_IO_IN_$glb_clk
.sym 39300 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39301 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 39302 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 39303 soc.cpu.cpuregs_wrdata[6]
.sym 39304 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 39305 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 39306 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 39307 soc.cpu.irq_mask[14]
.sym 39308 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 39312 soc.cpu.decoded_imm[30]
.sym 39313 soc.cpu.reg_out[14]
.sym 39319 soc.cpu.cpu_state[4]
.sym 39320 soc.cpu.cpu_state[3]
.sym 39322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[2]
.sym 39323 soc.cpu.instr_rdinstrh
.sym 39325 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_1_I2[2]
.sym 39326 soc.cpu.decoded_imm[6]
.sym 39327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[9]
.sym 39328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 39329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[10]
.sym 39331 soc.cpu.cpuregs_wrdata[1]
.sym 39332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 39333 soc.cpu.cpuregs_wrdata[5]
.sym 39334 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 39335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[13]
.sym 39336 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 39342 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 39343 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 39344 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 39346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 39347 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 39349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[7]
.sym 39350 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 39351 soc.cpu.latched_stalu
.sym 39352 soc.cpu.latched_stalu
.sym 39353 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 39354 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 39355 soc.cpu.alu_out_q[9]
.sym 39356 soc.cpu.reg_out[9]
.sym 39357 soc.cpu.irq_pending[7]
.sym 39358 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 39359 soc.cpu.cpu_state[3]
.sym 39361 soc.cpu.reg_out[14]
.sym 39362 soc.cpu.cpu_state[4]
.sym 39363 soc.cpu.irq_state[1]
.sym 39364 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 39365 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39366 soc.cpu.alu_out_q[14]
.sym 39367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 39369 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 39371 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 39373 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39375 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 39376 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39377 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 39378 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 39381 soc.cpu.cpu_state[3]
.sym 39382 soc.cpu.irq_pending[7]
.sym 39383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[7]
.sym 39384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 39387 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 39388 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 39389 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39390 soc.cpu.irq_state[1]
.sym 39393 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 39394 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 39395 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39396 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 39399 soc.cpu.alu_out_q[9]
.sym 39400 soc.cpu.reg_out[9]
.sym 39401 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39402 soc.cpu.latched_stalu
.sym 39406 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 39411 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39412 soc.cpu.alu_out_q[14]
.sym 39413 soc.cpu.latched_stalu
.sym 39414 soc.cpu.reg_out[14]
.sym 39417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 39418 soc.cpu.cpu_state[4]
.sym 39419 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 39420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 39421 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 39422 clk$SB_IO_IN_$glb_clk
.sym 39423 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39424 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 39425 soc.cpu.cpuregs_wrdata[1]
.sym 39426 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 39427 soc.cpu.reg_out[11]
.sym 39428 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 39429 soc.cpu.cpuregs_wrdata[7]
.sym 39430 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 39431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 39433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 39434 soc.cpu.irq_mask[31]
.sym 39435 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 39436 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 39438 soc.cpu.latched_stalu
.sym 39439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 39441 soc.cpu.reg_pc[13]
.sym 39442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 39443 soc.cpu.cpuregs_rs1[14]
.sym 39444 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 39445 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 39447 soc.cpu.latched_stalu
.sym 39448 soc.cpu.cpuregs_wrdata[10]
.sym 39449 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39450 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[15]
.sym 39453 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[1]
.sym 39454 soc.cpu.alu_out_q[1]
.sym 39455 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39456 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39457 soc.cpu.latched_stalu
.sym 39458 soc.cpu.reg_pc[5]
.sym 39459 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39470 soc.cpu.reg_pc[7]
.sym 39471 soc.cpu.reg_pc[1]
.sym 39472 soc.cpu.decoded_imm[1]
.sym 39476 soc.cpu.decoded_imm[7]
.sym 39478 soc.cpu.reg_next_pc[0]
.sym 39479 soc.cpu.reg_pc[4]
.sym 39481 soc.cpu.reg_pc[6]
.sym 39483 soc.cpu.decoded_imm[4]
.sym 39484 soc.cpu.reg_pc[5]
.sym 39486 soc.cpu.decoded_imm[6]
.sym 39487 soc.cpu.decoded_imm[2]
.sym 39488 soc.cpu.reg_pc[3]
.sym 39489 soc.cpu.reg_pc[2]
.sym 39490 soc.cpu.decoded_imm[3]
.sym 39492 soc.cpu.decoded_imm[5]
.sym 39493 soc.cpu.decoded_imm[0]
.sym 39497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[1]
.sym 39499 soc.cpu.decoded_imm[0]
.sym 39500 soc.cpu.reg_next_pc[0]
.sym 39503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[2]
.sym 39505 soc.cpu.reg_pc[1]
.sym 39506 soc.cpu.decoded_imm[1]
.sym 39507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[1]
.sym 39509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[3]
.sym 39511 soc.cpu.reg_pc[2]
.sym 39512 soc.cpu.decoded_imm[2]
.sym 39513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[2]
.sym 39515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[4]
.sym 39517 soc.cpu.decoded_imm[3]
.sym 39518 soc.cpu.reg_pc[3]
.sym 39519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[3]
.sym 39521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[5]
.sym 39523 soc.cpu.reg_pc[4]
.sym 39524 soc.cpu.decoded_imm[4]
.sym 39525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[4]
.sym 39527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[6]
.sym 39529 soc.cpu.decoded_imm[5]
.sym 39530 soc.cpu.reg_pc[5]
.sym 39531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[5]
.sym 39533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[7]
.sym 39535 soc.cpu.decoded_imm[6]
.sym 39536 soc.cpu.reg_pc[6]
.sym 39537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[6]
.sym 39539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[8]
.sym 39541 soc.cpu.decoded_imm[7]
.sym 39542 soc.cpu.reg_pc[7]
.sym 39543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[7]
.sym 39547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 39548 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 39549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 39550 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39551 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 39552 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 39553 soc.cpu.cpuregs_wrdata[10]
.sym 39554 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 39558 soc.cpu.alu_out_q[19]
.sym 39559 soc.cpu.latched_compr
.sym 39560 soc.cpu.instr_rdcycleh
.sym 39562 soc.cpu.decoded_imm[7]
.sym 39563 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 39564 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 39565 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 39566 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 39567 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 39568 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 39569 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39570 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 39571 soc.cpu.reg_pc[21]
.sym 39572 soc.cpu.cpuregs_rs1[20]
.sym 39573 soc.cpu.decoded_imm[10]
.sym 39574 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 39575 soc.cpu.reg_pc[22]
.sym 39576 soc.cpu.reg_pc[14]
.sym 39577 soc.cpu.cpuregs_wrdata[7]
.sym 39578 soc.cpu.decoded_imm[5]
.sym 39579 soc.cpu.decoded_imm[0]
.sym 39580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[18]
.sym 39581 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39582 soc.cpu.decoded_imm[10]
.sym 39583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[8]
.sym 39588 soc.cpu.decoded_imm[13]
.sym 39590 soc.cpu.decoded_imm[9]
.sym 39591 soc.cpu.decoded_imm[8]
.sym 39592 soc.cpu.reg_pc[14]
.sym 39593 soc.cpu.reg_pc[10]
.sym 39594 soc.cpu.reg_pc[15]
.sym 39595 soc.cpu.reg_pc[12]
.sym 39599 soc.cpu.decoded_imm[10]
.sym 39600 soc.cpu.reg_pc[13]
.sym 39601 soc.cpu.reg_pc[11]
.sym 39602 soc.cpu.decoded_imm[14]
.sym 39609 soc.cpu.decoded_imm[15]
.sym 39615 soc.cpu.decoded_imm[12]
.sym 39616 soc.cpu.decoded_imm[11]
.sym 39617 soc.cpu.reg_pc[8]
.sym 39618 soc.cpu.reg_pc[9]
.sym 39620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[9]
.sym 39622 soc.cpu.decoded_imm[8]
.sym 39623 soc.cpu.reg_pc[8]
.sym 39624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[8]
.sym 39626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[10]
.sym 39628 soc.cpu.decoded_imm[9]
.sym 39629 soc.cpu.reg_pc[9]
.sym 39630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[9]
.sym 39632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[11]
.sym 39634 soc.cpu.reg_pc[10]
.sym 39635 soc.cpu.decoded_imm[10]
.sym 39636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[10]
.sym 39638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[12]
.sym 39640 soc.cpu.reg_pc[11]
.sym 39641 soc.cpu.decoded_imm[11]
.sym 39642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[11]
.sym 39644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[13]
.sym 39646 soc.cpu.reg_pc[12]
.sym 39647 soc.cpu.decoded_imm[12]
.sym 39648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[12]
.sym 39650 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[14]
.sym 39652 soc.cpu.decoded_imm[13]
.sym 39653 soc.cpu.reg_pc[13]
.sym 39654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[13]
.sym 39656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[15]
.sym 39658 soc.cpu.decoded_imm[14]
.sym 39659 soc.cpu.reg_pc[14]
.sym 39660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[14]
.sym 39662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[16]
.sym 39664 soc.cpu.reg_pc[15]
.sym 39665 soc.cpu.decoded_imm[15]
.sym 39666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[15]
.sym 39670 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 39671 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 39672 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 39673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 39674 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 39675 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[3]
.sym 39676 soc.cpu.reg_pc[9]
.sym 39677 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 39681 soc.cpu.reg_pc[28]
.sym 39682 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 39683 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 39684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 39685 soc.cpu.reg_out[20]
.sym 39686 soc.cpu.decoded_imm[1]
.sym 39687 soc.cpu.decoded_imm[8]
.sym 39688 soc.cpu.reg_pc[13]
.sym 39689 soc.cpu.reg_pc[11]
.sym 39690 soc.cpu.decoded_imm[14]
.sym 39691 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 39692 soc.cpu.decoded_imm[13]
.sym 39693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 39694 soc.cpu.irq_state[1]
.sym 39695 soc.cpu.instr_maskirq
.sym 39696 soc.cpu.decoded_imm[25]
.sym 39697 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 39698 soc.cpu.reg_pc[23]
.sym 39699 soc.cpu.reg_pc[19]
.sym 39700 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 39701 soc.cpu.cpu_state[3]
.sym 39702 soc.cpu.decoded_imm[11]
.sym 39703 soc.cpu.reg_pc[24]
.sym 39704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 39705 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 39706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[16]
.sym 39715 soc.cpu.decoded_imm[22]
.sym 39716 soc.cpu.reg_pc[23]
.sym 39719 soc.cpu.decoded_imm[16]
.sym 39721 soc.cpu.decoded_imm[18]
.sym 39722 soc.cpu.decoded_imm[23]
.sym 39723 soc.cpu.reg_pc[19]
.sym 39724 soc.cpu.reg_pc[18]
.sym 39726 soc.cpu.decoded_imm[17]
.sym 39727 soc.cpu.reg_pc[16]
.sym 39731 soc.cpu.reg_pc[21]
.sym 39732 soc.cpu.decoded_imm[20]
.sym 39735 soc.cpu.reg_pc[22]
.sym 39737 soc.cpu.decoded_imm[21]
.sym 39740 soc.cpu.reg_pc[20]
.sym 39741 soc.cpu.reg_pc[17]
.sym 39742 soc.cpu.decoded_imm[19]
.sym 39743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[17]
.sym 39745 soc.cpu.decoded_imm[16]
.sym 39746 soc.cpu.reg_pc[16]
.sym 39747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[16]
.sym 39749 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[18]
.sym 39751 soc.cpu.decoded_imm[17]
.sym 39752 soc.cpu.reg_pc[17]
.sym 39753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[17]
.sym 39755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[19]
.sym 39757 soc.cpu.decoded_imm[18]
.sym 39758 soc.cpu.reg_pc[18]
.sym 39759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[18]
.sym 39761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[20]
.sym 39763 soc.cpu.decoded_imm[19]
.sym 39764 soc.cpu.reg_pc[19]
.sym 39765 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[19]
.sym 39767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[21]
.sym 39769 soc.cpu.decoded_imm[20]
.sym 39770 soc.cpu.reg_pc[20]
.sym 39771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[20]
.sym 39773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[22]
.sym 39775 soc.cpu.reg_pc[21]
.sym 39776 soc.cpu.decoded_imm[21]
.sym 39777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[21]
.sym 39779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[23]
.sym 39781 soc.cpu.reg_pc[22]
.sym 39782 soc.cpu.decoded_imm[22]
.sym 39783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[22]
.sym 39785 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[24]
.sym 39787 soc.cpu.decoded_imm[23]
.sym 39788 soc.cpu.reg_pc[23]
.sym 39789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[23]
.sym 39793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[3]
.sym 39794 soc.cpu.next_pc[26]
.sym 39795 soc.cpu.reg_pc[14]
.sym 39796 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 39797 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 39798 soc.cpu.reg_pc[20]
.sym 39799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[2]
.sym 39800 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 39801 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[0]
.sym 39803 soc.cpu.reg_pc[29]
.sym 39805 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 39806 soc.cpu.decoded_imm[3]
.sym 39807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[21]
.sym 39808 soc.cpu.decoded_imm[23]
.sym 39809 soc.cpu.cpu_state[4]
.sym 39810 soc.cpu.decoded_imm[8]
.sym 39811 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 39812 $PACKER_VCC_NET
.sym 39814 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 39815 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 39816 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 39817 soc.cpu.irq_mask[22]
.sym 39818 soc.cpu.decoded_imm[20]
.sym 39819 soc.cpu.irq_pending[22]
.sym 39820 soc.cpu.reg_pc[30]
.sym 39821 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 39822 soc.cpu.decoded_imm[6]
.sym 39823 soc.cpu.reg_pc[27]
.sym 39824 soc.cpu.decoded_imm[26]
.sym 39825 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 39826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[0]
.sym 39827 soc.cpu.reg_pc[17]
.sym 39828 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 39829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[24]
.sym 39836 soc.cpu.reg_pc[30]
.sym 39838 soc.cpu.decoded_imm[28]
.sym 39839 soc.cpu.decoded_imm[24]
.sym 39844 soc.cpu.decoded_imm[27]
.sym 39847 soc.cpu.decoded_imm[29]
.sym 39848 soc.cpu.decoded_imm[26]
.sym 39849 soc.cpu.reg_pc[27]
.sym 39852 soc.cpu.reg_pc[26]
.sym 39855 soc.cpu.decoded_imm[31]
.sym 39856 soc.cpu.decoded_imm[25]
.sym 39857 soc.cpu.decoded_imm[30]
.sym 39860 soc.cpu.reg_pc[25]
.sym 39861 soc.cpu.reg_pc[31]
.sym 39862 soc.cpu.reg_pc[28]
.sym 39863 soc.cpu.reg_pc[24]
.sym 39864 soc.cpu.reg_pc[29]
.sym 39866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[25]
.sym 39868 soc.cpu.decoded_imm[24]
.sym 39869 soc.cpu.reg_pc[24]
.sym 39870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[24]
.sym 39872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[26]
.sym 39874 soc.cpu.decoded_imm[25]
.sym 39875 soc.cpu.reg_pc[25]
.sym 39876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[25]
.sym 39878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[27]
.sym 39880 soc.cpu.decoded_imm[26]
.sym 39881 soc.cpu.reg_pc[26]
.sym 39882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[26]
.sym 39884 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[28]
.sym 39886 soc.cpu.reg_pc[27]
.sym 39887 soc.cpu.decoded_imm[27]
.sym 39888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[27]
.sym 39890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[29]
.sym 39892 soc.cpu.reg_pc[28]
.sym 39893 soc.cpu.decoded_imm[28]
.sym 39894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[28]
.sym 39896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[30]
.sym 39898 soc.cpu.decoded_imm[29]
.sym 39899 soc.cpu.reg_pc[29]
.sym 39900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[29]
.sym 39902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[31]
.sym 39904 soc.cpu.decoded_imm[30]
.sym 39905 soc.cpu.reg_pc[30]
.sym 39906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[30]
.sym 39909 soc.cpu.decoded_imm[31]
.sym 39910 soc.cpu.reg_pc[31]
.sym 39912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[31]
.sym 39916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 39917 soc.cpu.next_pc[24]
.sym 39918 soc.cpu.cpuregs_wrdata[21]
.sym 39919 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 39920 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 39921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 39922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 39923 soc.cpu.irq_pending[21]
.sym 39924 iomem_wdata[20]
.sym 39927 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3]
.sym 39928 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 39929 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 39930 soc.cpu.irq_pending[26]
.sym 39931 soc.cpu.reg_out[26]
.sym 39932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[25]
.sym 39933 soc.cpu.reg_pc[13]
.sym 39934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[26]
.sym 39935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[3]
.sym 39936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 39937 soc.cpu.next_pc[26]
.sym 39938 soc.cpu.decoded_imm_j[8]
.sym 39939 soc.cpu.reg_pc[14]
.sym 39940 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 39941 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39942 soc.cpu.irq_pending[24]
.sym 39943 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39944 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 39945 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39946 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 39947 soc.cpu.reg_pc[31]
.sym 39948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 39949 soc.cpu.cpu_state[2]
.sym 39950 soc.cpu.decoded_imm[26]
.sym 39951 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 39957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 39958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 39959 soc.cpu.timer[21]
.sym 39960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 39961 soc.cpu.instr_timer
.sym 39964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[31]
.sym 39965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 39967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 39968 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[28]
.sym 39970 soc.cpu.cpuregs_rs1[21]
.sym 39971 soc.cpu.instr_maskirq
.sym 39972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 39973 soc.cpu.cpu_state[2]
.sym 39974 soc.cpu.cpu_state[4]
.sym 39975 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 39976 soc.cpu.irq_mask[21]
.sym 39977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 39978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 39979 soc.cpu.cpuregs_rs1[19]
.sym 39980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 39981 soc.cpu.instr_retirq
.sym 39982 soc.cpu.cpu_state[4]
.sym 39984 soc.cpu.cpu_state[3]
.sym 39985 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 39986 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39990 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 39991 soc.cpu.instr_retirq
.sym 39992 soc.cpu.cpuregs_rs1[19]
.sym 39993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 39996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[28]
.sym 39997 soc.cpu.cpu_state[3]
.sym 39998 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 39999 soc.cpu.cpu_state[4]
.sym 40002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 40003 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 40004 soc.cpu.cpuregs_rs1[21]
.sym 40005 soc.cpu.instr_retirq
.sym 40011 soc.cpu.cpuregs_rs1[21]
.sym 40014 soc.cpu.cpu_state[3]
.sym 40015 soc.cpu.cpu_state[4]
.sym 40016 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 40017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[31]
.sym 40020 soc.cpu.irq_mask[21]
.sym 40021 soc.cpu.instr_timer
.sym 40022 soc.cpu.instr_maskirq
.sym 40023 soc.cpu.timer[21]
.sym 40026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 40027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 40028 soc.cpu.cpu_state[2]
.sym 40029 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 40032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 40033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 40034 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 40035 soc.cpu.cpu_state[2]
.sym 40036 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40038 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40039 soc.cpu.decoded_imm[20]
.sym 40040 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 40041 soc.cpu.decoded_imm[6]
.sym 40042 soc.cpu.decoded_imm[26]
.sym 40043 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 40044 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 40045 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[3]
.sym 40046 soc.cpu.decoded_imm[21]
.sym 40049 soc.cpu.reg_pc[25]
.sym 40051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[1]
.sym 40052 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40053 soc.cpu.reg_out[24]
.sym 40054 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 40055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 40056 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40057 soc.cpu.instr_timer
.sym 40058 soc.cpu.instr_timer
.sym 40059 soc.cpu.instr_maskirq
.sym 40060 soc.cpu.decoded_imm[19]
.sym 40061 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 40062 soc.cpu.instr_rdinstrh
.sym 40063 soc.cpu.reg_pc[21]
.sym 40064 soc.cpu.decoded_imm[10]
.sym 40065 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[3]
.sym 40066 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40067 soc.cpu.reg_pc[22]
.sym 40068 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 40069 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 40070 soc.cpu.decoder_trigger
.sym 40071 soc.cpu.decoded_imm[0]
.sym 40072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[18]
.sym 40073 soc.cpu.irq_pending[21]
.sym 40074 soc.cpu.decoded_imm[5]
.sym 40080 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 40082 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 40083 soc.cpu.alu_out_q[20]
.sym 40084 soc.cpu.cpu_state[4]
.sym 40085 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 40086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 40088 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40089 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 40090 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 40091 soc.cpu.reg_out[20]
.sym 40092 soc.cpu.cpu_state[3]
.sym 40093 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[17]
.sym 40094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 40095 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 40096 soc.cpu.latched_stalu
.sym 40097 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40098 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 40099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 40100 soc.cpu.irq_pending[16]
.sym 40101 soc.cpu.instr_maskirq
.sym 40102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 40103 soc.cpu.decoder_trigger
.sym 40104 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 40107 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 40108 soc.cpu.instr_timer
.sym 40109 soc.cpu.irq_mask[31]
.sym 40110 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[1]
.sym 40111 soc.cpu.timer[31]
.sym 40113 soc.cpu.irq_mask[31]
.sym 40114 soc.cpu.instr_timer
.sym 40115 soc.cpu.timer[31]
.sym 40116 soc.cpu.instr_maskirq
.sym 40119 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[1]
.sym 40121 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 40122 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 40125 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 40127 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 40131 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 40132 soc.cpu.cpu_state[4]
.sym 40133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 40134 soc.cpu.irq_pending[16]
.sym 40137 soc.cpu.latched_stalu
.sym 40138 soc.cpu.alu_out_q[20]
.sym 40139 soc.cpu.reg_out[20]
.sym 40140 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40143 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40144 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 40145 soc.cpu.decoder_trigger
.sym 40146 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 40149 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[17]
.sym 40150 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 40151 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 40152 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40155 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 40156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 40157 soc.cpu.cpu_state[3]
.sym 40158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 40159 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 40160 clk$SB_IO_IN_$glb_clk
.sym 40161 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40162 soc.cpu.reg_pc[22]
.sym 40163 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 40164 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 40165 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 40166 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 40167 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 40168 soc.cpu.reg_pc[21]
.sym 40169 soc.cpu.reg_pc[26]
.sym 40170 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 40174 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 40175 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 40176 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 40177 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 40178 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 40179 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 40180 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 40181 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 40182 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 40183 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 40184 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 40185 soc.cpu.decoded_imm[6]
.sym 40186 soc.cpu.decoded_imm[11]
.sym 40187 soc.cpu.reg_pc[24]
.sym 40188 soc.cpu.decoded_imm[25]
.sym 40189 soc.cpu.reg_pc[23]
.sym 40190 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 40191 soc.cpu.reg_pc[19]
.sym 40192 soc.cpu.cpuregs_rs1[22]
.sym 40193 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40194 soc.cpu.irq_state[1]
.sym 40195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 40196 soc.cpu.irq_pending[25]
.sym 40197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 40203 soc.cpu.irq_pending[25]
.sym 40204 soc.cpu.cpu_state[4]
.sym 40205 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 40206 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[25]
.sym 40209 soc.cpu.reg_out[22]
.sym 40210 soc.cpu.cpuregs_rs1[22]
.sym 40211 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 40212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 40213 soc.cpu.cpu_state[3]
.sym 40214 soc.cpu.cpu_state[4]
.sym 40215 soc.cpu.alu_out_q[22]
.sym 40216 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]
.sym 40218 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[29]
.sym 40219 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 40220 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 40221 soc.cpu.latched_stalu
.sym 40222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[3]
.sym 40223 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40224 soc.cpu.irq_pending[23]
.sym 40225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[23]
.sym 40226 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 40229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]
.sym 40232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[3]
.sym 40236 soc.cpu.cpu_state[4]
.sym 40237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]
.sym 40238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[3]
.sym 40239 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 40242 soc.cpu.alu_out_q[22]
.sym 40243 soc.cpu.latched_stalu
.sym 40244 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40245 soc.cpu.reg_out[22]
.sym 40248 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 40249 soc.cpu.cpu_state[4]
.sym 40250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[29]
.sym 40251 soc.cpu.cpu_state[3]
.sym 40254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[25]
.sym 40255 soc.cpu.irq_pending[25]
.sym 40256 soc.cpu.cpu_state[3]
.sym 40257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 40260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]
.sym 40261 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 40262 soc.cpu.cpu_state[4]
.sym 40263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[3]
.sym 40266 soc.cpu.irq_pending[23]
.sym 40267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[23]
.sym 40268 soc.cpu.cpu_state[3]
.sym 40269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 40272 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40275 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 40278 soc.cpu.cpuregs_rs1[22]
.sym 40282 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 40283 clk$SB_IO_IN_$glb_clk
.sym 40284 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40285 soc.cpu.decoded_imm[10]
.sym 40286 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 40287 soc.cpu.decoded_imm[31]
.sym 40288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[3]
.sym 40289 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 40290 soc.cpu.decoded_imm[5]
.sym 40291 soc.cpu.decoded_imm[11]
.sym 40292 soc.cpu.decoded_imm[25]
.sym 40294 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 40296 soc.cpu.decoded_imm[30]
.sym 40297 soc.cpu.cpu_state[4]
.sym 40298 soc.cpu.cpu_state[3]
.sym 40301 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 40302 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 40303 $PACKER_VCC_NET
.sym 40304 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 40305 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40306 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 40307 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 40308 soc.cpu.cpu_state[4]
.sym 40309 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 40310 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 40311 soc.cpu.reg_pc[17]
.sym 40312 soc.cpu.reg_pc[30]
.sym 40313 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 40315 soc.cpu.irq_pending[22]
.sym 40316 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 40317 soc.cpu.irq_pending[24]
.sym 40318 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 40319 soc.cpu.reg_pc[27]
.sym 40320 soc.cpu.irq_mask[22]
.sym 40326 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40327 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 40330 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 40332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[0]
.sym 40333 soc.cpu.irq_mask[22]
.sym 40334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 40335 soc.cpu.reg_out[26]
.sym 40336 soc.cpu.alu_out_q[26]
.sym 40337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 40339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 40341 soc.cpu.irq_pending[22]
.sym 40342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[18]
.sym 40343 soc.cpu.irq_pending[21]
.sym 40344 soc.cpu.irq_pending[23]
.sym 40345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[3]
.sym 40346 soc.cpu.cpu_state[3]
.sym 40347 soc.cpu.irq_pending[26]
.sym 40348 soc.cpu.latched_stalu
.sym 40349 soc.cpu.irq_pending[20]
.sym 40350 soc.cpu.irq_pending[18]
.sym 40352 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40353 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40354 soc.cpu.irq_state[1]
.sym 40355 soc.cpu.irq_mask[26]
.sym 40356 soc.cpu.cpu_state[2]
.sym 40357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[1]
.sym 40359 soc.cpu.reg_out[26]
.sym 40360 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40361 soc.cpu.latched_stalu
.sym 40362 soc.cpu.alu_out_q[26]
.sym 40365 soc.cpu.cpu_state[2]
.sym 40366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 40367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 40368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 40371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[1]
.sym 40372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[3]
.sym 40373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[0]
.sym 40374 soc.cpu.cpu_state[2]
.sym 40377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 40378 soc.cpu.cpu_state[3]
.sym 40379 soc.cpu.irq_pending[18]
.sym 40380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[18]
.sym 40383 soc.cpu.irq_pending[22]
.sym 40384 soc.cpu.irq_pending[21]
.sym 40385 soc.cpu.irq_pending[23]
.sym 40386 soc.cpu.irq_pending[20]
.sym 40389 soc.cpu.irq_pending[26]
.sym 40390 soc.cpu.irq_mask[26]
.sym 40395 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40396 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40397 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 40398 soc.cpu.irq_state[1]
.sym 40402 soc.cpu.irq_pending[22]
.sym 40403 soc.cpu.irq_mask[22]
.sym 40405 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40406 clk$SB_IO_IN_$glb_clk
.sym 40407 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40408 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 40409 soc.cpu.reg_pc[23]
.sym 40410 soc.cpu.reg_pc[19]
.sym 40411 soc.cpu.reg_pc[27]
.sym 40412 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 40413 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 40414 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 40415 soc.cpu.reg_pc[17]
.sym 40420 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 40421 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40422 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 40423 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40424 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 40425 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40426 $PACKER_GND_NET
.sym 40427 soc.cpu.instr_retirq
.sym 40428 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40430 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 40431 soc.cpu.reg_out[26]
.sym 40432 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 40433 soc.cpu.irq_pending[31]
.sym 40434 soc.cpu.reg_pc[31]
.sym 40435 soc.cpu.reg_out[30]
.sym 40436 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40437 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 40438 soc.cpu.irq_pending[24]
.sym 40439 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40440 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 40441 soc.cpu.latched_stalu
.sym 40442 soc.cpu.irq_pending[27]
.sym 40443 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40449 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40450 soc.cpu.irq_pending[28]
.sym 40451 soc.cpu.reg_out[17]
.sym 40452 soc.cpu.latched_stalu
.sym 40453 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 40454 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40455 soc.cpu.irq_pending[31]
.sym 40457 soc.cpu.irq_pending[30]
.sym 40458 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 40459 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40460 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 40461 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 40462 soc.cpu.irq_pending[26]
.sym 40463 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[0]
.sym 40464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 40465 soc.cpu.irq_mask[26]
.sym 40467 soc.cpu.irq_pending[25]
.sym 40468 soc.cpu.irq_pending[27]
.sym 40469 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 40470 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 40471 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 40472 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3]
.sym 40473 soc.cpu.alu_out_q[17]
.sym 40474 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 40475 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 40476 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40477 soc.cpu.irq_pending[24]
.sym 40478 soc.cpu.irq_pending[29]
.sym 40480 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40482 soc.cpu.irq_mask[26]
.sym 40484 soc.cpu.irq_pending[26]
.sym 40488 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3]
.sym 40489 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 40490 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[0]
.sym 40491 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 40494 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 40495 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40496 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 40497 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 40500 soc.cpu.latched_stalu
.sym 40501 soc.cpu.reg_out[17]
.sym 40502 soc.cpu.alu_out_q[17]
.sym 40503 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40506 soc.cpu.irq_pending[26]
.sym 40507 soc.cpu.irq_pending[27]
.sym 40508 soc.cpu.irq_pending[25]
.sym 40509 soc.cpu.irq_pending[24]
.sym 40512 soc.cpu.irq_pending[30]
.sym 40513 soc.cpu.irq_pending[29]
.sym 40514 soc.cpu.irq_pending[28]
.sym 40515 soc.cpu.irq_pending[31]
.sym 40518 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 40519 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 40520 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 40521 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 40525 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 40526 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 40527 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 40528 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40529 clk$SB_IO_IN_$glb_clk
.sym 40530 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 40531 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 40532 soc.cpu.reg_pc[30]
.sym 40533 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 40534 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 40535 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 40536 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 40537 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 40538 soc.cpu.reg_pc[31]
.sym 40540 $PACKER_VCC_NET
.sym 40543 soc.cpu.instr_maskirq
.sym 40544 soc.cpu.irq_pending[28]
.sym 40545 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40546 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 40547 soc.cpu.instr_timer
.sym 40548 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 40549 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40550 soc.cpu.decoded_imm[12]
.sym 40551 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[0]
.sym 40552 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 40553 soc.cpu.instr_timer
.sym 40554 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 40556 soc.cpu.cpuregs_wrdata[27]
.sym 40557 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40558 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 40560 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40561 soc.cpu.latched_stalu
.sym 40562 soc.cpu.decoded_imm[0]
.sym 40563 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 40564 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 40565 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 40566 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 40573 soc.cpu.alu_out_q[30]
.sym 40574 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40575 soc.cpu.instr_rdcycleh
.sym 40576 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40578 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 40581 soc.cpu.irq_mask[31]
.sym 40582 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40583 soc.cpu.irq_pending[17]
.sym 40584 soc.cpu.reg_out[19]
.sym 40587 soc.cpu.latched_stalu
.sym 40588 soc.cpu.irq_pending[19]
.sym 40589 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 40590 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40593 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 40594 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40595 soc.cpu.reg_out[30]
.sym 40596 soc.cpu.irq_pending[16]
.sym 40598 soc.cpu.irq_pending[18]
.sym 40600 soc.cpu.irq_state[1]
.sym 40601 soc.cpu.instr_rdinstrh
.sym 40602 soc.cpu.irq_pending[31]
.sym 40603 soc.cpu.alu_out_q[19]
.sym 40605 soc.cpu.latched_stalu
.sym 40606 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40607 soc.cpu.alu_out_q[19]
.sym 40608 soc.cpu.reg_out[19]
.sym 40611 soc.cpu.irq_pending[31]
.sym 40612 soc.cpu.irq_mask[31]
.sym 40617 soc.cpu.instr_rdinstrh
.sym 40618 soc.cpu.instr_rdcycleh
.sym 40620 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 40623 soc.cpu.reg_out[30]
.sym 40624 soc.cpu.latched_stalu
.sym 40625 soc.cpu.alu_out_q[30]
.sym 40626 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40629 soc.cpu.irq_pending[19]
.sym 40630 soc.cpu.irq_pending[16]
.sym 40631 soc.cpu.irq_pending[17]
.sym 40632 soc.cpu.irq_pending[18]
.sym 40635 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 40636 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40637 soc.cpu.irq_state[1]
.sym 40638 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 40642 soc.cpu.irq_pending[31]
.sym 40643 soc.cpu.irq_mask[31]
.sym 40647 soc.cpu.alu_out_q[30]
.sym 40648 soc.cpu.latched_stalu
.sym 40649 soc.cpu.reg_out[30]
.sym 40650 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40651 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40652 clk$SB_IO_IN_$glb_clk
.sym 40653 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40654 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[0]
.sym 40655 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 40656 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 40657 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 40658 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 40659 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40660 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 40661 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 40663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 40667 soc.cpu.instr_rdcycle
.sym 40668 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 40669 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 40670 soc.cpu.is_alu_reg_reg
.sym 40671 soc.cpu.instr_rdcycleh
.sym 40672 soc.cpu.decoder_trigger
.sym 40674 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40675 UART_RX_SB_LUT4_I1_I0[3]
.sym 40682 soc.cpu.irq_state[1]
.sym 40683 soc.cpu.reg_pc[24]
.sym 40684 UART_RX_SB_LUT4_I1_I0[3]
.sym 40686 soc.cpu.irq_state[1]
.sym 40687 soc.cpu.instr_rdinstrh
.sym 40688 soc.cpu.irq_pending[25]
.sym 40696 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 40697 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 40699 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 40700 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40702 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 40703 soc.cpu.alu_out_q[25]
.sym 40704 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40705 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 40708 soc.cpu.irq_state[1]
.sym 40710 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40711 soc.cpu.latched_stalu
.sym 40712 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 40713 soc.cpu.reg_out[25]
.sym 40715 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 40716 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40718 soc.cpu.cpuregs_rs1[30]
.sym 40720 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40721 soc.cpu.reg_out[25]
.sym 40724 soc.cpu.cpuregs_rs1[31]
.sym 40725 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[0]
.sym 40726 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 40728 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40729 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 40731 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40737 soc.cpu.cpuregs_rs1[31]
.sym 40740 soc.cpu.latched_stalu
.sym 40741 soc.cpu.alu_out_q[25]
.sym 40742 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40743 soc.cpu.reg_out[25]
.sym 40748 soc.cpu.cpuregs_rs1[30]
.sym 40752 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40753 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 40754 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 40758 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40759 soc.cpu.reg_out[25]
.sym 40760 soc.cpu.alu_out_q[25]
.sym 40761 soc.cpu.latched_stalu
.sym 40764 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 40765 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 40766 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 40767 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 40770 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40771 soc.cpu.irq_state[1]
.sym 40772 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[0]
.sym 40773 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40774 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 40775 clk$SB_IO_IN_$glb_clk
.sym 40776 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40777 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 40778 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 40779 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[3]
.sym 40780 soc.cpu.decoded_imm[0]
.sym 40781 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 40782 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40783 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 40784 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 40789 soc.cpu.alu_out_q[25]
.sym 40790 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40793 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40794 soc.cpu.instr_jalr
.sym 40795 soc.cpu.instr_timer
.sym 40796 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 40797 soc.cpu.irq_mask[30]
.sym 40798 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40799 soc.cpu.irq_mask[27]
.sym 40800 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 40801 soc.cpu.irq_pending[24]
.sym 40818 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 40820 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 40822 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 40823 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40824 soc.cpu.irq_mask[27]
.sym 40825 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 40828 soc.cpu.reg_out[29]
.sym 40833 soc.cpu.latched_stalu
.sym 40835 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40841 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40843 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 40844 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40846 soc.cpu.irq_state[1]
.sym 40847 soc.cpu.alu_out_q[29]
.sym 40848 soc.cpu.irq_pending[27]
.sym 40852 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40857 soc.cpu.irq_pending[27]
.sym 40858 soc.cpu.irq_mask[27]
.sym 40859 soc.cpu.irq_state[1]
.sym 40865 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 40871 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 40875 soc.cpu.alu_out_q[29]
.sym 40876 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 40877 soc.cpu.latched_stalu
.sym 40878 soc.cpu.reg_out[29]
.sym 40882 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 40887 soc.cpu.latched_stalu
.sym 40888 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40889 soc.cpu.alu_out_q[29]
.sym 40890 soc.cpu.reg_out[29]
.sym 40894 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 40895 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40896 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 40897 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 40898 clk$SB_IO_IN_$glb_clk
.sym 40899 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40900 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0[1]
.sym 40904 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 40906 soc.cpu.irq_pending[24]
.sym 40907 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 40913 soc.cpu.instr_retirq
.sym 40914 soc.cpu.decoded_imm[18]
.sym 40915 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 40917 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 40919 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40920 soc.cpu.is_alu_reg_imm
.sym 40921 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 40929 soc.cpu.irq_pending[24]
.sym 40930 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 40931 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40934 soc.cpu.irq_pending[27]
.sym 40948 soc.cpu.irq_pending[25]
.sym 40959 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40964 soc.cpu.irq_mask[25]
.sym 40992 soc.cpu.irq_mask[25]
.sym 40994 soc.cpu.irq_pending[25]
.sym 41016 soc.cpu.irq_pending[25]
.sym 41018 soc.cpu.irq_mask[25]
.sym 41020 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 41021 clk$SB_IO_IN_$glb_clk
.sym 41022 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41035 soc.cpu.instr_maskirq
.sym 41036 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 41038 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 41039 soc.cpu.instr_timer
.sym 41040 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 41041 soc.cpu.cpuregs_waddr[4]
.sym 41042 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 41043 soc.cpu.cpu_state[1]
.sym 41044 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 41045 soc.cpu.irq_mask[28]
.sym 41053 soc.cpu.irq_mask[24]
.sym 41057 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 41155 SEG[1]$SB_IO_OUT
.sym 41160 UART_RX_SB_LUT4_I1_I0[3]
.sym 41162 COMM[0]$SB_IO_OUT
.sym 41163 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 41165 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 41191 COMM[2]$SB_IO_OUT
.sym 41194 DEC$SB_IO_OUT
.sym 41207 DEC$SB_IO_OUT
.sym 41213 COMM[2]$SB_IO_OUT
.sym 41259 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 41269 soc.cpu.irq_pending[4]
.sym 41378 soc.simpleuart.recv_divcnt[0]
.sym 41381 soc.simpleuart.recv_divcnt[1]
.sym 41384 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 41386 iomem_wdata[23]
.sym 41392 flash_csb_SB_LUT4_I1_O[0]
.sym 41395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 41397 iomem_wdata[23]
.sym 41438 soc.cpu.trap_SB_LUT4_I2_O
.sym 41533 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 41534 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 41535 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 41536 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 41537 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 41538 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 41539 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 41540 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 41548 flash_clk_SB_LUT4_I1_I2[3]
.sym 41549 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 41553 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 41554 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 41555 iomem_wdata[2]
.sym 41556 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 41567 UART_RX_SB_LUT4_I1_I0[3]
.sym 41658 soc.simpleuart.recv_divcnt[2]
.sym 41659 soc.simpleuart.recv_divcnt[3]
.sym 41660 soc.simpleuart.recv_divcnt[4]
.sym 41661 soc.simpleuart.recv_divcnt[5]
.sym 41662 soc.simpleuart.recv_divcnt[6]
.sym 41663 soc.simpleuart.recv_divcnt[7]
.sym 41666 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 41669 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 41672 iomem_addr[6]
.sym 41673 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 41675 iomem_addr[4]
.sym 41678 iomem_addr[9]
.sym 41682 iomem_addr[9]
.sym 41685 iomem_addr[4]
.sym 41687 soc.cpu.trap_SB_LUT4_I2_O
.sym 41691 iomem_addr[8]
.sym 41705 soc.simpleuart.send_divcnt[16]
.sym 41711 soc.simpleuart.send_divcnt[23]
.sym 41727 soc.simpleuart.recv_divcnt[6]
.sym 41745 soc.simpleuart.send_divcnt[16]
.sym 41760 soc.simpleuart.recv_divcnt[6]
.sym 41772 soc.simpleuart.send_divcnt[23]
.sym 41779 soc.simpleuart.recv_divcnt[8]
.sym 41780 soc.simpleuart.recv_divcnt[9]
.sym 41781 soc.simpleuart.recv_divcnt[10]
.sym 41782 soc.simpleuart.recv_divcnt[11]
.sym 41783 soc.simpleuart.recv_divcnt[12]
.sym 41784 soc.simpleuart.recv_divcnt[13]
.sym 41785 soc.simpleuart.recv_divcnt[14]
.sym 41786 soc.simpleuart.recv_divcnt[15]
.sym 41790 soc.cpu.irq_pending[1]
.sym 41791 iomem_wdata[8]
.sym 41792 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 41793 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 41794 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 41795 iomem_wdata[0]
.sym 41796 iomem_wdata[1]
.sym 41797 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 41799 soc.simpleuart.send_divcnt[23]
.sym 41800 soc.cpu.trap_SB_LUT4_I2_O
.sym 41801 soc.simpleuart.send_divcnt[16]
.sym 41802 iomem_wdata[9]
.sym 41806 iomem_addr[7]
.sym 41812 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 41838 soc.simpleuart.recv_divcnt[10]
.sym 41841 soc.simpleuart.recv_divcnt[13]
.sym 41845 soc.simpleuart.recv_divcnt[9]
.sym 41847 soc.simpleuart.recv_divcnt[11]
.sym 41850 soc.simpleuart.recv_divcnt[14]
.sym 41851 soc.simpleuart.recv_divcnt[15]
.sym 41860 soc.simpleuart.recv_divcnt[9]
.sym 41867 soc.simpleuart.recv_divcnt[15]
.sym 41873 soc.simpleuart.recv_divcnt[14]
.sym 41879 soc.simpleuart.recv_divcnt[11]
.sym 41890 soc.simpleuart.recv_divcnt[13]
.sym 41896 soc.simpleuart.recv_divcnt[10]
.sym 41902 soc.simpleuart.recv_divcnt[16]
.sym 41903 soc.simpleuart.recv_divcnt[17]
.sym 41904 soc.simpleuart.recv_divcnt[18]
.sym 41905 soc.simpleuart.recv_divcnt[19]
.sym 41906 soc.simpleuart.recv_divcnt[20]
.sym 41907 soc.simpleuart.recv_divcnt[21]
.sym 41908 soc.simpleuart.recv_divcnt[22]
.sym 41909 soc.simpleuart.recv_divcnt[23]
.sym 41911 iomem_wdata[3]
.sym 41912 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_1_I2[2]
.sym 41914 soc.simpleuart.send_divcnt[28]
.sym 41916 iomem_wdata[5]
.sym 41918 soc.simpleuart.send_divcnt[29]
.sym 41919 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 41920 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 41921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 41923 iomem_wdata[10]
.sym 41924 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 41925 iomem_wdata[14]
.sym 41927 soc.cpu.instr_retirq
.sym 41929 soc.cpu.cpu_state[2]
.sym 41930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 41932 soc.cpu.cpuregs_rs1[4]
.sym 41933 soc.cpu.cpu_state[4]
.sym 41934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[3]
.sym 41935 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 41937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 41945 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 41948 soc.cpu.irq_mask[8]
.sym 41951 soc.cpu.irq_pending[10]
.sym 41953 soc.cpu.cpu_state[2]
.sym 41954 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 41956 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 41957 soc.cpu.cpu_state[4]
.sym 41958 soc.cpu.irq_pending[9]
.sym 41961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 41962 soc.cpu.irq_mask[11]
.sym 41963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[3]
.sym 41964 soc.cpu.irq_mask[8]
.sym 41966 soc.cpu.irq_pending[8]
.sym 41969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[0]
.sym 41972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[1]
.sym 41973 soc.cpu.irq_pending[11]
.sym 41974 soc.cpu.irq_pending[8]
.sym 41976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[1]
.sym 41977 soc.cpu.cpu_state[2]
.sym 41978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[3]
.sym 41979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[0]
.sym 41982 soc.cpu.irq_mask[8]
.sym 41985 soc.cpu.irq_pending[8]
.sym 41988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 41989 soc.cpu.cpu_state[2]
.sym 41990 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 41991 soc.cpu.irq_pending[11]
.sym 41994 soc.cpu.irq_mask[11]
.sym 41996 soc.cpu.irq_pending[11]
.sym 42000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42001 soc.cpu.irq_pending[8]
.sym 42002 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 42003 soc.cpu.cpu_state[4]
.sym 42006 soc.cpu.irq_pending[10]
.sym 42007 soc.cpu.irq_pending[8]
.sym 42008 soc.cpu.irq_pending[11]
.sym 42009 soc.cpu.irq_pending[9]
.sym 42013 soc.cpu.irq_pending[11]
.sym 42015 soc.cpu.irq_mask[11]
.sym 42018 soc.cpu.irq_pending[8]
.sym 42020 soc.cpu.irq_mask[8]
.sym 42022 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42023 clk$SB_IO_IN_$glb_clk
.sym 42024 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42025 soc.simpleuart.recv_divcnt[24]
.sym 42026 soc.simpleuart.recv_divcnt[25]
.sym 42027 soc.simpleuart.recv_divcnt[26]
.sym 42028 soc.simpleuart.recv_divcnt[27]
.sym 42029 soc.simpleuart.recv_divcnt[28]
.sym 42030 soc.simpleuart.recv_divcnt[29]
.sym 42031 soc.simpleuart.recv_divcnt[30]
.sym 42032 soc.simpleuart.recv_divcnt[31]
.sym 42035 soc.cpu.irq_pending[14]
.sym 42036 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 42043 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 42044 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 42045 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 42046 soc.cpu.instr_maskirq
.sym 42047 iomem_addr[2]
.sym 42050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 42051 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42053 soc.cpu.count_instr[40]
.sym 42055 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42059 soc.cpu.irq_mask[10]
.sym 42066 soc.cpu.irq_mask[10]
.sym 42067 soc.cpu.cpu_state[3]
.sym 42068 soc.cpu.irq_mask[9]
.sym 42070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 42072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 42073 soc.cpu.irq_pending[9]
.sym 42075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 42076 soc.cpu.cpu_state[4]
.sym 42078 soc.cpu.instr_timer
.sym 42079 soc.cpu.irq_pending[4]
.sym 42081 soc.cpu.instr_maskirq
.sym 42084 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 42085 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42086 soc.cpu.irq_mask[4]
.sym 42087 soc.cpu.instr_retirq
.sym 42088 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 42089 soc.cpu.cpu_state[2]
.sym 42090 soc.cpu.irq_pending[10]
.sym 42092 soc.cpu.cpuregs_rs1[4]
.sym 42093 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[4]
.sym 42096 soc.cpu.timer[4]
.sym 42097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42099 soc.cpu.irq_mask[10]
.sym 42102 soc.cpu.irq_pending[10]
.sym 42106 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42107 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42108 soc.cpu.irq_pending[4]
.sym 42111 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 42112 soc.cpu.instr_retirq
.sym 42113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 42114 soc.cpu.cpuregs_rs1[4]
.sym 42117 soc.cpu.cpu_state[3]
.sym 42118 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 42119 soc.cpu.cpu_state[4]
.sym 42120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[4]
.sym 42123 soc.cpu.irq_mask[4]
.sym 42124 soc.cpu.instr_timer
.sym 42125 soc.cpu.instr_maskirq
.sym 42126 soc.cpu.timer[4]
.sym 42130 soc.cpu.irq_pending[4]
.sym 42132 soc.cpu.irq_mask[4]
.sym 42135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 42137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 42138 soc.cpu.cpu_state[2]
.sym 42141 soc.cpu.irq_pending[9]
.sym 42144 soc.cpu.irq_mask[9]
.sym 42145 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42146 clk$SB_IO_IN_$glb_clk
.sym 42147 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42150 soc.simpleuart.recv_state[2]
.sym 42151 soc.simpleuart.recv_state[3]
.sym 42155 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 42158 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 42159 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]
.sym 42160 UART_RX_SB_LUT4_I1_I0[3]
.sym 42161 iomem_addr[8]
.sym 42162 iomem_wdata[17]
.sym 42164 iomem_wdata[22]
.sym 42165 soc.simpleuart.recv_divcnt[31]
.sym 42169 iomem_wdata[17]
.sym 42172 soc.cpu.irq_mask[4]
.sym 42174 iomem_addr[9]
.sym 42175 iomem_addr[8]
.sym 42181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 42189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42190 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 42191 soc.cpu.instr_rdinstrh
.sym 42192 soc.cpu.cpuregs_rs1[9]
.sym 42193 soc.cpu.count_cycle[9]
.sym 42194 soc.cpu.irq_mask[10]
.sym 42196 soc.cpu.instr_retirq
.sym 42197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42199 soc.cpu.irq_mask[9]
.sym 42200 soc.cpu.instr_maskirq
.sym 42202 soc.cpu.count_cycle[8]
.sym 42204 soc.cpu.irq_pending[9]
.sym 42205 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 42207 soc.cpu.instr_timer
.sym 42208 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 42210 soc.cpu.cpu_state[2]
.sym 42211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 42212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 42213 soc.cpu.count_instr[40]
.sym 42214 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 42215 soc.cpu.timer[9]
.sym 42216 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42222 soc.cpu.count_cycle[9]
.sym 42223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42224 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 42225 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 42228 soc.cpu.irq_mask[10]
.sym 42229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42230 soc.cpu.cpu_state[2]
.sym 42231 soc.cpu.instr_maskirq
.sym 42237 soc.cpu.cpuregs_rs1[9]
.sym 42240 soc.cpu.instr_retirq
.sym 42241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 42242 soc.cpu.cpuregs_rs1[9]
.sym 42243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 42248 soc.cpu.irq_pending[9]
.sym 42249 soc.cpu.irq_mask[9]
.sym 42252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 42253 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 42254 soc.cpu.count_instr[40]
.sym 42255 soc.cpu.instr_rdinstrh
.sym 42258 soc.cpu.instr_timer
.sym 42259 soc.cpu.irq_mask[9]
.sym 42260 soc.cpu.instr_maskirq
.sym 42261 soc.cpu.timer[9]
.sym 42265 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42266 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 42267 soc.cpu.count_cycle[8]
.sym 42268 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42269 clk$SB_IO_IN_$glb_clk
.sym 42270 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42273 soc.cpu.reg_pc[4]
.sym 42281 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 42290 UART_RX_SB_LUT4_I1_I0[3]
.sym 42291 soc.cpu.trap_SB_LUT4_I2_O
.sym 42296 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 42298 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 42299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 42301 soc.cpu.cpuregs_rs1[10]
.sym 42302 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 42303 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 42304 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 42305 soc.cpu.reg_pc[1]
.sym 42306 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 42313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 42316 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 42317 soc.cpu.irq_mask[10]
.sym 42318 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 42319 soc.cpu.instr_rdcycleh
.sym 42320 soc.cpu.irq_pending[10]
.sym 42321 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 42322 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42323 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42324 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 42325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[10]
.sym 42326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42327 soc.cpu.cpuregs_rs1[10]
.sym 42328 soc.cpu.count_instr[8]
.sym 42329 soc.cpu.cpu_state[3]
.sym 42330 soc.cpu.count_instr[9]
.sym 42332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 42334 soc.cpu.count_cycle[15]
.sym 42335 soc.cpu.count_cycle[40]
.sym 42338 soc.cpu.cpu_state[4]
.sym 42341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42345 soc.cpu.count_instr[9]
.sym 42346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42347 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 42351 soc.cpu.instr_rdcycleh
.sym 42352 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 42353 soc.cpu.count_cycle[40]
.sym 42354 soc.cpu.count_instr[8]
.sym 42358 soc.cpu.irq_mask[10]
.sym 42360 soc.cpu.irq_pending[10]
.sym 42363 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42364 soc.cpu.count_cycle[15]
.sym 42365 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 42366 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 42369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[10]
.sym 42370 soc.cpu.cpu_state[3]
.sym 42371 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 42372 soc.cpu.cpu_state[4]
.sym 42376 soc.cpu.cpuregs_rs1[10]
.sym 42381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 42382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 42383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42384 soc.cpu.irq_pending[10]
.sym 42391 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42392 clk$SB_IO_IN_$glb_clk
.sym 42393 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42394 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 42395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 42397 soc.spimem_rdata[10]
.sym 42398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[2]
.sym 42399 soc.cpu.next_pc[4]
.sym 42405 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]
.sym 42407 soc.cpu.instr_maskirq
.sym 42410 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 42414 iomem_wdata[23]
.sym 42415 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 42416 iomem_wstrb[1]
.sym 42417 soc.cpu.reg_pc[4]
.sym 42418 soc.cpu.reg_pc[4]
.sym 42419 soc.cpu.instr_retirq
.sym 42420 soc.cpu.alu_out_q[13]
.sym 42421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[3]
.sym 42424 soc.cpu.cpu_state[4]
.sym 42425 soc.cpu.alu_out_q[21]
.sym 42426 soc.cpu.cpuregs_rs1[4]
.sym 42427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42428 soc.cpu.cpu_state[2]
.sym 42429 soc.cpu.alu_out_q[4]
.sym 42435 soc.cpu.timer[14]
.sym 42436 soc.cpu.cpuregs_rs1[14]
.sym 42437 soc.cpu.instr_timer
.sym 42438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 42442 soc.cpu.instr_maskirq
.sym 42444 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42445 soc.cpu.irq_mask[15]
.sym 42446 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]
.sym 42449 soc.cpu.cpu_state[2]
.sym 42451 soc.cpu.instr_retirq
.sym 42452 soc.cpu.cpuregs_rs1[4]
.sym 42454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 42456 soc.cpu.irq_mask[14]
.sym 42457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 42458 soc.cpu.cpuregs_rs1[15]
.sym 42459 soc.cpu.instr_retirq
.sym 42462 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42463 soc.cpu.cpuregs_rs1[13]
.sym 42471 soc.cpu.cpuregs_rs1[4]
.sym 42474 soc.cpu.instr_maskirq
.sym 42476 soc.cpu.irq_mask[15]
.sym 42483 soc.cpu.cpuregs_rs1[15]
.sym 42486 soc.cpu.instr_maskirq
.sym 42487 soc.cpu.timer[14]
.sym 42488 soc.cpu.irq_mask[14]
.sym 42489 soc.cpu.instr_timer
.sym 42492 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42493 soc.cpu.cpuregs_rs1[15]
.sym 42494 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42495 soc.cpu.instr_retirq
.sym 42498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 42499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 42500 soc.cpu.cpu_state[2]
.sym 42501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]
.sym 42504 soc.cpu.instr_retirq
.sym 42505 soc.cpu.cpuregs_rs1[14]
.sym 42506 soc.cpu.instr_timer
.sym 42507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 42510 soc.cpu.cpuregs_rs1[13]
.sym 42514 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42515 clk$SB_IO_IN_$glb_clk
.sym 42516 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42517 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 42518 soc.cpu.next_pc[10]
.sym 42519 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 42520 soc.cpu.next_pc[2]
.sym 42521 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 42522 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 42523 soc.cpu.reg_out[10]
.sym 42524 soc.cpu.reg_out[12]
.sym 42527 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 42529 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42532 soc.spimem_rdata[10]
.sym 42533 soc.cpu.instr_timer
.sym 42535 soc.cpu.count_instr[16]
.sym 42536 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 42537 soc.cpu.cpu_state[2]
.sym 42538 soc.cpu.instr_maskirq
.sym 42539 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 42540 iomem_wdata[20]
.sym 42541 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 42542 soc.cpu.irq_mask[14]
.sym 42543 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42544 soc.cpu.reg_out[2]
.sym 42545 soc.cpu.count_instr[40]
.sym 42546 soc.cpu.next_pc[5]
.sym 42547 soc.cpu.irq_pending[1]
.sym 42548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[3]
.sym 42549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 42550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 42551 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 42552 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42560 soc.cpu.irq_mask[15]
.sym 42561 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42563 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 42565 soc.cpu.reg_out[6]
.sym 42566 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42569 soc.cpu.latched_stalu
.sym 42572 soc.cpu.instr_maskirq
.sym 42573 soc.cpu.irq_mask[13]
.sym 42574 soc.cpu.irq_pending[15]
.sym 42576 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42577 soc.cpu.irq_pending[13]
.sym 42579 soc.cpu.timer[13]
.sym 42580 soc.cpu.irq_pending[14]
.sym 42581 soc.cpu.irq_pending[12]
.sym 42585 soc.cpu.instr_timer
.sym 42587 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 42589 soc.cpu.alu_out_q[6]
.sym 42591 soc.cpu.irq_mask[15]
.sym 42593 soc.cpu.irq_pending[15]
.sym 42597 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42598 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 42599 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 42603 soc.cpu.irq_pending[15]
.sym 42605 soc.cpu.irq_mask[15]
.sym 42609 soc.cpu.irq_pending[13]
.sym 42612 soc.cpu.irq_mask[13]
.sym 42615 soc.cpu.irq_pending[15]
.sym 42616 soc.cpu.irq_pending[12]
.sym 42617 soc.cpu.irq_pending[14]
.sym 42618 soc.cpu.irq_pending[13]
.sym 42621 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42622 soc.cpu.alu_out_q[6]
.sym 42623 soc.cpu.reg_out[6]
.sym 42624 soc.cpu.latched_stalu
.sym 42627 soc.cpu.irq_mask[13]
.sym 42630 soc.cpu.irq_pending[13]
.sym 42633 soc.cpu.timer[13]
.sym 42634 soc.cpu.instr_timer
.sym 42635 soc.cpu.instr_maskirq
.sym 42636 soc.cpu.irq_mask[13]
.sym 42637 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42638 clk$SB_IO_IN_$glb_clk
.sym 42639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42640 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 42641 soc.cpu.next_pc[12]
.sym 42642 iomem_addr[16]
.sym 42643 iomem_addr[17]
.sym 42644 iomem_addr[14]
.sym 42645 iomem_addr[10]
.sym 42646 iomem_addr[11]
.sym 42647 iomem_addr[12]
.sym 42650 $PACKER_GND_NET
.sym 42652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 42655 soc.cpu.latched_stalu
.sym 42656 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 42659 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 42660 UART_RX_SB_LUT4_I1_I0[3]
.sym 42661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[15]
.sym 42664 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 42665 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 42666 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 42667 soc.cpu.irq_pending[12]
.sym 42668 soc.cpu.reg_out[4]
.sym 42670 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 42671 iomem_addr[12]
.sym 42672 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 42673 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 42674 soc.cpu.reg_out[12]
.sym 42675 soc.cpu.cpuregs_rs1[13]
.sym 42681 soc.cpu.irq_mask[4]
.sym 42683 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42684 soc.cpu.irq_pending[13]
.sym 42685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 42686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 42687 soc.cpu.reg_out[10]
.sym 42688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 42691 soc.cpu.irq_state[1]
.sym 42692 soc.cpu.irq_pending[2]
.sym 42693 soc.cpu.instr_retirq
.sym 42694 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 42696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 42697 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 42698 soc.cpu.irq_pending[4]
.sym 42699 soc.cpu.cpuregs_rs1[13]
.sym 42700 soc.cpu.latched_stalu
.sym 42701 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 42702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42703 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42704 soc.cpu.cpu_state[3]
.sym 42705 soc.cpu.cpu_state[2]
.sym 42707 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[13]
.sym 42708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42709 soc.cpu.alu_out_q[10]
.sym 42710 soc.cpu.cpu_state[4]
.sym 42714 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42715 soc.cpu.latched_stalu
.sym 42716 soc.cpu.reg_out[10]
.sym 42717 soc.cpu.alu_out_q[10]
.sym 42720 soc.cpu.cpu_state[3]
.sym 42721 soc.cpu.cpu_state[4]
.sym 42722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[13]
.sym 42723 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 42726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 42727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 42729 soc.cpu.irq_pending[13]
.sym 42732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 42738 soc.cpu.cpuregs_rs1[13]
.sym 42739 soc.cpu.cpu_state[2]
.sym 42740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42741 soc.cpu.instr_retirq
.sym 42744 soc.cpu.irq_state[1]
.sym 42745 soc.cpu.irq_mask[4]
.sym 42746 soc.cpu.irq_pending[4]
.sym 42747 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 42750 soc.cpu.reg_out[10]
.sym 42751 soc.cpu.alu_out_q[10]
.sym 42752 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42753 soc.cpu.latched_stalu
.sym 42756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 42757 soc.cpu.irq_pending[2]
.sym 42758 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 42761 clk$SB_IO_IN_$glb_clk
.sym 42762 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42763 iomem_addr[20]
.sym 42764 iomem_addr[19]
.sym 42765 soc.cpu.next_pc[5]
.sym 42766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42767 iomem_addr[23]
.sym 42769 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 42770 iomem_addr[22]
.sym 42772 iomem_addr[10]
.sym 42774 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 42775 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42776 iomem_addr[11]
.sym 42778 iomem_addr[17]
.sym 42779 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42780 iomem_addr[12]
.sym 42784 soc.cpu.next_pc[12]
.sym 42786 soc.cpu.reg_out[6]
.sym 42787 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 42789 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 42790 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 42791 soc.cpu.reg_out[7]
.sym 42792 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 42793 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 42794 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 42795 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42796 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 42797 soc.cpu.cpuregs_rs1[10]
.sym 42798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 42805 soc.cpu.alu_out_q[12]
.sym 42808 soc.cpu.alu_out_q[12]
.sym 42809 soc.cpu.alu_out_q[5]
.sym 42812 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 42813 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 42815 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42817 soc.cpu.alu_out_q[5]
.sym 42819 soc.cpu.irq_pending[12]
.sym 42821 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42822 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42825 soc.cpu.reg_out[5]
.sym 42826 soc.cpu.latched_stalu
.sym 42828 soc.cpu.reg_out[6]
.sym 42830 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42831 soc.cpu.alu_out_q[6]
.sym 42833 soc.cpu.irq_mask[12]
.sym 42834 soc.cpu.reg_out[12]
.sym 42837 soc.cpu.latched_stalu
.sym 42838 soc.cpu.reg_out[5]
.sym 42839 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42840 soc.cpu.alu_out_q[5]
.sym 42843 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42844 soc.cpu.alu_out_q[6]
.sym 42845 soc.cpu.reg_out[6]
.sym 42846 soc.cpu.latched_stalu
.sym 42850 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 42851 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 42852 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42855 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42856 soc.cpu.alu_out_q[5]
.sym 42857 soc.cpu.reg_out[5]
.sym 42858 soc.cpu.latched_stalu
.sym 42861 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42862 soc.cpu.alu_out_q[12]
.sym 42863 soc.cpu.latched_stalu
.sym 42864 soc.cpu.reg_out[12]
.sym 42873 soc.cpu.alu_out_q[12]
.sym 42874 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42875 soc.cpu.latched_stalu
.sym 42876 soc.cpu.reg_out[12]
.sym 42880 soc.cpu.irq_pending[12]
.sym 42882 soc.cpu.irq_mask[12]
.sym 42883 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 42884 clk$SB_IO_IN_$glb_clk
.sym 42885 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42886 iomem_addr[26]
.sym 42887 iomem_addr[24]
.sym 42888 iomem_addr[25]
.sym 42889 soc.cpu.next_pc[7]
.sym 42891 soc.cpu.next_pc[8]
.sym 42892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 42895 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 42896 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 42897 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 42899 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 42900 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 42901 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 42903 iomem_addr[22]
.sym 42904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 42905 iomem_addr[20]
.sym 42906 soc.cpu.instr_timer
.sym 42907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 42910 soc.cpu.next_pc[23]
.sym 42911 soc.cpu.reg_out[5]
.sym 42912 soc.cpu.alu_out_q[13]
.sym 42913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 42915 soc.cpu.instr_retirq
.sym 42916 soc.cpu.cpu_state[2]
.sym 42917 soc.cpu.alu_out_q[21]
.sym 42918 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 42919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[3]
.sym 42920 soc.cpu.next_pc[26]
.sym 42921 soc.cpu.reg_out[8]
.sym 42931 soc.cpu.irq_mask[7]
.sym 42934 soc.cpu.irq_pending[12]
.sym 42935 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 42936 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 42938 soc.cpu.latched_stalu
.sym 42939 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 42940 soc.cpu.irq_mask[12]
.sym 42941 soc.cpu.irq_pending[7]
.sym 42942 soc.cpu.alu_out_q[7]
.sym 42943 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 42944 soc.cpu.irq_state[1]
.sym 42947 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 42949 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 42950 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42951 soc.cpu.reg_out[7]
.sym 42952 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 42953 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42955 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42958 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 42960 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 42961 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42963 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 42966 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 42967 soc.cpu.alu_out_q[7]
.sym 42968 soc.cpu.reg_out[7]
.sym 42969 soc.cpu.latched_stalu
.sym 42973 soc.cpu.irq_pending[12]
.sym 42974 soc.cpu.irq_mask[12]
.sym 42979 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 42980 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42981 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 42984 soc.cpu.alu_out_q[7]
.sym 42985 soc.cpu.reg_out[7]
.sym 42986 soc.cpu.latched_stalu
.sym 42987 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 42990 soc.cpu.irq_pending[7]
.sym 42991 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 42992 soc.cpu.irq_state[1]
.sym 42993 soc.cpu.irq_mask[7]
.sym 42997 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 42998 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 42999 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43003 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 43006 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43009 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 43010 soc.cpu.reg_out[9]
.sym 43011 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 43012 soc.cpu.next_pc[14]
.sym 43013 soc.cpu.reg_out[14]
.sym 43014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 43015 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 43016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 43020 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 43026 $PACKER_VCC_NET
.sym 43027 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 43030 iomem_addr[24]
.sym 43031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 43033 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 43034 soc.cpu.irq_mask[14]
.sym 43035 soc.cpu.cpu_state[6]
.sym 43036 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 43038 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 43039 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43040 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 43041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[3]
.sym 43042 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 43043 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 43044 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43050 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 43051 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 43052 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43054 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]
.sym 43055 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43056 soc.cpu.irq_mask[14]
.sym 43057 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 43059 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 43060 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 43061 soc.cpu.irq_pending[9]
.sym 43063 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 43064 soc.cpu.cpu_state[3]
.sym 43065 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 43067 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 43068 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43070 soc.cpu.irq_state[1]
.sym 43072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[9]
.sym 43073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 43074 soc.cpu.irq_state[1]
.sym 43077 soc.cpu.irq_pending[14]
.sym 43078 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43083 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43084 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43085 soc.cpu.irq_state[1]
.sym 43086 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 43090 soc.cpu.irq_pending[14]
.sym 43092 soc.cpu.irq_mask[14]
.sym 43095 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]
.sym 43096 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 43097 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 43098 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 43102 soc.cpu.irq_pending[14]
.sym 43104 soc.cpu.irq_mask[14]
.sym 43107 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 43108 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 43109 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 43110 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 43113 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43114 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 43115 soc.cpu.irq_state[1]
.sym 43116 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 43119 soc.cpu.irq_state[1]
.sym 43120 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43121 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 43122 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43125 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 43126 soc.cpu.irq_pending[9]
.sym 43127 soc.cpu.cpu_state[3]
.sym 43128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[9]
.sym 43129 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43131 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43132 soc.cpu.reg_out[5]
.sym 43133 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 43134 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 43135 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 43136 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 43137 soc.cpu.reg_out[8]
.sym 43138 soc.cpu.reg_out[7]
.sym 43139 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 43142 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 43143 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[0]
.sym 43146 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43147 soc.cpu.next_pc[28]
.sym 43149 soc.cpu.latched_stalu
.sym 43150 soc.cpu.decoded_imm[7]
.sym 43151 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43152 soc.cpu.cpu_state[3]
.sym 43153 $PACKER_VCC_NET
.sym 43156 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 43157 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43158 soc.cpu.alu_out_q[23]
.sym 43159 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43160 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 43161 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 43163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[12]
.sym 43164 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 43165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[8]
.sym 43166 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43167 soc.cpu.reg_out[11]
.sym 43173 soc.cpu.cpuregs_rs1[14]
.sym 43174 soc.cpu.reg_out[9]
.sym 43175 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43176 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43177 soc.cpu.reg_out[14]
.sym 43179 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 43180 soc.cpu.latched_stalu
.sym 43181 soc.cpu.alu_out_q[14]
.sym 43182 soc.cpu.irq_state[1]
.sym 43183 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43185 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 43186 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43187 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 43189 soc.cpu.alu_out_q[9]
.sym 43191 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 43192 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43193 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 43194 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 43198 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 43200 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]
.sym 43202 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 43203 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43204 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43206 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 43207 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 43209 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43212 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43213 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 43215 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43218 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 43219 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 43220 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 43221 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43224 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43225 soc.cpu.irq_state[1]
.sym 43226 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43227 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]
.sym 43230 soc.cpu.reg_out[14]
.sym 43231 soc.cpu.latched_stalu
.sym 43232 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43233 soc.cpu.alu_out_q[14]
.sym 43236 soc.cpu.latched_stalu
.sym 43237 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43238 soc.cpu.reg_out[9]
.sym 43239 soc.cpu.alu_out_q[9]
.sym 43244 soc.cpu.cpuregs_rs1[14]
.sym 43248 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 43249 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43250 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43251 soc.cpu.irq_state[1]
.sym 43252 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43255 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 43256 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 43257 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 43258 soc.cpu.reg_pc[1]
.sym 43259 soc.cpu.next_pc[11]
.sym 43260 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 43261 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 43262 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[2]
.sym 43265 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 43266 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[3]
.sym 43267 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 43268 soc.cpu.reg_out[13]
.sym 43269 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43270 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43272 UART_RX_SB_LUT4_I1_I0[3]
.sym 43273 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43274 soc.cpu.reg_out[6]
.sym 43275 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 43276 UART_RX_SB_LUT4_I1_I0[3]
.sym 43277 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 43278 soc.cpu.reg_out[15]
.sym 43279 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 43280 soc.cpu.cpuregs_rs1[22]
.sym 43281 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 43283 soc.cpu.alu_out_q[31]
.sym 43284 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 43285 soc.cpu.cpu_state[3]
.sym 43286 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43287 soc.cpu.reg_out[7]
.sym 43288 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 43289 soc.cpu.cpuregs_rs1[10]
.sym 43290 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 43296 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 43297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 43299 soc.cpu.cpu_state[3]
.sym 43300 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 43301 soc.cpu.latched_compr
.sym 43303 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 43304 soc.cpu.irq_state[1]
.sym 43305 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43307 soc.cpu.cpu_state[6]
.sym 43308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 43309 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43310 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 43311 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 43312 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 43313 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[11]
.sym 43316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 43318 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43319 soc.cpu.alu_out_q[1]
.sym 43320 soc.cpu.latched_stalu
.sym 43322 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 43323 soc.cpu.reg_pc[1]
.sym 43324 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43325 soc.cpu.cpu_state[4]
.sym 43327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 43329 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43330 soc.cpu.alu_out_q[1]
.sym 43331 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43332 soc.cpu.latched_stalu
.sym 43335 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 43336 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 43337 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43338 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 43341 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 43342 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43343 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 43344 soc.cpu.irq_state[1]
.sym 43347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 43348 soc.cpu.cpu_state[6]
.sym 43349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 43350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 43354 soc.cpu.latched_compr
.sym 43355 soc.cpu.reg_pc[1]
.sym 43359 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 43361 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 43365 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43366 soc.cpu.alu_out_q[1]
.sym 43367 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43368 soc.cpu.latched_stalu
.sym 43371 soc.cpu.cpu_state[3]
.sym 43372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 43373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[11]
.sym 43374 soc.cpu.cpu_state[4]
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]
.sym 43379 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 43380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[3]
.sym 43381 soc.cpu.reg_pc[15]
.sym 43382 soc.cpu.next_pc[19]
.sym 43383 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[2]
.sym 43384 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 43385 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[2]
.sym 43388 soc.cpu.alu_out_q[24]
.sym 43390 soc.cpu.irq_state[1]
.sym 43391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 43392 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 43393 soc.cpu.cpu_state[3]
.sym 43394 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 43397 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 43398 $PACKER_VCC_NET
.sym 43399 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 43400 soc.cpu.decoder_trigger
.sym 43401 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43402 soc.cpu.instr_retirq
.sym 43403 soc.cpu.reg_pc[9]
.sym 43404 soc.cpu.next_pc[26]
.sym 43405 soc.cpu.alu_out_q[21]
.sym 43406 soc.cpu.next_pc[23]
.sym 43407 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 43408 soc.cpu.compressed_instr
.sym 43409 soc.cpu.alu_out_q[21]
.sym 43410 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 43411 soc.cpu.cpu_state[4]
.sym 43412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 43413 soc.cpu.instr_retirq
.sym 43419 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 43420 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_1_I2[2]
.sym 43422 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43423 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 43425 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 43427 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43428 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 43429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 43430 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 43431 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 43432 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 43435 soc.cpu.cpuregs_rs1[20]
.sym 43437 soc.cpu.instr_retirq
.sym 43439 soc.cpu.irq_state[1]
.sym 43440 soc.cpu.cpuregs_rs1[22]
.sym 43441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 43442 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 43443 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 43444 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 43445 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 43448 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 43449 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 43450 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 43452 soc.cpu.instr_retirq
.sym 43453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 43454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 43455 soc.cpu.cpuregs_rs1[22]
.sym 43458 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43459 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 43460 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 43461 soc.cpu.irq_state[1]
.sym 43464 soc.cpu.cpuregs_rs1[20]
.sym 43465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 43466 soc.cpu.instr_retirq
.sym 43467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 43470 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 43471 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 43472 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_1_I2[2]
.sym 43473 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 43476 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 43477 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_1_I2[2]
.sym 43478 soc.cpu.irq_state[1]
.sym 43479 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43482 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 43483 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43484 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43485 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 43488 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43489 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 43490 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 43491 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 43494 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43495 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 43496 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 43497 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43501 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[1]
.sym 43502 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[1]
.sym 43503 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 43504 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[1]
.sym 43505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[3]
.sym 43506 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 43507 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 43508 soc.cpu.decoded_imm[27]
.sym 43511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 43514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[0]
.sym 43515 $PACKER_VCC_NET
.sym 43516 soc.cpu.cpu_state[6]
.sym 43517 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43518 soc.cpu.irq_pending[22]
.sym 43519 $PACKER_VCC_NET
.sym 43520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]
.sym 43521 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 43522 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 43523 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 43524 soc.cpu.cpu_state[2]
.sym 43525 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 43526 soc.cpu.cpu_state[6]
.sym 43527 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 43528 soc.cpu.instr_timer
.sym 43529 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 43530 soc.cpu.decoded_imm[10]
.sym 43531 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43532 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 43533 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 43534 soc.cpu.alu_out_q[28]
.sym 43535 soc.cpu.irq_pending[20]
.sym 43536 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 43542 soc.cpu.latched_stalu
.sym 43543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[17]
.sym 43545 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 43547 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[3]
.sym 43548 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43549 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43550 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43553 soc.cpu.irq_pending[2]
.sym 43554 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[1]
.sym 43555 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 43556 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43557 soc.cpu.cpu_state[4]
.sym 43558 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]
.sym 43559 soc.cpu.irq_state[1]
.sym 43560 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 43561 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 43563 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 43564 soc.cpu.cpu_state[3]
.sym 43565 soc.cpu.alu_out_q[21]
.sym 43566 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[0]
.sym 43569 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[3]
.sym 43571 soc.cpu.reg_out[21]
.sym 43575 soc.cpu.latched_stalu
.sym 43576 soc.cpu.alu_out_q[21]
.sym 43577 soc.cpu.reg_out[21]
.sym 43578 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43581 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[1]
.sym 43582 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43583 soc.cpu.irq_state[1]
.sym 43584 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 43587 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 43588 soc.cpu.irq_state[1]
.sym 43589 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43590 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43593 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[17]
.sym 43594 soc.cpu.cpu_state[3]
.sym 43595 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 43596 soc.cpu.cpu_state[4]
.sym 43599 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 43600 soc.cpu.irq_state[1]
.sym 43601 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]
.sym 43602 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43605 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[1]
.sym 43606 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[3]
.sym 43607 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[0]
.sym 43608 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]
.sym 43612 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 43617 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[3]
.sym 43618 soc.cpu.irq_pending[2]
.sym 43619 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43620 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 43621 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 43622 clk$SB_IO_IN_$glb_clk
.sym 43623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43625 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 43626 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 43627 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43628 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 43629 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43630 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 43631 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 43634 soc.cpu.decoded_imm[25]
.sym 43636 $PACKER_VCC_NET
.sym 43637 soc.cpu.reg_out[27]
.sym 43638 soc.cpu.decoded_imm_j[7]
.sym 43641 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43642 soc.cpu.decoded_imm[7]
.sym 43643 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 43647 soc.cpu.reg_out[30]
.sym 43648 soc.cpu.decoded_imm[20]
.sym 43650 soc.cpu.alu_out_q[23]
.sym 43651 soc.cpu.timer[22]
.sym 43652 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 43654 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43655 soc.cpu.reg_out[18]
.sym 43656 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 43657 soc.cpu.reg_out[21]
.sym 43658 soc.cpu.decoded_imm[15]
.sym 43659 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 43666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[26]
.sym 43667 soc.cpu.timer[22]
.sym 43670 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 43671 soc.cpu.reg_out[26]
.sym 43672 soc.cpu.irq_pending[26]
.sym 43675 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 43676 soc.cpu.cpu_state[3]
.sym 43678 soc.cpu.instr_maskirq
.sym 43679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[30]
.sym 43680 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 43682 soc.cpu.irq_mask[22]
.sym 43683 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 43685 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 43687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 43688 soc.cpu.instr_timer
.sym 43690 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 43691 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43692 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 43693 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 43694 soc.cpu.cpu_state[4]
.sym 43695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[2]
.sym 43696 soc.cpu.irq_pending[30]
.sym 43699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 43700 soc.cpu.irq_pending[30]
.sym 43701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[2]
.sym 43705 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 43706 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43707 soc.cpu.reg_out[26]
.sym 43710 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43716 soc.cpu.instr_timer
.sym 43717 soc.cpu.timer[22]
.sym 43718 soc.cpu.irq_mask[22]
.sym 43719 soc.cpu.instr_maskirq
.sym 43722 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 43723 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 43724 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 43725 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 43731 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 43734 soc.cpu.cpu_state[3]
.sym 43735 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 43736 soc.cpu.cpu_state[4]
.sym 43737 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[30]
.sym 43740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[26]
.sym 43741 soc.cpu.cpu_state[3]
.sym 43742 soc.cpu.irq_pending[26]
.sym 43743 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 43744 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43747 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43748 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 43749 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 43750 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 43751 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43752 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43753 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 43754 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 43756 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 43757 soc.cpu.reg_pc[17]
.sym 43759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 43760 soc.cpu.decoded_imm_j[5]
.sym 43762 soc.cpu.trap_SB_LUT4_I2_O
.sym 43763 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[3]
.sym 43765 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 43766 soc.cpu.decoded_imm[10]
.sym 43767 soc.cpu.decoded_imm_j[6]
.sym 43768 soc.cpu.instr_jalr
.sym 43769 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 43770 soc.cpu.cpu_state[6]
.sym 43771 soc.cpu.reg_pc[22]
.sym 43773 soc.cpu.cpu_state[4]
.sym 43774 soc.cpu.decoded_imm[21]
.sym 43775 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 43776 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 43777 soc.cpu.reg_out[16]
.sym 43778 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43779 soc.cpu.irq_pending[27]
.sym 43780 soc.cpu.alu_out_q[31]
.sym 43781 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 43782 soc.cpu.irq_pending[30]
.sym 43790 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43791 soc.cpu.irq_mask[21]
.sym 43792 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43794 soc.cpu.cpu_state[3]
.sym 43795 soc.cpu.reg_out[24]
.sym 43796 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 43797 soc.cpu.irq_state[1]
.sym 43798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 43799 soc.cpu.cpu_state[4]
.sym 43800 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 43801 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 43802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 43803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 43804 soc.cpu.cpu_state[2]
.sym 43805 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 43806 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43807 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 43808 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43811 soc.cpu.irq_pending[21]
.sym 43812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[24]
.sym 43813 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 43814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 43815 soc.cpu.irq_pending[24]
.sym 43818 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 43819 soc.cpu.irq_pending[21]
.sym 43821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 43822 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 43823 soc.cpu.irq_pending[24]
.sym 43824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 43827 soc.cpu.reg_out[24]
.sym 43828 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 43830 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 43833 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43834 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 43835 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 43836 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 43839 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 43840 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43841 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 43842 soc.cpu.irq_state[1]
.sym 43846 soc.cpu.irq_mask[21]
.sym 43848 soc.cpu.irq_pending[21]
.sym 43851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 43852 soc.cpu.irq_pending[21]
.sym 43853 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 43854 soc.cpu.cpu_state[2]
.sym 43857 soc.cpu.cpu_state[4]
.sym 43858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[24]
.sym 43859 soc.cpu.cpu_state[3]
.sym 43860 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 43863 soc.cpu.irq_mask[21]
.sym 43865 soc.cpu.irq_pending[21]
.sym 43867 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 43868 clk$SB_IO_IN_$glb_clk
.sym 43869 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43870 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 43871 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 43872 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43873 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43874 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 43875 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 43876 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 43877 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 43880 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43881 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 43882 soc.cpu.instr_timer
.sym 43883 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 43884 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 43885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 43886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 43887 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 43888 soc.cpu.decoded_imm_j[10]
.sym 43889 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 43890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 43891 soc.cpu.instr_maskirq
.sym 43892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 43893 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 43894 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 43895 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43896 soc.cpu.reg_out[28]
.sym 43897 soc.cpu.reg_pc[26]
.sym 43898 soc.cpu.decoded_imm[31]
.sym 43899 soc.cpu.compressed_instr
.sym 43900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 43901 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 43902 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 43903 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43904 soc.cpu.reg_out[26]
.sym 43905 soc.cpu.instr_retirq
.sym 43911 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 43912 soc.cpu.instr_retirq
.sym 43913 soc.cpu.decoded_imm_j[6]
.sym 43916 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 43917 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[23]
.sym 43918 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43919 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43920 soc.cpu.irq_pending[24]
.sym 43921 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 43922 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 43923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 43924 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 43925 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 43926 soc.cpu.instr_maskirq
.sym 43927 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43928 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 43929 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 43933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43934 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 43935 soc.cpu.irq_mask[27]
.sym 43936 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 43938 soc.cpu.instr_timer
.sym 43939 soc.cpu.irq_pending[27]
.sym 43940 soc.cpu.irq_mask[24]
.sym 43941 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 43942 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 43944 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 43945 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 43946 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43947 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 43950 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 43951 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[23]
.sym 43952 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 43953 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 43956 soc.cpu.decoded_imm_j[6]
.sym 43957 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 43958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43959 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 43962 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 43963 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 43964 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 43965 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 43969 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 43970 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 43971 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43974 soc.cpu.instr_retirq
.sym 43975 soc.cpu.instr_maskirq
.sym 43977 soc.cpu.instr_timer
.sym 43980 soc.cpu.irq_pending[24]
.sym 43981 soc.cpu.irq_mask[27]
.sym 43982 soc.cpu.irq_mask[24]
.sym 43983 soc.cpu.irq_pending[27]
.sym 43986 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43987 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 43988 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 43989 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 43990 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43992 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 43993 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 43994 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 43995 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 43996 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 43997 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 43998 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 43999 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 44000 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 44002 soc.cpu.decoded_imm[22]
.sym 44005 soc.cpu.mem_do_rinst
.sym 44006 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 44007 soc.cpu.decoder_trigger
.sym 44008 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 44009 soc.cpu.decoded_imm_j[6]
.sym 44010 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 44012 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 44013 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[23]
.sym 44014 soc.cpu.instr_maskirq
.sym 44015 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 44016 soc.cpu.irq_pending[24]
.sym 44017 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 44018 soc.cpu.reg_out[23]
.sym 44019 soc.cpu.irq_pending[20]
.sym 44020 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 44021 soc.cpu.decoded_imm[28]
.sym 44022 soc.cpu.decoded_imm[10]
.sym 44023 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44024 soc.cpu.instr_timer
.sym 44025 soc.cpu.reg_pc[22]
.sym 44026 soc.cpu.alu_out_q[28]
.sym 44027 soc.cpu.instr_timer
.sym 44028 soc.cpu.cpuregs_waddr[4]
.sym 44034 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44035 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 44037 soc.cpu.decoder_trigger
.sym 44038 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 44040 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 44043 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 44044 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 44045 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44046 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 44048 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 44049 soc.cpu.irq_mask[22]
.sym 44051 soc.cpu.irq_state[1]
.sym 44053 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 44055 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 44057 soc.cpu.irq_pending[22]
.sym 44059 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 44063 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 44069 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 44074 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44075 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 44076 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 44080 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 44081 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 44082 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 44085 soc.cpu.decoder_trigger
.sym 44086 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 44087 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 44091 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44092 soc.cpu.irq_state[1]
.sym 44093 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 44094 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 44098 soc.cpu.irq_mask[22]
.sym 44099 soc.cpu.irq_pending[22]
.sym 44106 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 44110 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 44113 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 44114 clk$SB_IO_IN_$glb_clk
.sym 44115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44116 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[1]
.sym 44117 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 44118 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 44119 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 44120 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 44121 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 44122 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 44123 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 44125 $PACKER_GND_NET
.sym 44126 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44128 soc.cpu.cpuregs_raddr2[3]
.sym 44130 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 44131 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44132 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 44133 soc.cpu.cpuregs_raddr2[4]
.sym 44134 $PACKER_VCC_NET
.sym 44135 soc.cpu.irq_pending[31]
.sym 44136 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 44138 soc.cpu.reg_out[30]
.sym 44139 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44140 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 44141 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 44142 soc.cpu.alu_out_q[23]
.sym 44143 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44144 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44145 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 44146 soc.cpu.decoded_imm[25]
.sym 44147 soc.cpu.reg_out[18]
.sym 44148 soc.cpu.irq_pending[17]
.sym 44149 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 44150 soc.cpu.cpuregs_waddr[2]
.sym 44151 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 44157 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 44158 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44159 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 44160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44162 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 44163 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 44166 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 44167 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44168 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44169 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 44170 soc.cpu.decoded_imm_j[11]
.sym 44171 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 44172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 44173 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44174 soc.cpu.irq_pending[17]
.sym 44175 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 44176 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44178 soc.cpu.decoded_imm_j[5]
.sym 44179 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44182 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 44183 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44188 soc.cpu.decoded_imm_j[10]
.sym 44190 soc.cpu.decoded_imm_j[10]
.sym 44191 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44192 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 44193 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 44196 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44197 soc.cpu.decoded_imm_j[11]
.sym 44198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44199 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 44202 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44203 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 44204 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 44205 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 44208 soc.cpu.irq_pending[17]
.sym 44209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 44214 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 44215 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44216 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 44220 soc.cpu.decoded_imm_j[5]
.sym 44221 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 44222 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 44223 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44226 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 44227 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44228 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44229 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 44232 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 44233 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44234 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 44235 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44236 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44237 clk$SB_IO_IN_$glb_clk
.sym 44238 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 44239 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 44240 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44241 soc.cpu.next_pc[17]
.sym 44242 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 44243 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[1]
.sym 44244 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44245 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 44246 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 44251 soc.cpu.decoder_trigger
.sym 44252 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 44253 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44255 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 44257 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44258 soc.cpu.decoded_imm_j[11]
.sym 44259 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44260 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 44261 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 44262 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44264 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44265 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44266 soc.cpu.irq_pending[30]
.sym 44267 soc.cpu.reg_out[31]
.sym 44268 soc.cpu.alu_out_q[31]
.sym 44269 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44270 soc.cpu.irq_pending[27]
.sym 44271 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 44272 soc.cpu.cpuregs_waddr[0]
.sym 44273 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 44274 soc.cpu.reg_out[25]
.sym 44280 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 44283 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 44286 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 44287 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44288 soc.cpu.reg_out[23]
.sym 44289 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44291 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44295 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44296 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 44297 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44301 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 44302 soc.cpu.alu_out_q[23]
.sym 44304 soc.cpu.latched_stalu
.sym 44311 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 44313 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44314 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 44315 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 44322 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 44327 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 44331 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44337 soc.cpu.alu_out_q[23]
.sym 44338 soc.cpu.reg_out[23]
.sym 44339 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44340 soc.cpu.latched_stalu
.sym 44343 soc.cpu.reg_out[23]
.sym 44344 soc.cpu.alu_out_q[23]
.sym 44345 soc.cpu.latched_stalu
.sym 44346 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44349 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44350 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44352 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 44356 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 44359 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 44360 clk$SB_IO_IN_$glb_clk
.sym 44361 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44362 soc.cpu.next_pc[25]
.sym 44363 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 44364 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 44365 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 44366 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 44367 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 44368 soc.cpu.next_pc[31]
.sym 44369 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 44374 soc.cpu.cpuregs.wen
.sym 44375 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 44376 $PACKER_VCC_NET
.sym 44377 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 44378 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 44381 $PACKER_VCC_NET
.sym 44382 $PACKER_GND_NET
.sym 44384 soc.cpu.cpu_state[0]
.sym 44385 soc.cpu.decoder_trigger
.sym 44386 soc.cpu.reg_out[24]
.sym 44387 soc.cpu.reg_out[24]
.sym 44388 soc.cpu.alu_out_q[27]
.sym 44389 soc.cpu.instr_retirq
.sym 44390 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 44391 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 44392 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44393 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 44394 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44396 soc.cpu.reg_out[28]
.sym 44397 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 44403 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 44405 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44407 soc.cpu.instr_rdcycle
.sym 44408 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44411 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 44413 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 44414 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 44416 soc.cpu.latched_stalu
.sym 44417 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 44420 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 44421 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 44424 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 44425 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44427 soc.cpu.reg_out[31]
.sym 44428 soc.cpu.alu_out_q[31]
.sym 44429 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44431 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44434 soc.cpu.latched_stalu
.sym 44436 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44438 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 44439 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 44445 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44448 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44450 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 44451 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44455 soc.cpu.instr_rdcycle
.sym 44456 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 44457 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 44460 soc.cpu.alu_out_q[31]
.sym 44461 soc.cpu.reg_out[31]
.sym 44462 soc.cpu.latched_stalu
.sym 44463 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44466 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 44467 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44468 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 44472 soc.cpu.alu_out_q[31]
.sym 44473 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44474 soc.cpu.latched_stalu
.sym 44475 soc.cpu.reg_out[31]
.sym 44480 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 44482 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 44483 clk$SB_IO_IN_$glb_clk
.sym 44484 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44485 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44486 soc.cpu.irq_pending[30]
.sym 44487 soc.cpu.irq_pending[17]
.sym 44488 soc.cpu.irq_pending[27]
.sym 44489 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 44490 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 44491 soc.cpu.cpuregs.regs.0.0.1_RDATA_11_SB_DFFSR_Q_R
.sym 44492 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 44497 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 44499 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 44500 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 44501 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 44504 $PACKER_VCC_NET
.sym 44505 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 44506 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 44507 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 44508 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 44509 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 44510 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 44511 soc.cpu.instr_timer
.sym 44512 soc.cpu.cpuregs_waddr[1]
.sym 44514 soc.cpu.cpuregs.regs.0.0.1_RDATA_11_SB_DFFSR_Q_R
.sym 44515 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44516 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 44517 soc.cpu.decoded_imm[28]
.sym 44518 soc.cpu.alu_out_q[28]
.sym 44519 soc.cpu.alu_out_q[28]
.sym 44520 soc.cpu.cpuregs_waddr[3]
.sym 44526 soc.cpu.latched_stalu
.sym 44528 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44529 soc.cpu.irq_mask[30]
.sym 44530 soc.cpu.cpuregs.regs.0.0.1_RDATA_11_SB_DFFSR_Q_R
.sym 44532 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 44533 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44534 soc.cpu.latched_stalu
.sym 44535 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 44538 soc.cpu.reg_out[27]
.sym 44541 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44542 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[0]
.sym 44543 soc.cpu.irq_state[1]
.sym 44544 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44545 soc.cpu.cpuregs.wen
.sym 44546 soc.cpu.reg_out[24]
.sym 44548 soc.cpu.alu_out_q[27]
.sym 44550 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44551 soc.cpu.irq_pending[30]
.sym 44552 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44554 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 44555 soc.cpu.alu_out_q[24]
.sym 44556 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44560 soc.cpu.irq_mask[30]
.sym 44561 soc.cpu.irq_pending[30]
.sym 44565 soc.cpu.reg_out[27]
.sym 44566 soc.cpu.alu_out_q[27]
.sym 44567 soc.cpu.latched_stalu
.sym 44568 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44572 soc.cpu.cpuregs.wen
.sym 44578 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44579 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44580 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 44583 soc.cpu.alu_out_q[27]
.sym 44584 soc.cpu.reg_out[27]
.sym 44585 soc.cpu.latched_stalu
.sym 44586 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44589 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 44591 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44592 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 44595 soc.cpu.alu_out_q[24]
.sym 44596 soc.cpu.latched_stalu
.sym 44597 soc.cpu.reg_out[24]
.sym 44598 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44601 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44602 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44603 soc.cpu.irq_state[1]
.sym 44604 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[0]
.sym 44606 clk$SB_IO_IN_$glb_clk
.sym 44607 soc.cpu.cpuregs.regs.0.0.1_RDATA_11_SB_DFFSR_Q_R
.sym 44608 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 44609 soc.cpu.decoded_imm[18]
.sym 44610 soc.cpu.decoded_imm[28]
.sym 44611 soc.cpu.decoded_imm[15]
.sym 44612 soc.cpu.decoded_imm[16]
.sym 44613 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 44614 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 44615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 44623 soc.cpu.irq_pending[27]
.sym 44626 soc.cpu.reg_out[27]
.sym 44627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 44631 soc.cpu.irq_pending[17]
.sym 44632 soc.cpu.irq_pending[17]
.sym 44633 soc.cpu.decoded_imm[16]
.sym 44634 soc.cpu.cpuregs_waddr[2]
.sym 44635 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44636 soc.cpu.cpuregs_waddr[0]
.sym 44637 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 44638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44641 soc.cpu.mem_rdata_q[18]
.sym 44643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44649 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 44650 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44651 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44652 soc.cpu.instr_jalr
.sym 44653 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44654 soc.cpu.is_alu_reg_imm
.sym 44655 soc.cpu.irq_pending[24]
.sym 44656 soc.cpu.latched_stalu
.sym 44657 soc.cpu.reg_out[24]
.sym 44658 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44659 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[3]
.sym 44660 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44661 soc.cpu.irq_state[1]
.sym 44664 soc.cpu.latched_stalu
.sym 44666 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44667 soc.cpu.alu_out_q[24]
.sym 44668 soc.cpu.reg_out[28]
.sym 44669 soc.cpu.irq_mask[24]
.sym 44671 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44672 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44673 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 44675 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44676 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44678 soc.cpu.alu_out_q[28]
.sym 44679 soc.cpu.alu_out_q[28]
.sym 44680 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44682 soc.cpu.latched_stalu
.sym 44683 soc.cpu.reg_out[28]
.sym 44684 soc.cpu.alu_out_q[28]
.sym 44685 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 44689 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 44690 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 44691 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44694 soc.cpu.alu_out_q[24]
.sym 44695 soc.cpu.latched_stalu
.sym 44696 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44697 soc.cpu.reg_out[24]
.sym 44700 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44701 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 44703 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44706 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44707 soc.cpu.alu_out_q[28]
.sym 44708 soc.cpu.latched_stalu
.sym 44709 soc.cpu.reg_out[28]
.sym 44712 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44713 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44715 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44718 soc.cpu.irq_pending[24]
.sym 44719 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[3]
.sym 44720 soc.cpu.irq_mask[24]
.sym 44721 soc.cpu.irq_state[1]
.sym 44724 soc.cpu.is_alu_reg_imm
.sym 44725 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44726 soc.cpu.instr_jalr
.sym 44728 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44729 clk$SB_IO_IN_$glb_clk
.sym 44731 soc.cpu.cpuregs_waddr[0]
.sym 44732 soc.cpu.cpuregs_waddr[1]
.sym 44733 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44736 soc.cpu.cpuregs_waddr[3]
.sym 44737 soc.cpu.cpuregs_waddr[4]
.sym 44738 soc.cpu.cpuregs_waddr[2]
.sym 44743 soc.cpu.is_alu_reg_imm
.sym 44744 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44745 soc.cpu.mem_rdata_q[16]
.sym 44746 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 44747 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 44748 soc.cpu.instr_jalr
.sym 44749 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 44750 soc.cpu.is_alu_reg_imm
.sym 44752 soc.cpu.is_alu_reg_reg
.sym 44754 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44760 soc.cpu.cpuregs_waddr[4]
.sym 44764 soc.cpu.cpuregs_waddr[0]
.sym 44776 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44777 soc.cpu.irq_state[1]
.sym 44779 UART_RX_SB_LUT4_I1_I0[3]
.sym 44780 soc.cpu.cpu_state[3]
.sym 44781 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44783 soc.cpu.cpu_state[1]
.sym 44784 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 44785 soc.cpu.irq_mask[28]
.sym 44792 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 44794 soc.cpu.irq_pending[24]
.sym 44796 soc.cpu.irq_pending[28]
.sym 44798 soc.cpu.irq_mask[24]
.sym 44799 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44802 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 44805 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 44806 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 44807 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44808 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 44829 soc.cpu.irq_mask[28]
.sym 44830 soc.cpu.irq_pending[28]
.sym 44832 soc.cpu.irq_state[1]
.sym 44841 soc.cpu.irq_pending[24]
.sym 44842 soc.cpu.irq_mask[24]
.sym 44847 soc.cpu.cpu_state[3]
.sym 44848 soc.cpu.cpu_state[1]
.sym 44849 UART_RX_SB_LUT4_I1_I0[3]
.sym 44850 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44851 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44852 clk$SB_IO_IN_$glb_clk
.sym 44853 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44866 soc.cpu.cpu_state[3]
.sym 44867 soc.cpu.cpuregs_waddr[4]
.sym 44868 soc.cpu.cpu_state[3]
.sym 44869 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 44871 soc.cpu.instr_rdinstrh
.sym 44872 soc.cpu.irq_pending[28]
.sym 44873 soc.cpu.is_alu_reg_imm
.sym 44874 soc.cpu.irq_pending[19]
.sym 44877 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44884 soc.cpu.cpuregs_waddr[3]
.sym 44992 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 45048 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 45080 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 45081 soc.simpleuart.send_divcnt[1]
.sym 45082 soc.simpleuart.send_divcnt[0]
.sym 45101 soc.cpu.trap_SB_LUT4_I2_O
.sym 45112 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45207 soc.simpleuart.send_divcnt[2]
.sym 45208 soc.simpleuart.send_divcnt[3]
.sym 45209 soc.simpleuart.send_divcnt[4]
.sym 45210 soc.simpleuart.send_divcnt[5]
.sym 45211 soc.simpleuart.send_divcnt[6]
.sym 45212 soc.simpleuart.send_divcnt[7]
.sym 45216 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 45222 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 45224 iomem_wdata[27]
.sym 45228 flash_clk_SB_LUT4_I1_I2[3]
.sym 45234 iomem_wdata[29]
.sym 45237 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45260 iomem_wdata[29]
.sym 45262 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 45265 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 45266 soc.simpleuart.recv_divcnt[1]
.sym 45294 soc.simpleuart.recv_divcnt[0]
.sym 45295 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45313 soc.simpleuart.recv_divcnt[1]
.sym 45340 soc.simpleuart.recv_divcnt[0]
.sym 45341 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45358 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45359 soc.simpleuart.recv_divcnt[0]
.sym 45360 soc.simpleuart.recv_divcnt[1]
.sym 45362 clk$SB_IO_IN_$glb_clk
.sym 45363 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45364 soc.simpleuart.send_divcnt[8]
.sym 45365 soc.simpleuart.send_divcnt[9]
.sym 45366 soc.simpleuart.send_divcnt[10]
.sym 45367 soc.simpleuart.send_divcnt[11]
.sym 45368 soc.simpleuart.send_divcnt[12]
.sym 45369 soc.simpleuart.send_divcnt[13]
.sym 45370 soc.simpleuart.send_divcnt[14]
.sym 45371 soc.simpleuart.send_divcnt[15]
.sym 45373 UART_RX_SB_LUT4_I1_I0[3]
.sym 45374 UART_RX_SB_LUT4_I1_I0[3]
.sym 45385 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 45387 iomem_wdata[25]
.sym 45393 soc.simpleuart.recv_divcnt[0]
.sym 45409 soc.simpleuart.recv_divcnt[4]
.sym 45412 soc.simpleuart.recv_divcnt[7]
.sym 45415 soc.simpleuart.recv_divcnt[2]
.sym 45417 soc.simpleuart.recv_divcnt[0]
.sym 45418 soc.simpleuart.recv_divcnt[5]
.sym 45420 soc.simpleuart.recv_divcnt[1]
.sym 45427 soc.simpleuart.send_divcnt[14]
.sym 45434 soc.simpleuart.send_divcnt[13]
.sym 45441 soc.simpleuart.recv_divcnt[7]
.sym 45444 soc.simpleuart.recv_divcnt[0]
.sym 45450 soc.simpleuart.recv_divcnt[5]
.sym 45458 soc.simpleuart.recv_divcnt[2]
.sym 45462 soc.simpleuart.recv_divcnt[4]
.sym 45469 soc.simpleuart.send_divcnt[14]
.sym 45476 soc.simpleuart.send_divcnt[13]
.sym 45481 soc.simpleuart.recv_divcnt[1]
.sym 45487 soc.simpleuart.send_divcnt[16]
.sym 45488 soc.simpleuart.send_divcnt[17]
.sym 45489 soc.simpleuart.send_divcnt[18]
.sym 45490 soc.simpleuart.send_divcnt[19]
.sym 45491 soc.simpleuart.send_divcnt[20]
.sym 45492 soc.simpleuart.send_divcnt[21]
.sym 45493 soc.simpleuart.send_divcnt[22]
.sym 45494 soc.simpleuart.send_divcnt[23]
.sym 45499 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 45501 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 45503 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 45504 soc.simpleuart.send_divcnt[15]
.sym 45505 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 45507 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 45508 soc.simpleuart_reg_div_do[5]
.sym 45509 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 45511 soc.simpleuart.send_divcnt[30]
.sym 45513 soc.simpleuart.send_divcnt[31]
.sym 45514 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45515 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45516 iomem_addr[6]
.sym 45518 iomem_addr[7]
.sym 45519 soc.simpleuart.send_divcnt[26]
.sym 45522 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45530 soc.simpleuart.recv_divcnt[2]
.sym 45532 soc.simpleuart.recv_divcnt[4]
.sym 45534 soc.simpleuart.recv_divcnt[6]
.sym 45539 soc.simpleuart.recv_divcnt[3]
.sym 45541 soc.simpleuart.recv_divcnt[5]
.sym 45543 soc.simpleuart.recv_divcnt[1]
.sym 45547 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45551 soc.simpleuart.recv_divcnt[7]
.sym 45553 soc.simpleuart.recv_divcnt[0]
.sym 45555 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45560 $nextpnr_ICESTORM_LC_49$O
.sym 45563 soc.simpleuart.recv_divcnt[0]
.sym 45566 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 45568 soc.simpleuart.recv_divcnt[1]
.sym 45572 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 45573 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45575 soc.simpleuart.recv_divcnt[2]
.sym 45576 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 45578 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 45579 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45580 soc.simpleuart.recv_divcnt[3]
.sym 45582 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 45584 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 45585 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45587 soc.simpleuart.recv_divcnt[4]
.sym 45588 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 45590 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 45591 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45592 soc.simpleuart.recv_divcnt[5]
.sym 45594 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 45596 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 45597 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45599 soc.simpleuart.recv_divcnt[6]
.sym 45600 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 45602 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 45603 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45605 soc.simpleuart.recv_divcnt[7]
.sym 45606 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 45608 clk$SB_IO_IN_$glb_clk
.sym 45609 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45610 soc.simpleuart.send_divcnt[24]
.sym 45611 soc.simpleuart.send_divcnt[25]
.sym 45612 soc.simpleuart.send_divcnt[26]
.sym 45613 soc.simpleuart.send_divcnt[27]
.sym 45614 soc.simpleuart.send_divcnt[28]
.sym 45615 soc.simpleuart.send_divcnt[29]
.sym 45616 soc.simpleuart.send_divcnt[30]
.sym 45617 soc.simpleuart.send_divcnt[31]
.sym 45623 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 45625 soc.simpleuart.send_divcnt[19]
.sym 45626 iomem_wdata[4]
.sym 45627 iomem_wdata[25]
.sym 45630 soc.simpleuart.recv_divcnt[3]
.sym 45631 soc.simpleuart.send_divcnt[17]
.sym 45632 soc.cpu.trap_SB_LUT4_I2_O
.sym 45633 iomem_wdata[13]
.sym 45637 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 45640 soc.simpleuart.send_divcnt[21]
.sym 45643 iomem_addr[3]
.sym 45646 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 45654 soc.simpleuart.recv_divcnt[11]
.sym 45657 soc.simpleuart.recv_divcnt[14]
.sym 45661 soc.simpleuart.recv_divcnt[10]
.sym 45663 soc.simpleuart.recv_divcnt[12]
.sym 45666 soc.simpleuart.recv_divcnt[15]
.sym 45667 soc.simpleuart.recv_divcnt[8]
.sym 45668 soc.simpleuart.recv_divcnt[9]
.sym 45675 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45680 soc.simpleuart.recv_divcnt[13]
.sym 45682 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45683 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[9]
.sym 45684 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45686 soc.simpleuart.recv_divcnt[8]
.sym 45687 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 45689 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[10]
.sym 45690 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45692 soc.simpleuart.recv_divcnt[9]
.sym 45693 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[9]
.sym 45695 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[11]
.sym 45696 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45697 soc.simpleuart.recv_divcnt[10]
.sym 45699 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[10]
.sym 45701 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[12]
.sym 45702 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45704 soc.simpleuart.recv_divcnt[11]
.sym 45705 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[11]
.sym 45707 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[13]
.sym 45708 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45709 soc.simpleuart.recv_divcnt[12]
.sym 45711 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[12]
.sym 45713 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[14]
.sym 45714 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45715 soc.simpleuart.recv_divcnt[13]
.sym 45717 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[13]
.sym 45719 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[15]
.sym 45720 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45722 soc.simpleuart.recv_divcnt[14]
.sym 45723 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[14]
.sym 45725 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 45726 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45727 soc.simpleuart.recv_divcnt[15]
.sym 45729 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[15]
.sym 45731 clk$SB_IO_IN_$glb_clk
.sym 45732 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45733 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 45734 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 45735 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 45736 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 45737 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 45738 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 45739 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 45740 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 45742 iomem_wdata[30]
.sym 45746 iomem_wdata[15]
.sym 45748 iomem_wdata[7]
.sym 45749 iomem_wdata[6]
.sym 45752 iomem_wdata[9]
.sym 45754 soc.simpleuart_reg_div_do[20]
.sym 45757 iomem_addr[16]
.sym 45760 iomem_wdata[24]
.sym 45767 iomem_wdata[29]
.sym 45768 soc.cpu.instr_retirq
.sym 45769 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 45775 soc.simpleuart.recv_divcnt[17]
.sym 45776 soc.simpleuart.recv_divcnt[18]
.sym 45777 soc.simpleuart.recv_divcnt[19]
.sym 45780 soc.simpleuart.recv_divcnt[22]
.sym 45784 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45787 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45790 soc.simpleuart.recv_divcnt[16]
.sym 45802 soc.simpleuart.recv_divcnt[20]
.sym 45803 soc.simpleuart.recv_divcnt[21]
.sym 45805 soc.simpleuart.recv_divcnt[23]
.sym 45806 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[17]
.sym 45807 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45809 soc.simpleuart.recv_divcnt[16]
.sym 45810 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 45812 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[18]
.sym 45813 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45815 soc.simpleuart.recv_divcnt[17]
.sym 45816 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[17]
.sym 45818 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[19]
.sym 45819 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45821 soc.simpleuart.recv_divcnt[18]
.sym 45822 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[18]
.sym 45824 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[20]
.sym 45825 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45827 soc.simpleuart.recv_divcnt[19]
.sym 45828 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[19]
.sym 45830 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[21]
.sym 45831 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45832 soc.simpleuart.recv_divcnt[20]
.sym 45834 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[20]
.sym 45836 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[22]
.sym 45837 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45838 soc.simpleuart.recv_divcnt[21]
.sym 45840 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[21]
.sym 45842 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[23]
.sym 45843 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45845 soc.simpleuart.recv_divcnt[22]
.sym 45846 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[22]
.sym 45848 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 45849 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45850 soc.simpleuart.recv_divcnt[23]
.sym 45852 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[23]
.sym 45854 clk$SB_IO_IN_$glb_clk
.sym 45855 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45856 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 45857 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 45858 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 45859 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 45860 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 45861 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 45862 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 45863 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 45866 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 45867 soc.cpu.latched_stalu
.sym 45868 iomem_wdata[11]
.sym 45869 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 45870 iomem_wdata[16]
.sym 45871 iomem_addr[4]
.sym 45873 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 45874 iomem_wdata[19]
.sym 45875 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 45877 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 45878 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 45884 soc.cpu.reg_pc[4]
.sym 45891 iomem_wdata[30]
.sym 45892 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 45901 soc.simpleuart.recv_divcnt[28]
.sym 45904 soc.simpleuart.recv_divcnt[31]
.sym 45906 soc.simpleuart.recv_divcnt[25]
.sym 45910 soc.simpleuart.recv_divcnt[29]
.sym 45916 soc.simpleuart.recv_divcnt[27]
.sym 45918 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45919 soc.simpleuart.recv_divcnt[30]
.sym 45921 soc.simpleuart.recv_divcnt[24]
.sym 45923 soc.simpleuart.recv_divcnt[26]
.sym 45926 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45929 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[25]
.sym 45930 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45931 soc.simpleuart.recv_divcnt[24]
.sym 45933 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 45935 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[26]
.sym 45936 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45937 soc.simpleuart.recv_divcnt[25]
.sym 45939 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[25]
.sym 45941 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[27]
.sym 45942 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45943 soc.simpleuart.recv_divcnt[26]
.sym 45945 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[26]
.sym 45947 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[28]
.sym 45948 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45950 soc.simpleuart.recv_divcnt[27]
.sym 45951 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[27]
.sym 45953 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[29]
.sym 45954 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45956 soc.simpleuart.recv_divcnt[28]
.sym 45957 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[28]
.sym 45959 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[30]
.sym 45960 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45961 soc.simpleuart.recv_divcnt[29]
.sym 45963 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[29]
.sym 45965 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[31]
.sym 45966 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45968 soc.simpleuart.recv_divcnt[30]
.sym 45969 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[30]
.sym 45972 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45974 soc.simpleuart.recv_divcnt[31]
.sym 45975 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[31]
.sym 45977 clk$SB_IO_IN_$glb_clk
.sym 45978 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45979 soc.simpleuart.recv_state[1]
.sym 45980 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 45981 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 45982 UART_RX_SB_LUT4_I1_O
.sym 45983 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 45984 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 45985 UART_RX_SB_LUT4_I1_I0[0]
.sym 45986 UART_RX_SB_LUT4_I1_I0[2]
.sym 45989 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 45990 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 45992 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 45993 soc.simpleuart.recv_divcnt[29]
.sym 45994 soc.spimemio.rd_wait
.sym 45995 iomem_addr[7]
.sym 45996 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 45997 iomem_wdata[21]
.sym 45998 iomem_wdata[18]
.sym 45999 soc.simpleuart.recv_divcnt[27]
.sym 46000 iomem_wdata[27]
.sym 46001 soc.simpleuart.recv_divcnt[28]
.sym 46003 iomem_addr[6]
.sym 46006 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 46007 iomem_wdata[28]
.sym 46010 iomem_addr[7]
.sym 46012 soc.cpu.instr_retirq
.sym 46022 soc.simpleuart.recv_state[2]
.sym 46023 soc.simpleuart.recv_state[3]
.sym 46031 soc.simpleuart.recv_state[3]
.sym 46036 soc.simpleuart.recv_state[1]
.sym 46038 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 46043 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 46044 soc.simpleuart.recv_state[1]
.sym 46047 UART_RX_SB_LUT4_I1_O
.sym 46051 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 46052 $nextpnr_ICESTORM_LC_43$O
.sym 46055 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 46058 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 46060 soc.simpleuart.recv_state[1]
.sym 46064 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46065 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 46067 soc.simpleuart.recv_state[2]
.sym 46068 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 46071 soc.simpleuart.recv_state[3]
.sym 46072 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 46074 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 46095 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 46096 soc.simpleuart.recv_state[3]
.sym 46097 soc.simpleuart.recv_state[1]
.sym 46098 soc.simpleuart.recv_state[2]
.sym 46099 UART_RX_SB_LUT4_I1_O
.sym 46100 clk$SB_IO_IN_$glb_clk
.sym 46101 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46103 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 46105 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 46107 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 46109 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 46112 soc.cpu.reg_pc[1]
.sym 46116 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 46119 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[30]
.sym 46121 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 46124 soc.simpleuart.recv_pattern[7]
.sym 46128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 46129 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 46130 iomem_addr[3]
.sym 46132 soc.cpu.next_pc[2]
.sym 46169 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46191 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46222 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 46223 clk$SB_IO_IN_$glb_clk
.sym 46224 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46226 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 46228 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 46230 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 46232 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 46236 soc.cpu.next_pc[11]
.sym 46237 soc.simpleuart_reg_div_do[23]
.sym 46238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 46241 iomem_wdata[6]
.sym 46243 soc.cpu.next_pc[5]
.sym 46246 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 46248 soc.simpleuart_reg_div_do[22]
.sym 46250 soc.cpu.alu_out_q[4]
.sym 46251 soc.cpu.next_pc[8]
.sym 46253 iomem_addr[16]
.sym 46255 iomem_wdata[29]
.sym 46256 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 46257 soc.cpu.alu_out_q[8]
.sym 46258 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 46270 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 46271 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 46278 soc.spimemio.buffer[10]
.sym 46279 soc.cpu.reg_out[4]
.sym 46281 soc.cpu.instr_timer
.sym 46284 soc.cpu.irq_pending[1]
.sym 46285 soc.cpu.cpu_state[2]
.sym 46286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[1]
.sym 46290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 46291 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 46294 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[2]
.sym 46296 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46299 soc.cpu.instr_timer
.sym 46300 soc.cpu.cpu_state[2]
.sym 46301 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 46302 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 46305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[2]
.sym 46307 soc.cpu.cpu_state[2]
.sym 46308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[1]
.sym 46317 soc.spimemio.buffer[10]
.sym 46324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 46325 soc.cpu.irq_pending[1]
.sym 46326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 46330 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46331 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46332 soc.cpu.reg_out[4]
.sym 46345 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 46346 clk$SB_IO_IN_$glb_clk
.sym 46349 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 46351 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 46353 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 46355 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 46358 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 46359 soc.cpu.next_pc[19]
.sym 46360 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46362 soc.cpu.next_pc[4]
.sym 46363 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 46364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 46365 iomem_addr[9]
.sym 46366 soc.spimemio.buffer[10]
.sym 46367 soc.cpu.reg_out[4]
.sym 46368 iomem_addr[12]
.sym 46369 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 46370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 46371 iomem_addr[8]
.sym 46372 iomem_addr[20]
.sym 46373 soc.cpu.next_pc[11]
.sym 46374 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46375 iomem_addr[12]
.sym 46377 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 46379 iomem_wdata[30]
.sym 46380 soc.cpu.next_pc[17]
.sym 46381 soc.cpu.reg_pc[4]
.sym 46382 soc.cpu.alu_out_q[11]
.sym 46383 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 46389 soc.cpu.irq_pending[15]
.sym 46391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[15]
.sym 46392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 46394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 46395 soc.cpu.latched_stalu
.sym 46396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 46397 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 46398 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46399 soc.cpu.reg_out[4]
.sym 46400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 46401 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 46403 soc.cpu.cpu_state[2]
.sym 46404 soc.cpu.alu_out_q[4]
.sym 46405 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 46406 soc.cpu.cpu_state[4]
.sym 46407 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 46408 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46409 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 46411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]
.sym 46412 soc.cpu.reg_out[2]
.sym 46414 soc.cpu.cpu_state[3]
.sym 46416 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46419 soc.cpu.reg_out[10]
.sym 46420 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 46422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[15]
.sym 46423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 46424 soc.cpu.cpu_state[3]
.sym 46425 soc.cpu.cpu_state[4]
.sym 46428 soc.cpu.reg_out[10]
.sym 46429 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46431 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 46434 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 46435 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 46436 soc.cpu.irq_pending[15]
.sym 46437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 46440 soc.cpu.reg_out[2]
.sym 46441 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46443 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 46446 soc.cpu.latched_stalu
.sym 46447 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46448 soc.cpu.alu_out_q[4]
.sym 46449 soc.cpu.reg_out[4]
.sym 46452 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46453 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 46455 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 46460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 46465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 46466 soc.cpu.cpu_state[2]
.sym 46467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]
.sym 46469 clk$SB_IO_IN_$glb_clk
.sym 46470 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46472 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 46474 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 46476 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 46478 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 46482 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 46483 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 46485 soc.cpu.reg_out[4]
.sym 46490 soc.cpu.cpuregs_raddr2[2]
.sym 46491 soc.cpu.next_pc[2]
.sym 46493 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 46494 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 46497 iomem_addr[10]
.sym 46499 iomem_addr[11]
.sym 46501 soc.cpu.next_pc[7]
.sym 46502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46503 soc.cpu.next_pc[19]
.sym 46504 soc.cpu.next_pc[20]
.sym 46505 soc.cpu.cpu_state[3]
.sym 46506 soc.cpu.next_pc[22]
.sym 46512 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 46513 soc.cpu.next_pc[10]
.sym 46514 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46515 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 46516 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 46518 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46519 soc.cpu.reg_out[12]
.sym 46520 soc.cpu.alu_out_q[4]
.sym 46521 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 46522 soc.cpu.next_pc[12]
.sym 46523 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 46525 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46526 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 46527 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 46528 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 46529 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46530 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 46531 soc.cpu.next_pc[11]
.sym 46532 soc.cpu.latched_stalu
.sym 46533 soc.cpu.reg_out[4]
.sym 46536 soc.cpu.next_pc[16]
.sym 46537 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46538 soc.cpu.next_pc[14]
.sym 46539 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 46540 soc.cpu.next_pc[17]
.sym 46541 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 46542 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 46543 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 46545 soc.cpu.latched_stalu
.sym 46546 soc.cpu.alu_out_q[4]
.sym 46547 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46548 soc.cpu.reg_out[4]
.sym 46551 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 46553 soc.cpu.reg_out[12]
.sym 46554 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46557 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 46558 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46559 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 46560 soc.cpu.next_pc[16]
.sym 46563 soc.cpu.next_pc[17]
.sym 46564 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 46565 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46566 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 46569 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 46570 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 46572 soc.cpu.next_pc[14]
.sym 46575 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 46576 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46577 soc.cpu.next_pc[10]
.sym 46578 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 46581 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 46582 soc.cpu.next_pc[11]
.sym 46583 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 46584 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46587 soc.cpu.next_pc[12]
.sym 46588 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46589 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 46590 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 46591 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46592 clk$SB_IO_IN_$glb_clk
.sym 46595 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 46597 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 46599 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 46601 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 46604 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 46605 soc.cpu.trap_SB_LUT4_I2_O
.sym 46609 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 46610 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46611 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 46612 iomem_addr[16]
.sym 46614 iomem_addr[17]
.sym 46616 iomem_addr[14]
.sym 46618 iomem_addr[23]
.sym 46619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 46621 iomem_addr[17]
.sym 46622 soc.cpu.next_pc[16]
.sym 46623 iomem_addr[26]
.sym 46624 soc.cpu.next_pc[14]
.sym 46626 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 46627 soc.cpu.cpu_state[4]
.sym 46628 iomem_addr[19]
.sym 46629 iomem_addr[12]
.sym 46637 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 46638 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 46639 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46641 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 46643 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 46645 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46646 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46647 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46648 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 46649 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 46650 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 46651 soc.cpu.cpu_state[4]
.sym 46652 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 46654 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 46655 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 46656 soc.cpu.reg_out[5]
.sym 46658 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 46660 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 46661 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[1]
.sym 46662 soc.cpu.next_pc[19]
.sym 46663 soc.cpu.next_pc[23]
.sym 46664 soc.cpu.next_pc[20]
.sym 46665 soc.cpu.cpu_state[3]
.sym 46666 soc.cpu.next_pc[22]
.sym 46668 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46669 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 46670 soc.cpu.next_pc[20]
.sym 46671 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 46674 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 46675 soc.cpu.next_pc[19]
.sym 46676 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 46677 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46680 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 46681 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46683 soc.cpu.reg_out[5]
.sym 46686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[1]
.sym 46687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 46688 soc.cpu.cpu_state[3]
.sym 46689 soc.cpu.cpu_state[4]
.sym 46692 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 46693 soc.cpu.next_pc[23]
.sym 46694 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 46704 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 46706 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 46710 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46711 soc.cpu.next_pc[22]
.sym 46712 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 46713 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 46714 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46715 clk$SB_IO_IN_$glb_clk
.sym 46718 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 46720 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 46722 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 46724 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 46725 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 46728 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 46729 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 46731 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46733 iomem_addr[19]
.sym 46735 soc.cpu.next_pc[5]
.sym 46739 iomem_addr[23]
.sym 46741 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 46742 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 46743 soc.cpu.next_pc[8]
.sym 46745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 46746 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 46747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 46748 soc.cpu.reg_out[9]
.sym 46749 soc.cpu.alu_out_q[8]
.sym 46750 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46751 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 46758 soc.cpu.next_pc[25]
.sym 46759 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46760 soc.cpu.irq_pending[12]
.sym 46761 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 46763 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 46764 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 46765 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 46766 soc.cpu.reg_out[7]
.sym 46767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 46771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 46773 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46775 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46776 soc.cpu.reg_out[8]
.sym 46777 soc.cpu.next_pc[26]
.sym 46779 soc.cpu.next_pc[24]
.sym 46781 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 46782 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 46785 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46787 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 46789 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46791 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46792 soc.cpu.next_pc[26]
.sym 46793 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 46794 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 46797 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 46798 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46799 soc.cpu.next_pc[24]
.sym 46800 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 46803 soc.cpu.next_pc[25]
.sym 46804 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46805 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 46806 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 46809 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46810 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46811 soc.cpu.reg_out[7]
.sym 46821 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46822 soc.cpu.reg_out[8]
.sym 46823 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 46828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 46829 soc.cpu.irq_pending[12]
.sym 46830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 46837 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46838 clk$SB_IO_IN_$glb_clk
.sym 46841 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 46843 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 46845 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 46847 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 46848 soc.cpu.next_pc[25]
.sym 46850 UART_RX_SB_LUT4_I1_I0[3]
.sym 46851 soc.cpu.next_pc[25]
.sym 46852 iomem_addr[26]
.sym 46854 soc.cpu.next_pc[8]
.sym 46855 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 46856 iomem_addr[24]
.sym 46857 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 46858 iomem_addr[25]
.sym 46859 soc.cpu.reg_out[4]
.sym 46861 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46863 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 46864 soc.cpu.next_pc[17]
.sym 46865 soc.cpu.next_pc[24]
.sym 46867 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 46868 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46869 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46870 soc.cpu.alu_out_q[11]
.sym 46872 soc.cpu.next_pc[11]
.sym 46873 soc.cpu.reg_out[3]
.sym 46874 soc.cpu.reg_pc[4]
.sym 46875 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 46883 soc.cpu.cpu_state[2]
.sym 46884 soc.cpu.irq_pending[14]
.sym 46885 soc.cpu.reg_out[14]
.sym 46886 soc.cpu.reg_out[8]
.sym 46887 soc.cpu.latched_stalu
.sym 46888 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 46889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 46891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 46892 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46893 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46894 soc.cpu.reg_out[8]
.sym 46895 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 46896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 46899 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[12]
.sym 46901 soc.cpu.cpu_state[4]
.sym 46902 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 46903 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 46904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 46905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 46906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[3]
.sym 46909 soc.cpu.alu_out_q[8]
.sym 46910 soc.cpu.cpu_state[3]
.sym 46911 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[2]
.sym 46914 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 46915 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46916 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 46922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 46923 soc.cpu.cpu_state[2]
.sym 46926 soc.cpu.latched_stalu
.sym 46927 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46928 soc.cpu.reg_out[8]
.sym 46929 soc.cpu.alu_out_q[8]
.sym 46933 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46934 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 46935 soc.cpu.reg_out[14]
.sym 46938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[3]
.sym 46939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 46940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[2]
.sym 46941 soc.cpu.irq_pending[14]
.sym 46944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 46945 soc.cpu.cpu_state[4]
.sym 46946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[12]
.sym 46947 soc.cpu.cpu_state[3]
.sym 46950 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 46951 soc.cpu.alu_out_q[8]
.sym 46952 soc.cpu.latched_stalu
.sym 46953 soc.cpu.reg_out[8]
.sym 46956 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 46957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 46958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 46959 soc.cpu.cpu_state[4]
.sym 46961 clk$SB_IO_IN_$glb_clk
.sym 46962 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46964 iomem_addr[31]
.sym 46965 soc.cpu.next_pc[9]
.sym 46966 soc.cpu.next_pc[3]
.sym 46969 iomem_addr[30]
.sym 46970 iomem_addr[29]
.sym 46974 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 46975 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 46978 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46988 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 46989 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 46990 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[3]
.sym 46992 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 46993 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 46994 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 46995 soc.cpu.next_pc[19]
.sym 46996 soc.cpu.next_pc[20]
.sym 46997 soc.cpu.next_pc[29]
.sym 46998 soc.cpu.next_pc[22]
.sym 47005 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 47006 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47007 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[2]
.sym 47008 soc.cpu.reg_out[15]
.sym 47009 soc.cpu.alu_out_q[15]
.sym 47010 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 47012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[3]
.sym 47013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 47015 soc.cpu.alu_out_q[13]
.sym 47016 soc.cpu.reg_out[13]
.sym 47017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 47018 soc.cpu.cpu_state[6]
.sym 47020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[8]
.sym 47021 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 47022 soc.cpu.cpu_state[3]
.sym 47023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 47026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 47029 soc.cpu.latched_stalu
.sym 47030 soc.cpu.latched_stalu
.sym 47031 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 47038 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 47040 soc.cpu.cpu_state[6]
.sym 47043 soc.cpu.alu_out_q[15]
.sym 47044 soc.cpu.reg_out[15]
.sym 47045 soc.cpu.latched_stalu
.sym 47046 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47049 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47050 soc.cpu.latched_stalu
.sym 47051 soc.cpu.alu_out_q[13]
.sym 47052 soc.cpu.reg_out[13]
.sym 47055 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 47056 soc.cpu.latched_stalu
.sym 47057 soc.cpu.reg_out[13]
.sym 47058 soc.cpu.alu_out_q[13]
.sym 47061 soc.cpu.reg_out[15]
.sym 47062 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 47063 soc.cpu.latched_stalu
.sym 47064 soc.cpu.alu_out_q[15]
.sym 47067 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[3]
.sym 47068 soc.cpu.cpu_state[3]
.sym 47069 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[2]
.sym 47070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[8]
.sym 47073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 47075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 47076 soc.cpu.cpu_state[6]
.sym 47080 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 47081 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 47082 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47084 clk$SB_IO_IN_$glb_clk
.sym 47085 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47086 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[2]
.sym 47087 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 47088 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 47089 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[2]
.sym 47090 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[2]
.sym 47091 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 47092 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 47093 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[2]
.sym 47097 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 47098 soc.cpu.decoded_imm[4]
.sym 47100 soc.cpu.decoded_imm[1]
.sym 47101 soc.cpu.next_pc[3]
.sym 47102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 47103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[2]
.sym 47107 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 47109 soc.cpu.next_pc[9]
.sym 47110 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[1]
.sym 47111 soc.cpu.next_pc[31]
.sym 47112 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47113 soc.cpu.next_pc[16]
.sym 47114 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[19]
.sym 47115 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 47116 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 47117 soc.cpu.decoded_imm[15]
.sym 47118 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47119 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[1]
.sym 47120 soc.cpu.reg_out[22]
.sym 47121 soc.cpu.reg_pc[15]
.sym 47127 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 47128 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[1]
.sym 47129 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 47130 soc.cpu.reg_out[11]
.sym 47132 soc.cpu.decoder_trigger
.sym 47133 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 47135 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47137 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 47138 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47139 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 47142 soc.cpu.alu_out_q[11]
.sym 47143 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47146 soc.cpu.latched_stalu
.sym 47148 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 47149 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47151 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47157 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 47158 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[2]
.sym 47160 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 47162 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47163 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 47166 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47167 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[2]
.sym 47168 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[1]
.sym 47172 soc.cpu.alu_out_q[11]
.sym 47173 soc.cpu.reg_out[11]
.sym 47174 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47175 soc.cpu.latched_stalu
.sym 47180 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47184 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47185 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 47187 soc.cpu.reg_out[11]
.sym 47190 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 47191 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47192 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 47196 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47198 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 47199 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 47203 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 47204 soc.cpu.decoder_trigger
.sym 47205 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47206 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 47207 clk$SB_IO_IN_$glb_clk
.sym 47208 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47209 soc.cpu.next_pc[18]
.sym 47210 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[1]
.sym 47211 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[1]
.sym 47212 soc.cpu.reg_out[22]
.sym 47213 soc.cpu.next_pc[20]
.sym 47214 soc.cpu.next_pc[22]
.sym 47215 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[1]
.sym 47216 soc.cpu.reg_out[20]
.sym 47221 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47222 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 47223 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 47224 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47226 soc.cpu.decoded_imm[2]
.sym 47228 soc.cpu.cpu_state[6]
.sym 47229 soc.cpu.decoded_imm[4]
.sym 47231 soc.cpu.reg_pc[11]
.sym 47232 soc.cpu.decoded_imm[10]
.sym 47233 soc.cpu.decoded_imm[7]
.sym 47235 soc.cpu.next_pc[30]
.sym 47236 soc.cpu.decoded_imm[27]
.sym 47237 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 47238 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 47239 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47240 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47241 soc.cpu.decoded_imm[3]
.sym 47242 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 47243 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47244 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47251 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 47252 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47253 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 47254 soc.cpu.reg_out[19]
.sym 47256 soc.cpu.irq_pending[22]
.sym 47257 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[2]
.sym 47259 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[1]
.sym 47260 soc.cpu.cpu_state[3]
.sym 47261 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[1]
.sym 47262 soc.cpu.decoder_trigger
.sym 47263 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 47265 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 47266 soc.cpu.cpu_state[4]
.sym 47268 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 47271 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[2]
.sym 47272 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 47273 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 47274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[19]
.sym 47275 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47283 soc.cpu.cpu_state[4]
.sym 47284 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 47285 soc.cpu.irq_pending[22]
.sym 47286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 47289 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[2]
.sym 47290 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[1]
.sym 47291 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 47295 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 47296 soc.cpu.cpu_state[3]
.sym 47297 soc.cpu.cpu_state[4]
.sym 47298 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[19]
.sym 47304 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 47307 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47308 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 47309 soc.cpu.reg_out[19]
.sym 47313 soc.cpu.decoder_trigger
.sym 47314 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 47316 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47319 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[1]
.sym 47321 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47322 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[2]
.sym 47326 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 47327 soc.cpu.decoder_trigger
.sym 47328 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47329 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 47330 clk$SB_IO_IN_$glb_clk
.sym 47331 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47332 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1]
.sym 47333 soc.cpu.next_pc[16]
.sym 47334 soc.cpu.decoded_imm[3]
.sym 47335 soc.cpu.decoded_imm[8]
.sym 47336 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[1]
.sym 47337 soc.cpu.next_pc[27]
.sym 47338 soc.cpu.decoded_imm[7]
.sym 47339 soc.cpu.next_pc[30]
.sym 47342 soc.cpu.cpuregs_waddr[1]
.sym 47344 soc.cpu.reg_out[18]
.sym 47346 soc.cpu.reg_out[11]
.sym 47349 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 47350 soc.cpu.reg_out[19]
.sym 47351 soc.cpu.decoded_imm[22]
.sym 47352 soc.cpu.next_pc[21]
.sym 47353 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47354 soc.cpu.reg_out[21]
.sym 47355 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 47356 soc.cpu.decoded_imm[15]
.sym 47357 soc.cpu.decoded_imm[14]
.sym 47358 soc.cpu.reg_out[22]
.sym 47359 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47360 soc.cpu.next_pc[17]
.sym 47361 soc.cpu.next_pc[24]
.sym 47362 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47363 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 47364 soc.cpu.decoded_imm[9]
.sym 47365 soc.cpu.decoded_imm[12]
.sym 47366 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 47367 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 47373 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 47374 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 47376 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47377 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 47378 soc.cpu.cpu_state[4]
.sym 47379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 47380 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47381 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47382 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47383 soc.cpu.compressed_instr
.sym 47384 soc.cpu.alu_out_q[21]
.sym 47385 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 47387 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 47388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 47389 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 47391 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47392 soc.cpu.irq_pending[20]
.sym 47393 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 47395 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 47396 soc.cpu.latched_stalu
.sym 47399 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 47400 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47401 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47402 soc.cpu.reg_out[21]
.sym 47403 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47404 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 47406 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47407 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47408 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 47409 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47412 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47413 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47414 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 47415 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 47419 soc.cpu.compressed_instr
.sym 47424 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 47425 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47426 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 47427 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 47431 soc.cpu.cpu_state[4]
.sym 47432 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 47433 soc.cpu.irq_pending[20]
.sym 47436 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47437 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 47439 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 47442 soc.cpu.reg_out[21]
.sym 47443 soc.cpu.latched_stalu
.sym 47444 soc.cpu.alu_out_q[21]
.sym 47445 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47448 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 47449 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 47450 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 47451 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 47452 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47453 clk$SB_IO_IN_$glb_clk
.sym 47454 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 47456 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47457 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 47458 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 47459 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 47460 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 47461 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 47462 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 47463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[3]
.sym 47465 soc.cpu.decoded_imm[15]
.sym 47467 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47468 soc.cpu.reg_out[16]
.sym 47469 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47470 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47473 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47474 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 47476 soc.cpu.cpu_state[3]
.sym 47478 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47479 soc.cpu.cpuregs_waddr[2]
.sym 47480 soc.cpu.cpuregs_waddr[0]
.sym 47481 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 47482 soc.cpu.latched_stalu
.sym 47483 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 47484 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47485 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47486 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47487 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47488 soc.cpu.next_pc[29]
.sym 47489 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 47490 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47496 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47497 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47498 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47500 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47503 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47506 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47507 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47508 soc.cpu.compressed_instr
.sym 47511 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47522 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47528 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47530 soc.cpu.compressed_instr
.sym 47531 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47534 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47536 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47537 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47538 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47540 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47542 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47544 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47546 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47549 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47550 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47552 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47555 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47556 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47558 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47560 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47562 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47564 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47566 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47568 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47570 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47572 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47574 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47578 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 47579 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 47580 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 47581 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 47582 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 47583 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 47584 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[14]
.sym 47585 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[15]
.sym 47589 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 47590 soc.cpu.next_pc[23]
.sym 47592 soc.cpu.cpu_state[2]
.sym 47593 soc.cpu.reg_out[26]
.sym 47596 soc.cpu.compressed_instr
.sym 47597 soc.cpu.decoded_imm_j[1]
.sym 47598 soc.cpu.decoded_imm_j[4]
.sym 47601 soc.cpu.reg_out[28]
.sym 47603 soc.cpu.next_pc[31]
.sym 47605 soc.cpu.decoded_imm[17]
.sym 47606 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 47607 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 47608 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47609 soc.cpu.decoded_imm[15]
.sym 47610 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47611 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 47612 soc.cpu.reg_out[22]
.sym 47613 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 47614 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47619 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 47623 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 47628 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 47629 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 47641 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 47644 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 47645 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 47647 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47651 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47654 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 47655 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47657 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47659 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 47661 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47663 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47665 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47667 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47669 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47671 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 47673 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47675 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47677 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 47679 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47681 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47684 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 47685 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47687 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47690 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 47691 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47693 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47695 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 47697 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47701 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[16]
.sym 47702 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[17]
.sym 47703 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[18]
.sym 47704 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[19]
.sym 47705 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[20]
.sym 47706 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[21]
.sym 47707 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[22]
.sym 47708 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[23]
.sym 47709 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 47714 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 47717 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 47719 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 47721 soc.cpu.reg_out[23]
.sym 47722 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47723 soc.cpu.cpu_state[6]
.sym 47725 soc.cpu.decoded_imm[28]
.sym 47726 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 47727 soc.cpu.decoded_imm_j[9]
.sym 47728 soc.cpu.decoded_imm[29]
.sym 47729 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 47730 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 47731 soc.cpu.instr_retirq
.sym 47732 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 47733 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 47734 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[16]
.sym 47735 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 47736 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47737 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47743 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 47747 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 47748 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 47754 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 47756 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47759 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 47760 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 47762 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 47774 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47776 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 47778 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47780 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47782 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 47784 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47786 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47788 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 47790 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47792 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47795 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 47796 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47798 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47800 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47802 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47804 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47807 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 47808 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47810 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47813 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 47814 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47816 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47818 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 47820 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47824 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[24]
.sym 47825 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[25]
.sym 47826 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[26]
.sym 47827 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[27]
.sym 47828 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[28]
.sym 47829 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[29]
.sym 47830 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[30]
.sym 47831 soc.cpu.decoded_imm[9]
.sym 47836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 47837 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 47838 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 47839 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 47840 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 47841 soc.cpu.decoded_imm[29]
.sym 47842 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 47843 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 47844 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 47845 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 47846 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 47847 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 47848 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[18]
.sym 47849 soc.cpu.decoded_imm[14]
.sym 47850 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 47851 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 47852 soc.cpu.next_pc[17]
.sym 47854 soc.cpu.reg_out[17]
.sym 47855 soc.cpu.decoded_imm[9]
.sym 47857 soc.cpu.decoded_imm[12]
.sym 47858 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 47859 soc.cpu.decoded_imm[15]
.sym 47860 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47868 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 47873 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 47877 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 47879 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47880 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47883 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 47885 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[28]
.sym 47888 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 47889 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 47893 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 47895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 47897 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47899 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 47901 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47903 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47906 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 47907 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47909 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47911 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 47913 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47915 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47917 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 47919 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47921 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 47925 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47927 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47930 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 47931 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47935 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 47937 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47940 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47941 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[28]
.sym 47942 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 47943 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47947 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 47948 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 47949 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 47950 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 47951 soc.cpu.next_pc[29]
.sym 47952 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 47953 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 47954 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 47956 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 47958 soc.cpu.cpuregs_waddr[4]
.sym 47959 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 47961 soc.cpu.reg_out[25]
.sym 47962 soc.cpu.reg_out[31]
.sym 47966 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 47967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47968 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 47969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 47971 soc.cpu.mem_rdata_q[19]
.sym 47972 soc.cpu.next_pc[29]
.sym 47973 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 47974 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 47975 soc.cpu.decoded_imm[14]
.sym 47976 soc.cpu.cpuregs_waddr[0]
.sym 47977 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 47978 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47980 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 47981 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 47982 soc.cpu.cpuregs_waddr[2]
.sym 47988 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 47989 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 47992 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 47993 soc.cpu.decoder_trigger
.sym 47994 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[30]
.sym 47995 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 47996 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[24]
.sym 47997 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[25]
.sym 48000 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 48002 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 48003 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 48004 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[16]
.sym 48005 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 48007 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 48008 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48010 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48011 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 48012 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 48021 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[16]
.sym 48022 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48023 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48024 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 48027 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 48028 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48029 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48030 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[30]
.sym 48034 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 48035 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 48036 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 48039 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48040 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[25]
.sym 48041 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 48042 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48046 soc.cpu.decoder_trigger
.sym 48047 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48048 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 48052 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 48053 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 48054 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48057 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 48058 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[24]
.sym 48059 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48060 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48063 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 48064 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48065 soc.cpu.decoder_trigger
.sym 48067 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48069 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48070 soc.cpu.decoded_imm[14]
.sym 48071 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 48072 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 48073 soc.cpu.decoded_imm[19]
.sym 48074 soc.cpu.decoded_imm[12]
.sym 48075 soc.cpu.decoded_imm[17]
.sym 48076 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 48077 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 48078 soc.cpu.trap_SB_LUT4_I2_O
.sym 48079 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 48082 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48083 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 48085 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 48086 soc.cpu.cpuregs_raddr2[3]
.sym 48087 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48088 soc.cpu.compressed_instr
.sym 48091 soc.cpu.reg_out[24]
.sym 48092 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48093 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48094 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48095 soc.cpu.next_pc[31]
.sym 48097 soc.cpu.decoded_imm[17]
.sym 48098 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 48099 soc.cpu.decoded_imm_j[20]
.sym 48100 soc.cpu.decoded_imm[16]
.sym 48101 soc.cpu.cpuregs_waddr[3]
.sym 48102 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 48103 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 48105 soc.cpu.decoded_imm[15]
.sym 48111 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[1]
.sym 48112 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 48115 soc.cpu.decoder_trigger
.sym 48116 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 48117 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48118 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 48120 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[18]
.sym 48121 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48122 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 48123 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[1]
.sym 48125 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 48126 soc.cpu.reg_out[17]
.sym 48127 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 48129 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 48134 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 48135 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48141 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 48142 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 48144 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 48145 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[1]
.sym 48146 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 48151 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[1]
.sym 48152 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 48153 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 48156 soc.cpu.reg_out[17]
.sym 48157 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 48159 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48162 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 48163 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48165 soc.cpu.decoder_trigger
.sym 48168 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[18]
.sym 48169 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48170 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48171 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 48174 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 48175 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 48176 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 48180 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48181 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 48182 soc.cpu.decoder_trigger
.sym 48187 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48188 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 48189 soc.cpu.decoder_trigger
.sym 48190 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48192 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48193 soc.cpu.cpuregs_raddr1[1]
.sym 48194 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 48195 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 48196 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48197 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 48198 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 48199 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 48200 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 48210 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 48211 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 48214 soc.cpu.cpuregs_waddr[1]
.sym 48216 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 48217 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48218 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48219 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48220 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48221 soc.cpu.decoded_imm[28]
.sym 48222 soc.cpu.instr_retirq
.sym 48223 soc.cpu.reg_out[29]
.sym 48225 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48227 soc.cpu.instr_jalr
.sym 48228 soc.cpu.cpuregs_waddr[2]
.sym 48238 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 48239 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48241 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48242 soc.cpu.reg_out[31]
.sym 48243 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 48244 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48245 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 48246 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 48247 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 48249 soc.cpu.reg_out[25]
.sym 48250 soc.cpu.cpuregs_raddr1[1]
.sym 48252 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48253 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48254 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48255 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 48258 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 48260 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 48262 soc.cpu.decoder_trigger
.sym 48263 soc.cpu.cpuregs.regs.0.0.1_RDATA_11_SB_LUT4_O_I3[2]
.sym 48264 soc.cpu.cpuregs_raddr1[0]
.sym 48267 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48268 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48269 soc.cpu.reg_out[25]
.sym 48273 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48274 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 48275 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 48279 soc.cpu.cpuregs_raddr1[1]
.sym 48280 soc.cpu.cpuregs_raddr1[0]
.sym 48281 soc.cpu.cpuregs.regs.0.0.1_RDATA_11_SB_LUT4_O_I3[2]
.sym 48285 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 48286 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48287 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48291 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 48292 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48294 soc.cpu.decoder_trigger
.sym 48297 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 48299 soc.cpu.decoder_trigger
.sym 48300 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 48303 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 48304 soc.cpu.reg_out[31]
.sym 48305 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 48309 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 48310 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 48311 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 48313 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 48314 clk$SB_IO_IN_$glb_clk
.sym 48315 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48316 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 48317 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 48318 soc.cpu.decoded_imm_j[20]
.sym 48319 soc.cpu.cpuregs_raddr1[3]
.sym 48320 soc.cpu.cpuregs_raddr1[2]
.sym 48321 soc.cpu.cpuregs.regs.0.0.1_RDATA_11_SB_LUT4_O_I3[2]
.sym 48322 soc.cpu.cpuregs_raddr1[0]
.sym 48323 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 48328 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 48330 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 48331 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 48332 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 48335 soc.cpu.latched_is_lh
.sym 48337 soc.cpu.cpuregs.regs.0.0.1_RADDR_1
.sym 48338 soc.cpu.mem_rdata_q[18]
.sym 48339 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 48340 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 48341 LAP$SB_IO_IN
.sym 48342 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 48343 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48344 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 48345 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 48346 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 48347 soc.cpu.decoded_imm[18]
.sym 48348 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 48349 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 48350 soc.cpu.irq_pending[30]
.sym 48351 soc.cpu.decoded_imm[15]
.sym 48357 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48358 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 48359 soc.cpu.irq_pending[17]
.sym 48360 soc.cpu.irq_mask[17]
.sym 48361 soc.cpu.cpuregs_waddr[4]
.sym 48362 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 48364 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 48365 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 48366 soc.cpu.decoded_imm_j[20]
.sym 48368 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48370 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 48372 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 48373 soc.cpu.irq_mask[27]
.sym 48374 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 48375 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48376 soc.cpu.irq_pending[27]
.sym 48379 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 48381 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 48382 soc.cpu.irq_pending[30]
.sym 48383 soc.cpu.cpuregs_waddr[3]
.sym 48384 soc.cpu.cpuregs_waddr[1]
.sym 48387 soc.cpu.irq_mask[30]
.sym 48388 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 48390 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48391 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 48392 soc.cpu.decoded_imm_j[20]
.sym 48397 soc.cpu.irq_pending[30]
.sym 48398 soc.cpu.irq_mask[30]
.sym 48402 soc.cpu.irq_pending[17]
.sym 48403 soc.cpu.irq_mask[17]
.sym 48409 soc.cpu.irq_mask[27]
.sym 48410 soc.cpu.irq_pending[27]
.sym 48414 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 48415 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 48416 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48417 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 48420 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 48423 soc.cpu.cpuregs_waddr[1]
.sym 48426 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 48427 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 48428 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 48429 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 48432 soc.cpu.cpuregs_waddr[3]
.sym 48433 soc.cpu.cpuregs_waddr[4]
.sym 48434 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 48435 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 48436 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 48437 clk$SB_IO_IN_$glb_clk
.sym 48438 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48439 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48440 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 48441 soc.cpu.instr_retirq
.sym 48442 soc.cpu.cpuregs_raddr1[4]
.sym 48443 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 48444 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 48445 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 48446 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48453 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 48456 soc.cpu.irq_mask[17]
.sym 48457 soc.cpu.cpuregs_waddr[4]
.sym 48459 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 48461 UART_RX_SB_LUT4_I1_I0[3]
.sym 48462 soc.cpu.decoded_imm_j[20]
.sym 48464 soc.cpu.irq_pending[17]
.sym 48466 soc.cpu.cpuregs_waddr[2]
.sym 48468 soc.cpu.cpuregs_waddr[0]
.sym 48470 soc.cpu.cpuregs_waddr[1]
.sym 48471 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 48472 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 48473 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 48480 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 48482 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 48484 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 48485 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48486 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48487 soc.cpu.mem_rdata_q[16]
.sym 48488 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 48490 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 48493 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48494 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48496 soc.cpu.mem_rdata_q[18]
.sym 48499 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 48500 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 48502 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 48503 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 48504 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 48507 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48508 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 48509 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 48514 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48516 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 48519 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 48520 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48521 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 48522 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 48525 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 48526 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48527 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 48528 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 48531 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 48532 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48533 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 48534 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 48537 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 48538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 48539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48543 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 48544 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48545 soc.cpu.mem_rdata_q[16]
.sym 48546 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 48549 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48551 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48552 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 48555 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 48556 soc.cpu.mem_rdata_q[18]
.sym 48557 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48559 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48560 clk$SB_IO_IN_$glb_clk
.sym 48561 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 48562 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48563 soc.cpu.decoded_rd[1]
.sym 48564 soc.cpu.decoded_rd[3]
.sym 48566 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 48567 soc.cpu.decoded_rd[2]
.sym 48568 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 48574 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 48575 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48576 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 48577 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48578 soc.cpu.is_alu_reg_reg
.sym 48579 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48580 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 48581 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48582 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 48583 soc.cpu.reg_out[24]
.sym 48585 soc.cpu.instr_retirq
.sym 48588 soc.cpu.cpuregs_waddr[3]
.sym 48589 soc.cpu.decoded_imm[15]
.sym 48591 soc.cpu.decoded_imm[16]
.sym 48593 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48596 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48608 soc.cpu.cpu_state[3]
.sym 48612 soc.cpu.decoded_rd[0]
.sym 48616 soc.cpu.decoded_rd[4]
.sym 48617 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 48618 soc.cpu.cpu_state[3]
.sym 48620 soc.cpu.decoded_rd[1]
.sym 48621 soc.cpu.decoded_rd[3]
.sym 48622 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 48624 soc.cpu.decoded_rd[2]
.sym 48626 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 48628 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 48630 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 48632 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48636 soc.cpu.decoded_rd[0]
.sym 48637 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 48638 soc.cpu.cpu_state[3]
.sym 48639 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 48642 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 48643 soc.cpu.cpu_state[3]
.sym 48644 soc.cpu.decoded_rd[1]
.sym 48645 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 48648 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 48649 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 48666 soc.cpu.cpu_state[3]
.sym 48667 soc.cpu.decoded_rd[3]
.sym 48668 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 48672 soc.cpu.decoded_rd[4]
.sym 48673 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 48675 soc.cpu.cpu_state[3]
.sym 48678 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 48679 soc.cpu.cpu_state[3]
.sym 48680 soc.cpu.decoded_rd[2]
.sym 48681 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 48682 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 48683 clk$SB_IO_IN_$glb_clk
.sym 48684 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48698 soc.cpu.decoded_rd[0]
.sym 48699 soc.cpu.instr_timer
.sym 48701 soc.cpu.cpuregs_waddr[1]
.sym 48702 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 48703 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48704 soc.cpu.decoded_rd[4]
.sym 48705 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48706 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 48707 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48715 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48717 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 48720 soc.cpu.cpuregs_waddr[2]
.sym 48810 LAP$SB_IO_IN
.sym 48818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48827 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48833 LAP$SB_IO_IN
.sym 48882 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48899 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48909 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 48911 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 48912 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 48914 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 48942 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 48953 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 48955 soc.simpleuart.send_divcnt[0]
.sym 48978 soc.simpleuart.send_divcnt[1]
.sym 49003 soc.simpleuart.send_divcnt[0]
.sym 49008 soc.simpleuart.send_divcnt[1]
.sym 49010 soc.simpleuart.send_divcnt[0]
.sym 49013 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 49030 clk$SB_IO_IN_$glb_clk
.sym 49031 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O_$glb_sr
.sym 49034 UART_RX$SB_IO_IN
.sym 49036 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 49037 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 49038 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 49039 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 49040 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 49041 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 49042 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 49043 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 49046 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 49048 iomem_wdata[25]
.sym 49050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 49052 iomem_wdata[29]
.sym 49055 iomem_wdata[28]
.sym 49057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 49059 iomem_wdata[22]
.sym 49076 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 49092 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 49099 UART_RX$SB_IO_IN
.sym 49118 soc.simpleuart.send_divcnt[0]
.sym 49120 soc.simpleuart.send_divcnt[7]
.sym 49123 soc.simpleuart.send_divcnt[2]
.sym 49125 soc.simpleuart.send_divcnt[1]
.sym 49126 soc.simpleuart.send_divcnt[5]
.sym 49132 soc.simpleuart.send_divcnt[3]
.sym 49135 soc.simpleuart.send_divcnt[6]
.sym 49141 soc.simpleuart.send_divcnt[4]
.sym 49145 $nextpnr_ICESTORM_LC_46$O
.sym 49147 soc.simpleuart.send_divcnt[0]
.sym 49151 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 49154 soc.simpleuart.send_divcnt[1]
.sym 49157 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 49159 soc.simpleuart.send_divcnt[2]
.sym 49161 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 49163 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 49166 soc.simpleuart.send_divcnt[3]
.sym 49167 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 49169 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 49171 soc.simpleuart.send_divcnt[4]
.sym 49173 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 49175 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 49177 soc.simpleuart.send_divcnt[5]
.sym 49179 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 49181 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 49184 soc.simpleuart.send_divcnt[6]
.sym 49185 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 49187 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 49190 soc.simpleuart.send_divcnt[7]
.sym 49191 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 49193 clk$SB_IO_IN_$glb_clk
.sym 49194 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O_$glb_sr
.sym 49207 iomem_wdata[29]
.sym 49208 iomem_wdata[28]
.sym 49221 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 49222 soc.simpleuart_reg_div_do[15]
.sym 49223 soc.simpleuart_reg_div_do[9]
.sym 49225 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 49228 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 49229 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 49231 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 49241 soc.simpleuart.send_divcnt[13]
.sym 49243 soc.simpleuart.send_divcnt[15]
.sym 49245 soc.simpleuart.send_divcnt[9]
.sym 49256 soc.simpleuart.send_divcnt[12]
.sym 49260 soc.simpleuart.send_divcnt[8]
.sym 49262 soc.simpleuart.send_divcnt[10]
.sym 49263 soc.simpleuart.send_divcnt[11]
.sym 49266 soc.simpleuart.send_divcnt[14]
.sym 49268 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 49270 soc.simpleuart.send_divcnt[8]
.sym 49272 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 49274 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 49276 soc.simpleuart.send_divcnt[9]
.sym 49278 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 49280 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 49282 soc.simpleuart.send_divcnt[10]
.sym 49284 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 49286 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 49288 soc.simpleuart.send_divcnt[11]
.sym 49290 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 49292 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 49295 soc.simpleuart.send_divcnt[12]
.sym 49296 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 49298 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 49301 soc.simpleuart.send_divcnt[13]
.sym 49302 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 49304 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 49306 soc.simpleuart.send_divcnt[14]
.sym 49308 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 49310 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 49313 soc.simpleuart.send_divcnt[15]
.sym 49314 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 49316 clk$SB_IO_IN_$glb_clk
.sym 49317 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O_$glb_sr
.sym 49331 soc.simpleuart_reg_div_do[7]
.sym 49332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 49334 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 49337 soc.simpleuart_reg_div_do[2]
.sym 49338 soc.simpleuart_reg_div_do[9]
.sym 49339 soc.simpleuart.send_divcnt[21]
.sym 49340 soc.simpleuart_reg_div_do[14]
.sym 49341 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 49344 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 49347 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 49349 soc.simpleuart.send_divcnt[25]
.sym 49351 soc.simpleuart_reg_div_do[6]
.sym 49354 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 49360 soc.simpleuart.send_divcnt[17]
.sym 49361 soc.simpleuart.send_divcnt[18]
.sym 49364 soc.simpleuart.send_divcnt[21]
.sym 49367 soc.simpleuart.send_divcnt[16]
.sym 49371 soc.simpleuart.send_divcnt[20]
.sym 49381 soc.simpleuart.send_divcnt[22]
.sym 49382 soc.simpleuart.send_divcnt[23]
.sym 49386 soc.simpleuart.send_divcnt[19]
.sym 49391 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 49393 soc.simpleuart.send_divcnt[16]
.sym 49395 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 49397 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 49400 soc.simpleuart.send_divcnt[17]
.sym 49401 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 49403 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 49406 soc.simpleuart.send_divcnt[18]
.sym 49407 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 49409 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 49411 soc.simpleuart.send_divcnt[19]
.sym 49413 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 49415 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 49417 soc.simpleuart.send_divcnt[20]
.sym 49419 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 49421 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 49424 soc.simpleuart.send_divcnt[21]
.sym 49425 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 49427 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 49430 soc.simpleuart.send_divcnt[22]
.sym 49431 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 49433 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 49436 soc.simpleuart.send_divcnt[23]
.sym 49437 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 49439 clk$SB_IO_IN_$glb_clk
.sym 49440 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O_$glb_sr
.sym 49449 soc.simpleuart.send_divcnt[20]
.sym 49452 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 49453 iomem_wdata[8]
.sym 49454 iomem_wdata[0]
.sym 49455 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 49456 iomem_wdata[4]
.sym 49457 iomem_wdata[24]
.sym 49458 iomem_wdata[1]
.sym 49459 soc.simpleuart.send_divcnt[18]
.sym 49460 soc.simpleuart_reg_div_do[8]
.sym 49461 iomem_addr[16]
.sym 49462 soc.simpleuart_reg_div_do[10]
.sym 49463 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 49464 iomem_addr[15]
.sym 49465 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 49467 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 49468 soc.simpleuart_reg_div_do[26]
.sym 49469 soc.simpleuart_reg_div_do[27]
.sym 49472 soc.simpleuart_reg_div_do[31]
.sym 49476 soc.cpu.instr_maskirq
.sym 49477 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 49483 soc.simpleuart.send_divcnt[25]
.sym 49484 soc.simpleuart.send_divcnt[26]
.sym 49487 soc.simpleuart.send_divcnt[29]
.sym 49488 soc.simpleuart.send_divcnt[30]
.sym 49493 soc.simpleuart.send_divcnt[27]
.sym 49497 soc.simpleuart.send_divcnt[31]
.sym 49502 soc.simpleuart.send_divcnt[28]
.sym 49506 soc.simpleuart.send_divcnt[24]
.sym 49514 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 49516 soc.simpleuart.send_divcnt[24]
.sym 49518 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 49520 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 49523 soc.simpleuart.send_divcnt[25]
.sym 49524 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 49526 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 49529 soc.simpleuart.send_divcnt[26]
.sym 49530 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 49532 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 49534 soc.simpleuart.send_divcnt[27]
.sym 49536 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 49538 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 49541 soc.simpleuart.send_divcnt[28]
.sym 49542 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 49544 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 49547 soc.simpleuart.send_divcnt[29]
.sym 49548 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 49550 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 49553 soc.simpleuart.send_divcnt[30]
.sym 49554 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 49558 soc.simpleuart.send_divcnt[31]
.sym 49560 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 49562 clk$SB_IO_IN_$glb_clk
.sym 49563 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O_$glb_sr
.sym 49576 soc.simpleuart_reg_div_do[26]
.sym 49577 iomem_wdata[30]
.sym 49580 iomem_wdata[3]
.sym 49582 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 49584 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 49585 iomem_wdata[11]
.sym 49589 UART_RX$SB_IO_IN
.sym 49591 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 49594 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 49596 soc.simpleuart_reg_div_do[25]
.sym 49598 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 49605 soc.simpleuart.send_divcnt[24]
.sym 49606 soc.simpleuart.recv_divcnt[17]
.sym 49607 soc.simpleuart.recv_divcnt[18]
.sym 49608 soc.simpleuart.recv_divcnt[19]
.sym 49613 soc.simpleuart.recv_divcnt[16]
.sym 49616 soc.simpleuart.send_divcnt[27]
.sym 49621 soc.simpleuart.recv_divcnt[8]
.sym 49633 soc.simpleuart.recv_divcnt[12]
.sym 49638 soc.simpleuart.send_divcnt[24]
.sym 49646 soc.simpleuart.recv_divcnt[12]
.sym 49653 soc.simpleuart.recv_divcnt[16]
.sym 49656 soc.simpleuart.recv_divcnt[19]
.sym 49663 soc.simpleuart.recv_divcnt[17]
.sym 49669 soc.simpleuart.recv_divcnt[18]
.sym 49674 soc.simpleuart.send_divcnt[27]
.sym 49683 soc.simpleuart.recv_divcnt[8]
.sym 49687 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 49689 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[31]
.sym 49691 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 49692 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 49694 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 49698 soc.cpu.instr_retirq
.sym 49699 iomem_wdata[16]
.sym 49700 soc.simpleuart_reg_div_do[29]
.sym 49701 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 49702 soc.simpleuart_reg_div_do[30]
.sym 49703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 49704 soc.simpleuart.send_divcnt[31]
.sym 49705 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 49706 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 49707 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 49708 soc.simpleuart.send_divcnt[30]
.sym 49709 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 49710 soc.simpleuart.send_divcnt[26]
.sym 49711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 49713 soc.simpleuart_reg_div_do[19]
.sym 49715 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 49717 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 49720 soc.cpu.instr_maskirq
.sym 49721 soc.cpu.instr_timer
.sym 49722 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 49728 soc.simpleuart.recv_divcnt[24]
.sym 49730 soc.simpleuart.recv_divcnt[26]
.sym 49734 soc.simpleuart.recv_divcnt[30]
.sym 49737 soc.simpleuart.recv_divcnt[25]
.sym 49749 soc.simpleuart.recv_divcnt[21]
.sym 49750 soc.simpleuart.recv_divcnt[22]
.sym 49751 soc.simpleuart.recv_divcnt[23]
.sym 49756 soc.simpleuart.recv_divcnt[20]
.sym 49763 soc.simpleuart.recv_divcnt[22]
.sym 49767 soc.simpleuart.recv_divcnt[21]
.sym 49775 soc.simpleuart.recv_divcnt[26]
.sym 49780 soc.simpleuart.recv_divcnt[24]
.sym 49787 soc.simpleuart.recv_divcnt[25]
.sym 49794 soc.simpleuart.recv_divcnt[30]
.sym 49800 soc.simpleuart.recv_divcnt[23]
.sym 49803 soc.simpleuart.recv_divcnt[20]
.sym 49810 soc.simpleuart.recv_pattern[7]
.sym 49811 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49822 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 49824 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 49826 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 49827 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 49828 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 49829 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 49830 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 49832 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 49833 iomem_wdata[18]
.sym 49837 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 49838 soc.simpleuart_reg_div_do[28]
.sym 49839 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 49843 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 49844 soc.cpu.mem_la_firstword_xfer
.sym 49845 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 49851 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 49857 UART_RX_SB_LUT4_I1_I0[0]
.sym 49858 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49859 UART_RX$SB_IO_IN
.sym 49861 soc.simpleuart.recv_state[2]
.sym 49862 soc.simpleuart.recv_state[3]
.sym 49863 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 49865 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[30]
.sym 49866 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49867 soc.simpleuart.recv_state[1]
.sym 49868 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 49874 UART_RX_SB_LUT4_I1_I0[2]
.sym 49878 UART_RX_SB_LUT4_I1_O
.sym 49880 UART_RX_SB_LUT4_I1_I0[3]
.sym 49884 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49885 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 49886 soc.simpleuart.recv_state[1]
.sym 49887 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 49891 soc.simpleuart.recv_state[3]
.sym 49892 soc.simpleuart.recv_state[2]
.sym 49893 soc.simpleuart.recv_state[1]
.sym 49897 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 49899 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 49902 UART_RX_SB_LUT4_I1_I0[2]
.sym 49903 UART_RX_SB_LUT4_I1_I0[0]
.sym 49904 UART_RX$SB_IO_IN
.sym 49905 UART_RX_SB_LUT4_I1_I0[3]
.sym 49908 soc.simpleuart.recv_state[3]
.sym 49909 soc.simpleuart.recv_state[2]
.sym 49910 soc.simpleuart.recv_state[1]
.sym 49911 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49914 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 49916 UART_RX_SB_LUT4_I1_I0[2]
.sym 49921 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49923 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 49926 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[30]
.sym 49927 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 49928 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 49929 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 49930 UART_RX_SB_LUT4_I1_O
.sym 49931 clk$SB_IO_IN_$glb_clk
.sym 49932 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49937 soc.simpleuart_reg_div_do[23]
.sym 49943 soc.cpu.next_pc[16]
.sym 49947 soc.spimemio.rd_inc
.sym 49949 iomem_wdata[24]
.sym 49950 iomem_wdata[26]
.sym 49954 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 49955 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 49958 soc.cpu.cpuregs_raddr2[0]
.sym 49960 soc.simpleuart_reg_div_do[26]
.sym 49964 soc.cpu.instr_maskirq
.sym 49965 soc.cpu.instr_timer
.sym 49966 soc.cpu.instr_rdcycleh
.sym 49967 soc.cpu.instr_rdinstrh
.sym 49968 $PACKER_VCC_NET
.sym 49983 soc.cpu.next_pc[5]
.sym 49992 $PACKER_VCC_NET
.sym 49995 soc.cpu.next_pc[4]
.sym 50000 soc.cpu.next_pc[3]
.sym 50004 soc.cpu.mem_la_firstword_xfer
.sym 50005 soc.cpu.next_pc[2]
.sym 50006 $nextpnr_ICESTORM_LC_6$I3
.sym 50008 soc.cpu.mem_la_firstword_xfer
.sym 50009 soc.cpu.next_pc[2]
.sym 50012 $nextpnr_ICESTORM_LC_6$COUT
.sym 50014 $PACKER_VCC_NET
.sym 50016 $nextpnr_ICESTORM_LC_6$I3
.sym 50018 $nextpnr_ICESTORM_LC_7$I3
.sym 50020 soc.cpu.next_pc[3]
.sym 50024 $nextpnr_ICESTORM_LC_7$COUT
.sym 50026 $PACKER_VCC_NET
.sym 50028 $nextpnr_ICESTORM_LC_7$I3
.sym 50030 $nextpnr_ICESTORM_LC_8$I3
.sym 50032 soc.cpu.next_pc[4]
.sym 50036 $nextpnr_ICESTORM_LC_8$COUT
.sym 50038 $PACKER_VCC_NET
.sym 50040 $nextpnr_ICESTORM_LC_8$I3
.sym 50042 $nextpnr_ICESTORM_LC_9$I3
.sym 50045 soc.cpu.next_pc[5]
.sym 50048 $nextpnr_ICESTORM_LC_9$COUT
.sym 50050 $PACKER_VCC_NET
.sym 50052 $nextpnr_ICESTORM_LC_9$I3
.sym 50056 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 50057 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 50058 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 50059 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 50060 soc.cpu.next_pc[6]
.sym 50061 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 50062 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 50063 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 50066 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 50067 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 50069 iomem_addr[20]
.sym 50070 flash_io0_do_SB_LUT4_O_I2[2]
.sym 50071 iomem_addr[13]
.sym 50072 iomem_addr[12]
.sym 50077 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 50078 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 50080 soc.cpu.next_pc[9]
.sym 50082 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 50083 soc.cpu.next_pc[15]
.sym 50085 soc.cpu.instr_retirq
.sym 50086 soc.cpu.next_pc[3]
.sym 50088 soc.simpleuart_reg_div_do[25]
.sym 50090 soc.cpu.reg_out[6]
.sym 50092 $nextpnr_ICESTORM_LC_9$COUT
.sym 50097 soc.cpu.next_pc[7]
.sym 50106 soc.cpu.next_pc[9]
.sym 50124 soc.cpu.next_pc[8]
.sym 50125 soc.cpu.next_pc[6]
.sym 50128 $PACKER_VCC_NET
.sym 50129 $nextpnr_ICESTORM_LC_10$I3
.sym 50131 soc.cpu.next_pc[6]
.sym 50135 $nextpnr_ICESTORM_LC_10$COUT
.sym 50137 $PACKER_VCC_NET
.sym 50139 $nextpnr_ICESTORM_LC_10$I3
.sym 50141 $nextpnr_ICESTORM_LC_11$I3
.sym 50144 soc.cpu.next_pc[7]
.sym 50147 $nextpnr_ICESTORM_LC_11$COUT
.sym 50149 $PACKER_VCC_NET
.sym 50151 $nextpnr_ICESTORM_LC_11$I3
.sym 50153 $nextpnr_ICESTORM_LC_12$I3
.sym 50156 soc.cpu.next_pc[8]
.sym 50159 $nextpnr_ICESTORM_LC_12$COUT
.sym 50161 $PACKER_VCC_NET
.sym 50163 $nextpnr_ICESTORM_LC_12$I3
.sym 50165 $nextpnr_ICESTORM_LC_13$I3
.sym 50168 soc.cpu.next_pc[9]
.sym 50171 $nextpnr_ICESTORM_LC_13$COUT
.sym 50173 $PACKER_VCC_NET
.sym 50175 $nextpnr_ICESTORM_LC_13$I3
.sym 50190 soc.cpu.next_pc[20]
.sym 50191 soc.cpu.next_pc[7]
.sym 50195 iomem_addr[5]
.sym 50196 iomem_addr[10]
.sym 50197 iomem_addr[8]
.sym 50198 iomem_wdata[28]
.sym 50199 iomem_addr[7]
.sym 50201 iomem_addr[6]
.sym 50205 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 50206 soc.cpu.cpuregs_raddr2[4]
.sym 50209 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 50210 soc.cpu.next_pc[13]
.sym 50211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 50213 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50214 soc.cpu.instr_rdcycleh
.sym 50215 $nextpnr_ICESTORM_LC_13$COUT
.sym 50229 soc.cpu.next_pc[10]
.sym 50234 soc.cpu.next_pc[13]
.sym 50236 soc.cpu.next_pc[11]
.sym 50238 $PACKER_VCC_NET
.sym 50245 soc.cpu.next_pc[12]
.sym 50252 $nextpnr_ICESTORM_LC_14$I3
.sym 50255 soc.cpu.next_pc[10]
.sym 50258 $nextpnr_ICESTORM_LC_14$COUT
.sym 50260 $PACKER_VCC_NET
.sym 50262 $nextpnr_ICESTORM_LC_14$I3
.sym 50264 $nextpnr_ICESTORM_LC_15$I3
.sym 50267 soc.cpu.next_pc[11]
.sym 50270 $nextpnr_ICESTORM_LC_15$COUT
.sym 50272 $PACKER_VCC_NET
.sym 50274 $nextpnr_ICESTORM_LC_15$I3
.sym 50276 $nextpnr_ICESTORM_LC_16$I3
.sym 50279 soc.cpu.next_pc[12]
.sym 50282 $nextpnr_ICESTORM_LC_16$COUT
.sym 50284 $PACKER_VCC_NET
.sym 50286 $nextpnr_ICESTORM_LC_16$I3
.sym 50288 $nextpnr_ICESTORM_LC_17$I3
.sym 50290 soc.cpu.next_pc[13]
.sym 50294 $nextpnr_ICESTORM_LC_17$COUT
.sym 50296 $PACKER_VCC_NET
.sym 50298 $nextpnr_ICESTORM_LC_17$I3
.sym 50312 soc.cpu.cpu_state[3]
.sym 50313 soc.cpu.cpu_state[4]
.sym 50316 iomem_addr[12]
.sym 50318 iomem_addr[17]
.sym 50320 iomem_addr[19]
.sym 50321 iomem_addr[3]
.sym 50322 iomem_addr[23]
.sym 50325 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 50327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 50331 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 50332 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 50334 soc.simpleuart_reg_div_do[28]
.sym 50335 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 50338 $nextpnr_ICESTORM_LC_17$COUT
.sym 50353 soc.cpu.next_pc[15]
.sym 50355 soc.cpu.next_pc[17]
.sym 50368 soc.cpu.next_pc[16]
.sym 50369 soc.cpu.next_pc[14]
.sym 50371 $PACKER_VCC_NET
.sym 50375 $nextpnr_ICESTORM_LC_18$I3
.sym 50377 soc.cpu.next_pc[14]
.sym 50381 $nextpnr_ICESTORM_LC_18$COUT
.sym 50384 $PACKER_VCC_NET
.sym 50385 $nextpnr_ICESTORM_LC_18$I3
.sym 50387 $nextpnr_ICESTORM_LC_19$I3
.sym 50389 soc.cpu.next_pc[15]
.sym 50393 $nextpnr_ICESTORM_LC_19$COUT
.sym 50396 $PACKER_VCC_NET
.sym 50397 $nextpnr_ICESTORM_LC_19$I3
.sym 50399 $nextpnr_ICESTORM_LC_20$I3
.sym 50402 soc.cpu.next_pc[16]
.sym 50405 $nextpnr_ICESTORM_LC_20$COUT
.sym 50408 $PACKER_VCC_NET
.sym 50409 $nextpnr_ICESTORM_LC_20$I3
.sym 50411 $nextpnr_ICESTORM_LC_21$I3
.sym 50413 soc.cpu.next_pc[17]
.sym 50417 $nextpnr_ICESTORM_LC_21$COUT
.sym 50420 $PACKER_VCC_NET
.sym 50421 $nextpnr_ICESTORM_LC_21$I3
.sym 50435 soc.cpu.next_pc[27]
.sym 50437 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 50438 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 50441 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 50442 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 50443 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 50444 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 50446 iomem_wdata[29]
.sym 50449 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 50450 soc.cpu.next_pc[18]
.sym 50454 soc.cpu.cpuregs_raddr2[0]
.sym 50456 soc.cpu.next_pc[21]
.sym 50457 $PACKER_VCC_NET
.sym 50461 $nextpnr_ICESTORM_LC_21$COUT
.sym 50466 soc.cpu.next_pc[18]
.sym 50468 $PACKER_VCC_NET
.sym 50472 soc.cpu.next_pc[21]
.sym 50478 soc.cpu.next_pc[19]
.sym 50493 soc.cpu.next_pc[20]
.sym 50498 $nextpnr_ICESTORM_LC_22$I3
.sym 50501 soc.cpu.next_pc[18]
.sym 50504 $nextpnr_ICESTORM_LC_22$COUT
.sym 50506 $PACKER_VCC_NET
.sym 50508 $nextpnr_ICESTORM_LC_22$I3
.sym 50510 $nextpnr_ICESTORM_LC_23$I3
.sym 50512 soc.cpu.next_pc[19]
.sym 50516 $nextpnr_ICESTORM_LC_23$COUT
.sym 50518 $PACKER_VCC_NET
.sym 50520 $nextpnr_ICESTORM_LC_23$I3
.sym 50522 $nextpnr_ICESTORM_LC_24$I3
.sym 50525 soc.cpu.next_pc[20]
.sym 50528 $nextpnr_ICESTORM_LC_24$COUT
.sym 50530 $PACKER_VCC_NET
.sym 50532 $nextpnr_ICESTORM_LC_24$I3
.sym 50534 $nextpnr_ICESTORM_LC_25$I3
.sym 50537 soc.cpu.next_pc[21]
.sym 50540 $nextpnr_ICESTORM_LC_25$COUT
.sym 50542 $PACKER_VCC_NET
.sym 50544 $nextpnr_ICESTORM_LC_25$I3
.sym 50554 soc.spimemio.valid_SB_LUT4_O_I1[3]
.sym 50555 iomem_ready_SB_LUT4_I3_I1[0]
.sym 50557 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 50558 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 50560 iomem_wdata[30]
.sym 50562 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 50563 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 50567 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50570 iomem_addr[12]
.sym 50571 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50572 soc.cpu.instr_retirq
.sym 50574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 50575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 50576 soc.cpu.next_pc[9]
.sym 50578 soc.cpu.next_pc[3]
.sym 50579 soc.cpu.next_pc[15]
.sym 50580 soc.cpu.next_pc[26]
.sym 50581 soc.cpu.reg_out[6]
.sym 50582 soc.cpu.next_pc[23]
.sym 50584 $nextpnr_ICESTORM_LC_25$COUT
.sym 50589 soc.cpu.next_pc[23]
.sym 50591 soc.cpu.next_pc[22]
.sym 50592 soc.cpu.next_pc[25]
.sym 50608 $PACKER_VCC_NET
.sym 50617 $PACKER_VCC_NET
.sym 50618 soc.cpu.next_pc[24]
.sym 50621 $nextpnr_ICESTORM_LC_26$I3
.sym 50624 soc.cpu.next_pc[22]
.sym 50627 $nextpnr_ICESTORM_LC_26$COUT
.sym 50630 $PACKER_VCC_NET
.sym 50631 $nextpnr_ICESTORM_LC_26$I3
.sym 50633 $nextpnr_ICESTORM_LC_27$I3
.sym 50636 soc.cpu.next_pc[23]
.sym 50639 $nextpnr_ICESTORM_LC_27$COUT
.sym 50642 $PACKER_VCC_NET
.sym 50643 $nextpnr_ICESTORM_LC_27$I3
.sym 50645 $nextpnr_ICESTORM_LC_28$I3
.sym 50648 soc.cpu.next_pc[24]
.sym 50651 $nextpnr_ICESTORM_LC_28$COUT
.sym 50654 $PACKER_VCC_NET
.sym 50655 $nextpnr_ICESTORM_LC_28$I3
.sym 50657 $nextpnr_ICESTORM_LC_29$I3
.sym 50659 soc.cpu.next_pc[25]
.sym 50663 $nextpnr_ICESTORM_LC_29$COUT
.sym 50666 $PACKER_VCC_NET
.sym 50667 $nextpnr_ICESTORM_LC_29$I3
.sym 50671 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 50672 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 50673 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 50675 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 50676 iomem_addr[27]
.sym 50677 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 50678 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 50684 soc.spimemio.valid_SB_LUT4_O_I1[3]
.sym 50685 soc.cpu.next_pc[22]
.sym 50688 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 50689 soc.mem_valid
.sym 50690 iomem_addr[11]
.sym 50695 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 50697 soc.cpu.next_pc[13]
.sym 50698 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 50699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 50700 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 50701 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 50704 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50705 soc.cpu.cpuregs_raddr2[4]
.sym 50706 soc.cpu.instr_rdcycleh
.sym 50707 $nextpnr_ICESTORM_LC_29$COUT
.sym 50729 $PACKER_VCC_NET
.sym 50731 soc.cpu.next_pc[28]
.sym 50738 soc.cpu.next_pc[27]
.sym 50740 soc.cpu.next_pc[26]
.sym 50742 soc.cpu.next_pc[29]
.sym 50744 $nextpnr_ICESTORM_LC_30$I3
.sym 50746 soc.cpu.next_pc[26]
.sym 50750 $nextpnr_ICESTORM_LC_30$COUT
.sym 50753 $PACKER_VCC_NET
.sym 50754 $nextpnr_ICESTORM_LC_30$I3
.sym 50756 $nextpnr_ICESTORM_LC_31$I3
.sym 50758 soc.cpu.next_pc[27]
.sym 50762 $nextpnr_ICESTORM_LC_31$COUT
.sym 50765 $PACKER_VCC_NET
.sym 50766 $nextpnr_ICESTORM_LC_31$I3
.sym 50768 $nextpnr_ICESTORM_LC_32$I3
.sym 50770 soc.cpu.next_pc[28]
.sym 50774 $nextpnr_ICESTORM_LC_32$COUT
.sym 50777 $PACKER_VCC_NET
.sym 50778 $nextpnr_ICESTORM_LC_32$I3
.sym 50780 $nextpnr_ICESTORM_LC_33$I3
.sym 50782 soc.cpu.next_pc[29]
.sym 50786 $nextpnr_ICESTORM_LC_33$COUT
.sym 50789 $PACKER_VCC_NET
.sym 50790 $nextpnr_ICESTORM_LC_33$I3
.sym 50794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 50795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 50796 soc.cpu.reg_out[13]
.sym 50797 soc.cpu.next_pc[15]
.sym 50798 soc.cpu.reg_out[6]
.sym 50799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[2]
.sym 50800 soc.cpu.reg_out[15]
.sym 50801 soc.cpu.next_pc[13]
.sym 50808 soc.cpu.decoded_imm[1]
.sym 50811 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 50812 iomem_addr[26]
.sym 50813 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 50814 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 50817 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 50818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 50819 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 50820 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 50821 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 50822 soc.cpu.reg_pc[11]
.sym 50823 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 50824 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 50825 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 50826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 50827 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 50828 soc.cpu.reg_pc[13]
.sym 50829 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 50830 $nextpnr_ICESTORM_LC_33$COUT
.sym 50837 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50840 soc.cpu.reg_out[3]
.sym 50841 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 50842 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 50843 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50845 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 50846 soc.cpu.next_pc[30]
.sym 50848 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 50849 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 50850 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 50853 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 50854 soc.cpu.next_pc[29]
.sym 50856 soc.cpu.next_pc[31]
.sym 50857 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 50860 soc.cpu.reg_out[9]
.sym 50862 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 50864 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50867 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 50870 soc.cpu.next_pc[30]
.sym 50874 soc.cpu.next_pc[31]
.sym 50875 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 50876 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 50877 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 50880 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 50882 soc.cpu.reg_out[9]
.sym 50883 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50887 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 50888 soc.cpu.reg_out[3]
.sym 50889 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 50904 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 50905 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 50906 soc.cpu.next_pc[30]
.sym 50907 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 50910 soc.cpu.next_pc[29]
.sym 50911 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 50912 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 50913 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 50914 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50915 clk$SB_IO_IN_$glb_clk
.sym 50917 soc.cpu.reg_pc[11]
.sym 50919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 50920 soc.cpu.reg_pc[13]
.sym 50921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 50924 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 50928 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 50929 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 50930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 50931 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 50932 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 50933 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50934 soc.cpu.next_pc[30]
.sym 50936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 50938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 50941 soc.cpu.cpuregs_raddr2[0]
.sym 50942 soc.cpu.cpu_state[4]
.sym 50943 soc.cpu.next_pc[21]
.sym 50944 soc.cpu.instr_rdinstrh
.sym 50945 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 50946 soc.cpu.next_pc[18]
.sym 50947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[2]
.sym 50948 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 50949 soc.cpu.cpu_state[3]
.sym 50951 soc.cpu.next_pc[27]
.sym 50952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[21]
.sym 50958 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[2]
.sym 50961 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[2]
.sym 50964 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[1]
.sym 50965 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 50967 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[1]
.sym 50968 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[1]
.sym 50969 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 50970 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[2]
.sym 50971 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 50973 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[2]
.sym 50974 soc.cpu.decoder_trigger
.sym 50977 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 50980 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 50982 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[1]
.sym 50983 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 50991 soc.cpu.decoder_trigger
.sym 50992 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 50993 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 50997 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[2]
.sym 50999 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[1]
.sym 51000 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51003 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[1]
.sym 51004 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 51005 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[2]
.sym 51010 soc.cpu.decoder_trigger
.sym 51011 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51012 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 51015 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 51017 soc.cpu.decoder_trigger
.sym 51018 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51021 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[1]
.sym 51022 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51024 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[2]
.sym 51027 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[1]
.sym 51029 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51030 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[2]
.sym 51033 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51034 soc.cpu.decoder_trigger
.sym 51036 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 51037 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 51038 clk$SB_IO_IN_$glb_clk
.sym 51039 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51040 soc.cpu.reg_out[21]
.sym 51042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 51043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1[2]
.sym 51044 soc.cpu.reg_out[18]
.sym 51045 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 51046 soc.cpu.reg_out[19]
.sym 51047 soc.cpu.next_pc[21]
.sym 51057 soc.cpu.reg_out[3]
.sym 51058 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 51059 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51063 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 51064 soc.cpu.next_pc[26]
.sym 51065 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 51066 soc.cpu.reg_pc[13]
.sym 51067 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 51068 soc.cpu.instr_retirq
.sym 51069 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 51070 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51071 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 51072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 51073 soc.cpu.next_pc[23]
.sym 51074 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 51075 soc.cpu.decoded_imm_j[8]
.sym 51087 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51088 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51089 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 51091 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51092 soc.cpu.reg_out[22]
.sym 51095 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 51096 soc.cpu.reg_out[20]
.sym 51097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 51098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 51100 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1[2]
.sym 51101 soc.cpu.reg_out[18]
.sym 51103 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51104 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 51106 soc.cpu.cpu_state[2]
.sym 51107 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 51108 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 51109 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51110 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 51112 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 51115 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 51116 soc.cpu.reg_out[18]
.sym 51117 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51120 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51121 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51122 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51123 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 51126 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51127 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 51128 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51129 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51133 soc.cpu.cpu_state[2]
.sym 51134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1[2]
.sym 51135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 51139 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51140 soc.cpu.reg_out[20]
.sym 51141 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 51145 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 51146 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51147 soc.cpu.reg_out[22]
.sym 51150 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51151 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 51152 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 51153 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 51158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 51159 soc.cpu.cpu_state[2]
.sym 51161 clk$SB_IO_IN_$glb_clk
.sym 51162 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 51164 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 51165 soc.cpu.next_pc[28]
.sym 51166 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 51167 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[2]
.sym 51168 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 51169 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[2]
.sym 51170 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 51173 soc.cpu.decoded_imm[9]
.sym 51174 soc.cpu.instr_retirq
.sym 51175 soc.cpu.next_pc[18]
.sym 51176 soc.cpu.reg_out[19]
.sym 51178 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[3]
.sym 51179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[2]
.sym 51182 soc.cpu.reg_out[0]
.sym 51183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 51187 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 51188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[1]
.sym 51189 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51190 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51191 soc.cpu.decoded_imm[7]
.sym 51192 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 51193 soc.cpu.instr_rdcycleh
.sym 51194 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 51195 soc.cpu.compressed_instr
.sym 51196 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 51197 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51198 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 51209 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 51210 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 51211 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51212 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51213 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51215 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51216 soc.cpu.reg_out[16]
.sym 51217 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 51218 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 51221 soc.cpu.reg_out[27]
.sym 51222 soc.cpu.decoded_imm_j[7]
.sym 51224 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 51225 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 51227 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 51228 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 51229 soc.cpu.reg_out[30]
.sym 51230 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51231 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 51233 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 51234 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 51235 soc.cpu.decoded_imm_j[8]
.sym 51237 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 51238 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51239 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51240 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 51243 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51245 soc.cpu.reg_out[16]
.sym 51246 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 51249 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51250 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 51252 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 51255 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 51256 soc.cpu.decoded_imm_j[8]
.sym 51257 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51258 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51261 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51262 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51263 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 51264 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 51267 soc.cpu.reg_out[27]
.sym 51269 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51270 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 51273 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51274 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51275 soc.cpu.decoded_imm_j[7]
.sym 51276 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 51279 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51280 soc.cpu.reg_out[30]
.sym 51282 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 51283 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51284 clk$SB_IO_IN_$glb_clk
.sym 51285 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 51286 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[2]
.sym 51287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 51288 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 51289 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 51290 soc.cpu.next_pc[23]
.sym 51291 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 51292 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 51293 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[1]
.sym 51298 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51300 soc.cpu.decoded_imm[2]
.sym 51301 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 51305 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 51306 soc.cpu.decoded_imm[22]
.sym 51307 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51310 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 51311 soc.cpu.decoded_imm[14]
.sym 51312 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 51313 soc.cpu.decoded_imm[8]
.sym 51314 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 51315 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 51316 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51317 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 51319 soc.cpu.decoded_imm[1]
.sym 51320 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 51321 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51327 soc.cpu.decoded_imm_j[1]
.sym 51330 soc.cpu.decoded_imm_j[4]
.sym 51332 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 51334 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51335 soc.cpu.decoded_imm_j[2]
.sym 51337 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51342 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 51343 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 51344 soc.cpu.decoded_imm_j[5]
.sym 51345 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 51348 soc.cpu.decoded_imm_j[8]
.sym 51349 soc.cpu.decoded_imm_j[6]
.sym 51352 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51354 soc.cpu.decoded_imm_j[7]
.sym 51355 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51358 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51359 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 51361 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51362 soc.cpu.decoded_imm_j[1]
.sym 51365 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 51367 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51368 soc.cpu.decoded_imm_j[2]
.sym 51369 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 51371 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 51373 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51374 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 51375 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 51377 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 51379 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 51380 soc.cpu.decoded_imm_j[4]
.sym 51381 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 51383 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 51385 soc.cpu.decoded_imm_j[5]
.sym 51386 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51387 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 51389 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 51391 soc.cpu.decoded_imm_j[6]
.sym 51392 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 51393 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 51395 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 51397 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51398 soc.cpu.decoded_imm_j[7]
.sym 51399 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 51401 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51403 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 51404 soc.cpu.decoded_imm_j[8]
.sym 51405 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 51409 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]
.sym 51410 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[1]
.sym 51411 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[1]
.sym 51412 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 51413 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[1]
.sym 51414 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[1]
.sym 51415 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 51416 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[1]
.sym 51421 soc.cpu.decoded_imm_j[2]
.sym 51422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 51425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 51428 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 51429 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 51430 soc.cpu.instr_retirq
.sym 51432 soc.cpu.decoded_imm[24]
.sym 51433 soc.cpu.cpu_state[3]
.sym 51434 soc.cpu.cpu_state[4]
.sym 51435 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 51436 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 51438 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 51439 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 51440 soc.cpu.decoded_imm_j[7]
.sym 51441 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 51442 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 51443 soc.cpu.instr_rdinstrh
.sym 51444 soc.cpu.cpuregs_raddr2[0]
.sym 51445 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51452 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 51456 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 51460 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51462 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 51464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 51467 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51468 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 51469 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 51470 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 51471 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 51472 soc.cpu.decoded_imm_j[9]
.sym 51473 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 51477 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 51478 soc.cpu.decoded_imm_j[10]
.sym 51479 soc.cpu.decoded_imm_j[11]
.sym 51481 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51482 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 51484 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51485 soc.cpu.decoded_imm_j[9]
.sym 51486 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51488 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 51490 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 51491 soc.cpu.decoded_imm_j[10]
.sym 51492 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 51494 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51496 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 51497 soc.cpu.decoded_imm_j[11]
.sym 51498 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 51500 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 51502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51503 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 51504 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51506 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 51508 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51509 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 51510 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 51512 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 51514 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 51515 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 51516 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 51518 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 51520 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 51521 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 51522 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 51524 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51526 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 51527 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 51528 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 51532 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 51533 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 51534 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 51535 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[1]
.sym 51536 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1]
.sym 51537 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[1]
.sym 51538 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 51539 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 51545 soc.cpu.reg_out[17]
.sym 51546 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 51547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 51548 soc.cpu.irq_state[1]
.sym 51556 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 51557 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 51558 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 51559 soc.cpu.decoded_imm_j[8]
.sym 51560 soc.cpu.instr_retirq
.sym 51563 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51564 soc.cpu.reg_out[26]
.sym 51565 soc.cpu.decoded_imm_j[11]
.sym 51566 soc.cpu.decoded_imm_j[20]
.sym 51568 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51573 soc.cpu.decoded_imm_j[20]
.sym 51579 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 51580 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 51581 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 51582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 51584 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51585 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 51586 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 51592 soc.cpu.decoded_imm_j[20]
.sym 51595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 51596 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 51597 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 51602 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51605 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 51607 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 51608 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51609 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51611 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 51613 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 51614 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 51615 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 51617 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 51619 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 51620 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51621 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 51623 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 51625 soc.cpu.decoded_imm_j[20]
.sym 51626 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 51627 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 51629 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 51631 soc.cpu.decoded_imm_j[20]
.sym 51632 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 51633 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 51635 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 51637 soc.cpu.decoded_imm_j[20]
.sym 51638 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 51639 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 51641 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 51643 soc.cpu.decoded_imm_j[20]
.sym 51644 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 51645 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 51647 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51649 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 51650 soc.cpu.decoded_imm_j[20]
.sym 51651 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 51655 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 51656 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 51657 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 51658 soc.cpu.cpuregs_raddr2[4]
.sym 51659 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 51660 soc.cpu.cpuregs_raddr2[0]
.sym 51661 soc.cpu.decoded_imm_j[6]
.sym 51662 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[2]
.sym 51667 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 51669 soc.cpu.cpuregs_waddr[2]
.sym 51670 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51672 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 51673 soc.cpu.cpuregs_waddr[0]
.sym 51674 soc.cpu.decoded_imm[14]
.sym 51675 soc.cpu.reg_out[19]
.sym 51676 soc.cpu.decoded_imm[24]
.sym 51677 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 51678 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 51679 soc.cpu.compressed_instr
.sym 51680 soc.cpu.instr_maskirq
.sym 51681 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51683 soc.cpu.instr_timer
.sym 51684 soc.cpu.instr_rdcycleh
.sym 51685 soc.cpu.decoded_imm[19]
.sym 51686 soc.cpu.cpuregs_waddr[4]
.sym 51687 soc.cpu.instr_rdinstrh
.sym 51688 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51689 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51690 soc.cpu.instr_timer
.sym 51691 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51699 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51700 soc.cpu.decoded_imm_j[20]
.sym 51703 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51707 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 51708 soc.cpu.decoded_imm_j[20]
.sym 51709 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 51710 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 51713 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 51714 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 51718 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 51719 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 51723 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51726 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 51727 soc.cpu.decoded_imm_j[9]
.sym 51728 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 51730 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 51731 soc.cpu.decoded_imm_j[20]
.sym 51732 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51734 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 51736 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 51737 soc.cpu.decoded_imm_j[20]
.sym 51738 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 51740 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 51742 soc.cpu.decoded_imm_j[20]
.sym 51743 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 51744 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 51746 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 51748 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 51749 soc.cpu.decoded_imm_j[20]
.sym 51750 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 51752 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 51754 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 51755 soc.cpu.decoded_imm_j[20]
.sym 51756 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 51758 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 51760 soc.cpu.decoded_imm_j[20]
.sym 51761 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 51762 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 51766 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 51767 soc.cpu.decoded_imm_j[20]
.sym 51768 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 51771 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51772 soc.cpu.decoded_imm_j[9]
.sym 51773 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51774 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 51775 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51776 clk$SB_IO_IN_$glb_clk
.sym 51777 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 51778 soc.cpu.decoded_imm_j[5]
.sym 51779 soc.cpu.decoded_imm_j[8]
.sym 51781 soc.cpu.decoded_imm_j[10]
.sym 51782 soc.cpu.decoded_imm_j[11]
.sym 51783 soc.cpu.cpuregs_raddr2[3]
.sym 51784 soc.cpu.compressed_instr
.sym 51785 soc.cpu.decoded_imm_j[9]
.sym 51790 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 51793 soc.cpu.cpuregs_waddr[3]
.sym 51794 soc.cpu.cpuregs_raddr2[1]
.sym 51796 soc.cpu.decoded_imm_j[20]
.sym 51797 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 51798 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 51800 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 51801 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 51802 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 51804 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 51805 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 51807 soc.cpu.decoded_imm[14]
.sym 51808 soc.cpu.mem_rdata_q[17]
.sym 51809 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 51811 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 51813 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 51819 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 51821 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[26]
.sym 51822 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 51823 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51824 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 51828 soc.cpu.reg_out[29]
.sym 51830 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[27]
.sym 51831 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51832 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[29]
.sym 51834 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51835 soc.cpu.decoder_trigger
.sym 51837 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 51839 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 51840 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 51841 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 51842 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 51845 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 51846 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 51847 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51848 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 51852 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 51854 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 51855 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 51858 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 51859 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 51861 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 51864 soc.cpu.decoder_trigger
.sym 51866 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 51867 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51870 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 51871 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[26]
.sym 51872 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51873 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51876 soc.cpu.reg_out[29]
.sym 51877 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 51878 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 51882 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51883 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 51885 soc.cpu.decoder_trigger
.sym 51888 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[27]
.sym 51889 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51890 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 51891 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51894 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 51895 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51896 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 51897 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[29]
.sym 51898 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 51899 clk$SB_IO_IN_$glb_clk
.sym 51900 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51901 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 51902 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 51903 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 51904 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 51905 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51906 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 51907 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 51908 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 51913 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 51914 soc.cpu.reg_out[29]
.sym 51916 soc.cpu.decoded_imm_j[10]
.sym 51917 soc.cpu.decoded_imm[29]
.sym 51918 soc.cpu.decoded_imm_j[9]
.sym 51919 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 51920 soc.cpu.decoded_imm_j[5]
.sym 51921 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 51922 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51923 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 51924 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51925 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 51926 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 51927 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 51928 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 51929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 51930 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 51932 soc.cpu.decoded_imm_j[7]
.sym 51934 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 51935 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 51944 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 51945 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51951 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 51952 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 51953 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51954 soc.cpu.mem_rdata_q[19]
.sym 51957 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 51959 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 51960 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51961 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 51962 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51963 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51964 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 51965 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 51967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 51968 soc.cpu.mem_rdata_q[17]
.sym 51969 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51971 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 51973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51975 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 51976 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51977 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 51978 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 51982 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 51983 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 51984 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51988 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 51989 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 51990 soc.cpu.mem_rdata_q[17]
.sym 51993 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51994 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 51995 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51999 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 52000 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 52001 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 52002 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 52005 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 52006 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 52007 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 52008 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 52011 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52013 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 52017 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 52018 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 52019 soc.cpu.mem_rdata_q[19]
.sym 52020 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 52021 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52022 clk$SB_IO_IN_$glb_clk
.sym 52023 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 52024 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 52025 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 52026 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 52027 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 52028 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 52029 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 52030 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 52031 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 52037 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 52038 soc.cpu.mem_do_rinst
.sym 52039 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52041 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 52043 LAP$SB_IO_IN
.sym 52044 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 52045 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 52046 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 52047 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 52048 soc.cpu.is_alu_reg_imm
.sym 52050 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52051 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 52052 soc.cpu.instr_retirq
.sym 52053 $PACKER_GND_NET
.sym 52054 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 52055 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52056 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 52057 soc.cpu.decoded_imm_j[20]
.sym 52058 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52059 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 52065 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 52067 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 52068 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 52069 soc.cpu.cpuregs_raddr1[2]
.sym 52071 soc.cpu.cpuregs_raddr1[0]
.sym 52072 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52073 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 52076 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52079 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 52080 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 52081 soc.cpu.cpuregs_raddr1[1]
.sym 52082 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 52088 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52089 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 52091 soc.cpu.instr_retirq_SB_DFFE_Q_D[1]
.sym 52093 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 52096 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52099 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 52101 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 52104 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 52106 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52107 soc.cpu.cpuregs_raddr1[0]
.sym 52111 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 52113 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 52116 soc.cpu.instr_retirq_SB_DFFE_Q_D[1]
.sym 52118 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 52123 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 52124 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 52128 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 52129 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52130 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 52131 soc.cpu.cpuregs_raddr1[1]
.sym 52135 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52136 soc.cpu.cpuregs_raddr1[2]
.sym 52137 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 52141 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 52142 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52143 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 52144 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52145 clk$SB_IO_IN_$glb_clk
.sym 52147 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 52148 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 52149 soc.cpu.instr_retirq_SB_DFFE_Q_D[1]
.sym 52150 soc.cpu.decoded_imm_j[7]
.sym 52151 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 52152 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 52153 soc.cpu.is_alu_reg_imm
.sym 52154 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52155 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 52159 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 52160 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 52161 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 52162 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 52163 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 52164 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 52165 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 52168 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 52169 soc.cpu.mem_rdata_q[19]
.sym 52170 soc.cpu.reg_out[19]
.sym 52171 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 52172 soc.cpu.instr_maskirq
.sym 52173 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 52174 soc.cpu.instr_timer
.sym 52176 soc.cpu.instr_rdcycleh
.sym 52177 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 52178 soc.cpu.instr_rdinstrh
.sym 52179 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 52180 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 52181 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 52182 soc.cpu.cpuregs_waddr[4]
.sym 52188 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 52190 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 52191 soc.cpu.cpuregs_raddr1[4]
.sym 52192 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 52195 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52196 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 52199 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52202 soc.cpu.cpuregs_raddr1[0]
.sym 52205 soc.cpu.cpuregs_waddr[0]
.sym 52207 soc.cpu.cpuregs_raddr1[3]
.sym 52208 soc.cpu.cpuregs_raddr1[2]
.sym 52209 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 52211 soc.cpu.cpuregs_waddr[2]
.sym 52215 soc.cpu.cpuregs_raddr1[3]
.sym 52219 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52221 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52222 soc.cpu.cpuregs_raddr1[3]
.sym 52223 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 52227 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 52228 soc.cpu.cpuregs_raddr1[2]
.sym 52229 soc.cpu.cpuregs_waddr[2]
.sym 52230 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52233 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 52234 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52236 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 52242 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 52248 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 52251 soc.cpu.cpuregs_raddr1[4]
.sym 52252 soc.cpu.cpuregs_raddr1[2]
.sym 52254 soc.cpu.cpuregs_raddr1[3]
.sym 52257 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 52263 soc.cpu.cpuregs_raddr1[0]
.sym 52264 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52265 soc.cpu.cpuregs_waddr[0]
.sym 52266 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 52267 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52268 clk$SB_IO_IN_$glb_clk
.sym 52270 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52271 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 52272 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 52273 soc.cpu.instr_jalr
.sym 52274 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52275 soc.cpu.is_alu_reg_reg
.sym 52276 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52277 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 52282 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 52283 soc.cpu.is_alu_reg_imm
.sym 52285 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 52287 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52288 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52290 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 52291 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52292 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52293 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 52294 soc.cpu.instr_rdcycle
.sym 52295 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 52296 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 52297 soc.cpu.is_alu_reg_reg
.sym 52298 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 52299 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 52300 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 52302 soc.cpu.instr_rdcycleh
.sym 52303 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 52304 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52305 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 52312 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 52313 soc.cpu.instr_retirq_SB_DFFE_Q_D[1]
.sym 52314 soc.cpu.cpuregs_raddr1[4]
.sym 52320 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 52322 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52323 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 52324 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 52325 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 52326 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52328 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 52329 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 52330 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 52335 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 52336 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 52337 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 52340 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 52342 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 52344 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 52345 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 52346 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 52347 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 52350 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 52353 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 52356 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 52362 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 52363 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 52368 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 52369 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 52371 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 52375 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 52377 soc.cpu.instr_retirq_SB_DFFE_Q_D[1]
.sym 52380 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52381 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 52382 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 52383 soc.cpu.cpuregs_raddr1[4]
.sym 52386 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 52387 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 52388 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 52389 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 52390 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52391 clk$SB_IO_IN_$glb_clk
.sym 52393 soc.cpu.instr_maskirq
.sym 52394 soc.cpu.instr_timer
.sym 52395 soc.cpu.instr_rdcycleh
.sym 52396 soc.cpu.instr_rdinstrh
.sym 52397 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 52398 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52399 soc.cpu.instr_rdcycle
.sym 52400 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 52405 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 52406 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 52408 soc.cpu.instr_jalr
.sym 52410 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 52411 soc.cpu.instr_retirq
.sym 52412 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 52414 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52417 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52418 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 52419 soc.cpu.instr_jalr
.sym 52420 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52421 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 52423 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 52424 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 52428 soc.cpu.instr_timer
.sym 52436 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 52437 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 52440 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 52444 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 52446 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 52448 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52450 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 52452 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52454 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 52456 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 52458 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 52460 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 52461 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52462 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 52464 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 52468 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 52470 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 52473 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52474 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 52475 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 52476 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 52479 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 52481 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 52482 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 52492 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 52493 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 52494 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 52497 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 52498 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 52499 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 52500 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 52504 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 52505 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52513 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52514 clk$SB_IO_IN_$glb_clk
.sym 52522 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52529 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 52533 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 52535 soc.cpu.instr_maskirq
.sym 52536 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52537 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 52538 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 52539 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 52546 $PACKER_GND_NET
.sym 52547 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 52655 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 52683 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52694 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52713 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 52737 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 52793 soc.simpleuart.send_divcnt[1]
.sym 52800 soc.simpleuart.send_divcnt[3]
.sym 52803 soc.simpleuart.send_divcnt[6]
.sym 52809 soc.simpleuart.send_divcnt[4]
.sym 52823 soc.simpleuart.send_divcnt[6]
.sym 52832 soc.simpleuart.send_divcnt[3]
.sym 52839 soc.simpleuart.send_divcnt[4]
.sym 52851 soc.simpleuart.send_divcnt[1]
.sym 52877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 52880 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 52883 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 52885 COLHI$SB_IO_OUT
.sym 52887 DBG[3]$SB_IO_OUT
.sym 52913 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 52917 soc.simpleuart_reg_div_do[2]
.sym 52918 soc.simpleuart_reg_div_do[1]
.sym 52924 soc.simpleuart_reg_div_do[12]
.sym 52933 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 52946 soc.simpleuart.send_divcnt[2]
.sym 52949 soc.simpleuart.send_divcnt[5]
.sym 52951 soc.simpleuart.send_divcnt[7]
.sym 52960 soc.simpleuart.send_divcnt[8]
.sym 52962 soc.simpleuart.send_divcnt[10]
.sym 52964 soc.simpleuart.send_divcnt[12]
.sym 52969 soc.simpleuart.send_divcnt[9]
.sym 52971 soc.simpleuart.send_divcnt[11]
.sym 52980 soc.simpleuart.send_divcnt[7]
.sym 52986 soc.simpleuart.send_divcnt[9]
.sym 52989 soc.simpleuart.send_divcnt[12]
.sym 52996 soc.simpleuart.send_divcnt[11]
.sym 53003 soc.simpleuart.send_divcnt[10]
.sym 53010 soc.simpleuart.send_divcnt[8]
.sym 53016 soc.simpleuart.send_divcnt[5]
.sym 53020 soc.simpleuart.send_divcnt[2]
.sym 53037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 53039 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 53040 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_I0_O[2]
.sym 53041 iomem_wdata[5]
.sym 53042 soc.simpleuart_reg_div_do[6]
.sym 53044 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 53048 iomem_wdata[31]
.sym 53049 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 53050 soc.simpleuart_reg_div_do[14]
.sym 53051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 53053 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 53054 soc.simpleuart_reg_div_do[23]
.sym 53055 soc.simpleuart_reg_div_do[18]
.sym 53057 soc.simpleuart_reg_div_do[17]
.sym 53058 soc.simpleuart_reg_div_do[20]
.sym 53059 soc.simpleuart_reg_div_do[16]
.sym 53061 soc.simpleuart_reg_div_do[11]
.sym 53070 soc.simpleuart_reg_div_do[0]
.sym 53075 soc.simpleuart_reg_div_do[2]
.sym 53076 soc.simpleuart_reg_div_do[1]
.sym 53078 soc.simpleuart_reg_div_do[3]
.sym 53079 soc.simpleuart_reg_div_do[7]
.sym 53080 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 53081 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 53083 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 53085 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 53087 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 53088 soc.simpleuart_reg_div_do[6]
.sym 53089 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 53090 soc.simpleuart_reg_div_do[5]
.sym 53091 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 53097 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 53098 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 53099 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 53101 soc.simpleuart_reg_div_do[0]
.sym 53102 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 53105 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 53107 soc.simpleuart_reg_div_do[1]
.sym 53108 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 53111 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 53113 soc.simpleuart_reg_div_do[2]
.sym 53114 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 53117 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 53119 soc.simpleuart_reg_div_do[3]
.sym 53120 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 53123 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 53125 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 53126 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 53129 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 53131 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 53132 soc.simpleuart_reg_div_do[5]
.sym 53135 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 53137 soc.simpleuart_reg_div_do[6]
.sym 53138 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 53141 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 53143 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 53144 soc.simpleuart_reg_div_do[7]
.sym 53162 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 53164 soc.simpleuart_reg_div_do[3]
.sym 53166 soc.simpleuart_reg_div_do[0]
.sym 53167 iomem_wdata[16]
.sym 53168 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 53169 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 53170 soc.simpleuart_reg_div_do[8]
.sym 53171 iomem_wdata[18]
.sym 53172 soc.simpleuart_reg_div_do[1]
.sym 53176 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 53177 soc.spimemio.state[5]
.sym 53179 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 53180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 53183 soc.simpleuart_reg_div_do[30]
.sym 53184 soc.simpleuart_reg_div_do[29]
.sym 53185 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 53190 soc.simpleuart_reg_div_do[9]
.sym 53192 soc.simpleuart_reg_div_do[10]
.sym 53193 soc.simpleuart_reg_div_do[13]
.sym 53196 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 53197 soc.simpleuart_reg_div_do[15]
.sym 53198 soc.simpleuart_reg_div_do[8]
.sym 53200 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 53201 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 53204 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 53205 soc.simpleuart_reg_div_do[12]
.sym 53209 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 53210 soc.simpleuart_reg_div_do[14]
.sym 53213 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 53215 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 53220 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 53221 soc.simpleuart_reg_div_do[11]
.sym 53222 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 53224 soc.simpleuart_reg_div_do[8]
.sym 53225 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 53228 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 53230 soc.simpleuart_reg_div_do[9]
.sym 53231 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 53234 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 53236 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 53237 soc.simpleuart_reg_div_do[10]
.sym 53240 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 53242 soc.simpleuart_reg_div_do[11]
.sym 53243 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 53246 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 53248 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 53249 soc.simpleuart_reg_div_do[12]
.sym 53252 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 53254 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 53255 soc.simpleuart_reg_div_do[13]
.sym 53258 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 53260 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 53261 soc.simpleuart_reg_div_do[14]
.sym 53264 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 53266 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 53267 soc.simpleuart_reg_div_do[15]
.sym 53284 iomem_wdata[21]
.sym 53287 iomem_wdata[17]
.sym 53288 iomem_wdata[12]
.sym 53289 soc.simpleuart_reg_div_do[13]
.sym 53291 soc.simpleuart.send_divcnt[22]
.sym 53292 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 53293 soc.simpleuart_reg_div_do[12]
.sym 53295 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 53297 soc.simpleuart_reg_div_do[22]
.sym 53298 soc.simpleuart_reg_div_do[21]
.sym 53299 iomem_addr[9]
.sym 53300 iomem_addr[4]
.sym 53303 soc.simpleuart_reg_div_do[24]
.sym 53305 iomem_addr[6]
.sym 53306 soc.simpleuart_reg_div_do[24]
.sym 53308 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 53313 soc.simpleuart_reg_div_do[22]
.sym 53316 soc.simpleuart_reg_div_do[21]
.sym 53321 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 53324 soc.simpleuart_reg_div_do[19]
.sym 53325 soc.simpleuart_reg_div_do[18]
.sym 53326 soc.simpleuart_reg_div_do[23]
.sym 53327 soc.simpleuart_reg_div_do[17]
.sym 53329 soc.simpleuart_reg_div_do[16]
.sym 53330 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 53332 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 53333 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 53336 soc.simpleuart_reg_div_do[20]
.sym 53339 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 53340 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 53342 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 53344 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 53345 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 53347 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 53348 soc.simpleuart_reg_div_do[16]
.sym 53351 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 53353 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 53354 soc.simpleuart_reg_div_do[17]
.sym 53357 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 53359 soc.simpleuart_reg_div_do[18]
.sym 53360 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 53363 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 53365 soc.simpleuart_reg_div_do[19]
.sym 53366 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 53369 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 53371 soc.simpleuart_reg_div_do[20]
.sym 53372 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 53375 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 53377 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 53378 soc.simpleuart_reg_div_do[21]
.sym 53381 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 53383 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 53384 soc.simpleuart_reg_div_do[22]
.sym 53387 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 53389 soc.simpleuart_reg_div_do[23]
.sym 53390 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 53395 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[31]
.sym 53396 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 53397 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 53398 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 53399 soc.spimemio.din_tag[1]
.sym 53400 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 53401 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 53402 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 53406 soc.cpu.instr_maskirq
.sym 53409 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 53410 iomem_wdata[2]
.sym 53412 soc.simpleuart_reg_div_do[19]
.sym 53414 soc.simpleuart_reg_div_do[9]
.sym 53415 iomem_wdata[26]
.sym 53416 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 53417 soc.cpu.trap_SB_LUT4_I2_O
.sym 53418 soc.simpleuart_reg_div_do[15]
.sym 53421 UART_RX_SB_LUT4_I1_I0[3]
.sym 53425 soc.cpu.trap_SB_LUT4_I2_O
.sym 53431 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 53436 soc.simpleuart_reg_div_do[27]
.sym 53438 soc.simpleuart_reg_div_do[28]
.sym 53440 soc.simpleuart_reg_div_do[29]
.sym 53441 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 53443 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 53446 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[31]
.sym 53447 soc.simpleuart_reg_div_do[31]
.sym 53448 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 53450 soc.simpleuart_reg_div_do[30]
.sym 53451 soc.simpleuart_reg_div_do[26]
.sym 53453 soc.simpleuart_reg_div_do[25]
.sym 53455 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 53456 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 53462 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 53463 soc.simpleuart_reg_div_do[24]
.sym 53465 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 53468 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 53470 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 53471 soc.simpleuart_reg_div_do[24]
.sym 53474 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 53476 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 53477 soc.simpleuart_reg_div_do[25]
.sym 53480 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 53482 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 53483 soc.simpleuart_reg_div_do[26]
.sym 53486 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 53488 soc.simpleuart_reg_div_do[27]
.sym 53489 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 53492 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 53494 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 53495 soc.simpleuart_reg_div_do[28]
.sym 53498 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 53500 soc.simpleuart_reg_div_do[29]
.sym 53501 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 53504 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 53506 soc.simpleuart_reg_div_do[30]
.sym 53507 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 53510 $nextpnr_ICESTORM_LC_55$I3
.sym 53512 soc.simpleuart_reg_div_do[31]
.sym 53513 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[31]
.sym 53519 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 53525 soc.spimemio.rd_wait
.sym 53528 soc.cpu.instr_timer
.sym 53530 soc.simpleuart.send_divcnt[25]
.sym 53532 soc.simpleuart_reg_div_do[28]
.sym 53533 iomem_wdata[19]
.sym 53534 iomem_wdata[0]
.sym 53536 iomem_wdata[10]
.sym 53537 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[31]
.sym 53538 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 53543 soc.simpleuart_reg_div_do[16]
.sym 53546 soc.simpleuart.send_divcnt[28]
.sym 53547 soc.simpleuart_reg_div_do[18]
.sym 53548 soc.simpleuart.send_divcnt[29]
.sym 53549 soc.simpleuart_reg_div_do[20]
.sym 53550 soc.simpleuart_reg_div_do[23]
.sym 53551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 53553 soc.simpleuart_reg_div_do[17]
.sym 53554 $nextpnr_ICESTORM_LC_55$I3
.sym 53575 soc.simpleuart.recv_divcnt[28]
.sym 53581 soc.simpleuart.recv_divcnt[27]
.sym 53585 soc.simpleuart.recv_divcnt[29]
.sym 53589 soc.simpleuart.recv_divcnt[31]
.sym 53595 $nextpnr_ICESTORM_LC_55$I3
.sym 53605 soc.simpleuart.recv_divcnt[31]
.sym 53619 soc.simpleuart.recv_divcnt[29]
.sym 53625 soc.simpleuart.recv_divcnt[27]
.sym 53637 soc.simpleuart.recv_divcnt[28]
.sym 53642 soc.spimemio.rd_inc
.sym 53645 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 53652 soc.cpu.instr_rdcycleh
.sym 53654 soc.simpleuart_reg_div_do[31]
.sym 53655 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 53656 iomem_wdata[31]
.sym 53658 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 53660 soc.simpleuart_reg_div_do[27]
.sym 53662 soc.simpleuart_reg_div_do[31]
.sym 53663 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 53665 soc.cpu.instr_maskirq
.sym 53666 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 53667 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 53668 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 53669 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 53670 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 53671 soc.simpleuart_reg_div_do[29]
.sym 53672 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 53673 iomem_wdata[20]
.sym 53674 iomem_addr[2]
.sym 53675 soc.simpleuart_reg_div_do[30]
.sym 53676 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 53682 UART_RX$SB_IO_IN
.sym 53684 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 53690 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 53692 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 53709 UART_RX_SB_LUT4_I1_I0[3]
.sym 53717 UART_RX$SB_IO_IN
.sym 53721 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 53723 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 53724 UART_RX_SB_LUT4_I1_I0[3]
.sym 53761 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 53762 clk$SB_IO_IN_$glb_clk
.sym 53763 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53764 soc.simpleuart_reg_div_do[16]
.sym 53766 soc.simpleuart_reg_div_do[18]
.sym 53767 soc.simpleuart_reg_div_do[20]
.sym 53768 soc.simpleuart_reg_div_do[21]
.sym 53769 soc.simpleuart_reg_div_do[17]
.sym 53770 soc.simpleuart_reg_div_do[22]
.sym 53771 soc.simpleuart_reg_div_do[19]
.sym 53774 soc.cpu.instr_rdinstrh
.sym 53776 soc.simpleuart.recv_pattern[7]
.sym 53777 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 53778 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 53779 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 53780 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 53785 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 53788 iomem_addr[8]
.sym 53789 soc.simpleuart_reg_div_do[21]
.sym 53790 soc.simpleuart_reg_div_do[24]
.sym 53791 iomem_wdata[22]
.sym 53792 iomem_addr[6]
.sym 53793 soc.simpleuart_reg_div_do[22]
.sym 53794 iomem_wdata[17]
.sym 53795 UART_RX_SB_LUT4_I1_I0[3]
.sym 53796 iomem_addr[4]
.sym 53797 soc.simpleuart_reg_div_do[16]
.sym 53798 iomem_addr[9]
.sym 53799 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 53807 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53832 iomem_wdata[23]
.sym 53864 iomem_wdata[23]
.sym 53884 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53885 clk$SB_IO_IN_$glb_clk
.sym 53886 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53887 iomem_addr[6]
.sym 53888 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 53889 iomem_addr[4]
.sym 53890 iomem_addr[9]
.sym 53891 iomem_addr[2]
.sym 53892 iomem_addr[5]
.sym 53893 iomem_addr[8]
.sym 53894 iomem_addr[7]
.sym 53899 soc.cpu.trap_SB_LUT4_I2_O
.sym 53900 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53901 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 53904 soc.simpleuart_reg_div_do[19]
.sym 53906 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 53907 iomem_wdata[2]
.sym 53908 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53910 soc.simpleuart_reg_div_do[18]
.sym 53911 iomem_addr[11]
.sym 53912 soc.cpu.trap_SB_LUT4_I2_O
.sym 53913 UART_RX_SB_LUT4_I1_I0[3]
.sym 53916 soc.simpleuart_reg_div_do[23]
.sym 53917 soc.cpu.trap_SB_LUT4_I2_O
.sym 53919 soc.simpleuart_reg_div_do[22]
.sym 53921 UART_RX_SB_LUT4_I1_I0[3]
.sym 53944 iomem_addr[6]
.sym 53947 iomem_addr[9]
.sym 53948 iomem_addr[2]
.sym 53949 iomem_addr[5]
.sym 53950 iomem_addr[8]
.sym 53951 iomem_addr[7]
.sym 53954 iomem_addr[4]
.sym 53955 soc.cpu.reg_out[6]
.sym 53958 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 53959 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 53961 iomem_addr[2]
.sym 53970 iomem_addr[6]
.sym 53973 iomem_addr[8]
.sym 53979 iomem_addr[7]
.sym 53985 soc.cpu.reg_out[6]
.sym 53987 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 53988 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 53991 iomem_addr[4]
.sym 53998 iomem_addr[5]
.sym 54005 iomem_addr[9]
.sym 54019 iomem_addr[5]
.sym 54023 iomem_addr[8]
.sym 54024 soc.cpu.mem_la_firstword_xfer
.sym 54025 iomem_addr[9]
.sym 54026 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 54027 iomem_addr[7]
.sym 54028 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 54029 iomem_addr[6]
.sym 54030 soc.cpu.mem_la_firstword_xfer
.sym 54031 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 54032 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 54034 soc.cpu.instr_maskirq
.sym 54035 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 54036 iomem_addr[22]
.sym 54037 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 54040 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 54052 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 54053 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 54059 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 54060 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 54062 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 54064 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 54065 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 54066 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 54083 $nextpnr_ICESTORM_LC_34$O
.sym 54085 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 54089 soc.cpu.mem_valid_SB_LUT4_I2_I3[1]
.sym 54091 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 54095 soc.cpu.mem_valid_SB_LUT4_I2_I3[2]
.sym 54098 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 54101 soc.cpu.mem_valid_SB_LUT4_I2_I3[3]
.sym 54104 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 54107 soc.cpu.mem_valid_SB_LUT4_I2_I3[4]
.sym 54109 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 54113 soc.cpu.mem_valid_SB_LUT4_I2_I3[5]
.sym 54115 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 54119 soc.cpu.mem_valid_SB_LUT4_I2_I3[6]
.sym 54122 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 54125 soc.cpu.mem_valid_SB_LUT4_I2_I3[7]
.sym 54127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 54145 iomem_addr[3]
.sym 54147 $PACKER_VCC_NET
.sym 54148 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 54149 soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 54156 soc.simpleuart_reg_div_do[26]
.sym 54157 soc.cpu.instr_maskirq
.sym 54158 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 54159 soc.simpleuart_reg_div_do[30]
.sym 54160 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 54161 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 54163 soc.simpleuart_reg_div_do[29]
.sym 54164 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 54165 $PACKER_VCC_NET
.sym 54166 soc.cpu.instr_timer
.sym 54167 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 54169 soc.cpu.mem_valid_SB_LUT4_I2_I3[7]
.sym 54174 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 54178 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 54179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 54180 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 54182 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 54183 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 54186 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 54188 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 54206 soc.cpu.mem_valid_SB_LUT4_I2_I3[8]
.sym 54208 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 54212 soc.cpu.mem_valid_SB_LUT4_I2_I3[9]
.sym 54214 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 54218 soc.cpu.mem_valid_SB_LUT4_I2_I3[10]
.sym 54221 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 54224 soc.cpu.mem_valid_SB_LUT4_I2_I3[11]
.sym 54227 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 54230 soc.cpu.mem_valid_SB_LUT4_I2_I3[12]
.sym 54232 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 54236 soc.cpu.mem_valid_SB_LUT4_I2_I3[13]
.sym 54238 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 54242 soc.cpu.mem_valid_SB_LUT4_I2_I3[14]
.sym 54244 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 54248 soc.cpu.mem_valid_SB_LUT4_I2_I3[15]
.sym 54250 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 54266 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 54268 iomem_addr[14]
.sym 54269 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 54270 iomem_addr[15]
.sym 54271 soc.cpu.next_pc[15]
.sym 54272 iomem_addr[10]
.sym 54274 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 54276 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 54277 iomem_addr[11]
.sym 54278 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 54279 soc.simpleuart_reg_div_do[25]
.sym 54281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 54283 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 54285 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 54286 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 54289 soc.simpleuart_reg_div_do[16]
.sym 54290 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 54292 soc.cpu.mem_valid_SB_LUT4_I2_I3[15]
.sym 54297 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 54301 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 54302 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 54303 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 54304 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54305 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 54307 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 54322 $PACKER_VCC_NET
.sym 54324 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 54329 soc.cpu.mem_valid_SB_LUT4_I2_I3[16]
.sym 54331 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 54335 soc.cpu.mem_valid_SB_LUT4_I2_I3[17]
.sym 54337 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 54341 soc.cpu.mem_valid_SB_LUT4_I2_I3[18]
.sym 54343 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 54347 soc.cpu.mem_valid_SB_LUT4_I2_I3[19]
.sym 54350 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 54353 soc.cpu.mem_valid_SB_LUT4_I2_I3[20]
.sym 54356 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 54359 soc.cpu.mem_valid_SB_LUT4_I2_I3[21]
.sym 54361 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 54365 soc.cpu.mem_valid_SB_LUT4_I2_I3[22]
.sym 54368 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 54371 soc.cpu.mem_valid_SB_LUT4_I2_I3[23]
.sym 54373 $PACKER_VCC_NET
.sym 54374 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54385 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 54386 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 54391 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 54392 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 54393 iomem_addr[19]
.sym 54394 iomem_addr[20]
.sym 54395 iomem_addr[18]
.sym 54396 soc.cpu.next_pc[13]
.sym 54397 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 54399 iomem_rdata_SB_DFFESR_Q_E
.sym 54401 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 54402 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 54405 UART_RX_SB_LUT4_I1_I0[3]
.sym 54406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 54408 soc.cpu.trap_SB_LUT4_I2_O
.sym 54409 soc.simpleuart_reg_div_do[23]
.sym 54411 soc.cpu.reg_out[6]
.sym 54412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 54415 soc.cpu.mem_valid_SB_LUT4_I2_I3[23]
.sym 54421 soc.mem_valid
.sym 54422 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 54424 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 54428 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 54429 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 54434 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 54445 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 54448 iomem_addr[25]
.sym 54452 soc.cpu.mem_valid_SB_LUT4_I2_I3[24]
.sym 54455 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 54458 soc.cpu.mem_valid_SB_LUT4_I2_I3[25]
.sym 54461 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 54464 soc.cpu.mem_valid_SB_LUT4_I2_I3[26]
.sym 54467 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 54470 soc.cpu.mem_valid_SB_LUT4_I2_I3[27]
.sym 54473 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 54476 soc.cpu.mem_valid_SB_LUT4_I2_I3[28]
.sym 54479 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 54482 soc.cpu.mem_valid_SB_LUT4_I2_I3[29]
.sym 54484 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 54490 soc.mem_valid
.sym 54492 soc.cpu.mem_valid_SB_LUT4_I2_I3[29]
.sym 54495 iomem_addr[25]
.sym 54509 iomem_ready_SB_LUT4_I3_I1[6]
.sym 54512 soc.cpu.cpuregs_raddr2[4]
.sym 54514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 54515 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 54517 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 54518 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 54521 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 54523 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 54524 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 54525 soc.simpleuart_reg_div_do[28]
.sym 54526 soc.cpu.instr_maskirq
.sym 54528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 54530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 54531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 54532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 54533 soc.cpu.instr_timer
.sym 54536 soc.cpu.latched_is_lb
.sym 54537 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54544 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54552 iomem_addr[26]
.sym 54554 soc.cpu.next_pc[27]
.sym 54561 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54564 iomem_addr[27]
.sym 54566 iomem_addr[29]
.sym 54568 iomem_addr[31]
.sym 54569 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 54572 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 54573 iomem_addr[30]
.sym 54577 iomem_addr[27]
.sym 54583 iomem_addr[26]
.sym 54591 iomem_addr[30]
.sym 54600 iomem_addr[31]
.sym 54606 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 54607 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 54608 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54609 soc.cpu.next_pc[27]
.sym 54615 iomem_addr[29]
.sym 54618 iomem_addr[29]
.sym 54620 iomem_addr[30]
.sym 54621 iomem_addr[31]
.sym 54622 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54623 clk$SB_IO_IN_$glb_clk
.sym 54628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[2]
.sym 54631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 54637 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54639 iomem_addr[27]
.sym 54640 soc.cpu.next_pc[27]
.sym 54642 iomem_ready_SB_LUT4_I3_I1[6]
.sym 54643 $PACKER_VCC_NET
.sym 54649 soc.cpu.instr_maskirq
.sym 54650 soc.cpu.instr_timer
.sym 54651 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 54652 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 54653 soc.cpu.cpu_state[6]
.sym 54657 $PACKER_VCC_NET
.sym 54659 soc.mem_rdata[21]
.sym 54668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 54671 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 54674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 54676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 54678 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 54679 soc.cpu.cpu_state[6]
.sym 54680 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 54682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 54683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 54688 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 54690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 54691 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 54692 soc.cpu.reg_out[13]
.sym 54694 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 54695 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 54696 soc.cpu.reg_out[15]
.sym 54699 soc.cpu.cpu_state[6]
.sym 54700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 54701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 54702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 54705 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 54706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 54707 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 54708 soc.cpu.cpu_state[6]
.sym 54711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 54713 soc.cpu.cpu_state[6]
.sym 54714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 54717 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54718 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 54719 soc.cpu.reg_out[15]
.sym 54724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 54725 soc.cpu.cpu_state[6]
.sym 54726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 54729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 54730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 54731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 54732 soc.cpu.cpu_state[6]
.sym 54736 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 54737 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 54741 soc.cpu.reg_out[13]
.sym 54743 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54744 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 54746 clk$SB_IO_IN_$glb_clk
.sym 54747 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 54749 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[1]
.sym 54750 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 54752 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 54753 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 54754 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 54755 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 54765 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 54771 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54774 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[1]
.sym 54775 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 54776 soc.cpu.next_pc[28]
.sym 54777 soc.cpu.decoded_imm[7]
.sym 54780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 54782 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 54783 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 54791 soc.cpu.compressed_instr
.sym 54793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 54794 soc.cpu.latched_is_lh
.sym 54797 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 54805 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 54807 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 54808 soc.cpu.latched_is_lb
.sym 54813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 54817 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 54823 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 54835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 54836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 54837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 54843 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 54847 soc.cpu.latched_is_lh
.sym 54849 soc.cpu.latched_is_lb
.sym 54865 soc.cpu.compressed_instr
.sym 54867 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 54868 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 54869 clk$SB_IO_IN_$glb_clk
.sym 54870 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 54872 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 54874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[2]
.sym 54876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[2]
.sym 54877 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 54878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[2]
.sym 54882 soc.cpu.instr_maskirq
.sym 54883 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 54887 soc.cpu.compressed_instr
.sym 54894 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 54895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 54897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[3]
.sym 54898 soc.cpu.decoder_trigger
.sym 54899 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 54901 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 54902 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 54903 soc.cpu.decoder_trigger
.sym 54904 soc.cpu.trap_SB_LUT4_I2_O
.sym 54905 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 54913 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 54914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 54915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[3]
.sym 54917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 54918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[3]
.sym 54919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[2]
.sym 54920 soc.cpu.reg_out[21]
.sym 54924 soc.cpu.cpu_state[3]
.sym 54925 soc.cpu.cpu_state[4]
.sym 54927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[21]
.sym 54928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]
.sym 54929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 54931 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 54932 soc.cpu.cpu_state[2]
.sym 54933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[1]
.sym 54934 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[2]
.sym 54936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 54939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[2]
.sym 54940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[0]
.sym 54941 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 54942 soc.cpu.irq_pending[19]
.sym 54943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 54945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 54946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 54948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 54957 soc.cpu.cpu_state[2]
.sym 54958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[2]
.sym 54959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[3]
.sym 54960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[1]
.sym 54963 soc.cpu.cpu_state[3]
.sym 54964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[2]
.sym 54965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[0]
.sym 54966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]
.sym 54969 soc.cpu.cpu_state[4]
.sym 54970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[2]
.sym 54971 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 54972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[3]
.sym 54975 soc.cpu.cpu_state[3]
.sym 54976 soc.cpu.cpu_state[4]
.sym 54977 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 54978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[21]
.sym 54981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 54982 soc.cpu.irq_pending[19]
.sym 54984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 54987 soc.cpu.reg_out[21]
.sym 54989 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 54990 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 54992 clk$SB_IO_IN_$glb_clk
.sym 54993 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54996 soc.cpu.reg_out[16]
.sym 54997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 54999 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55004 soc.cpu.instr_timer
.sym 55007 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 55009 soc.mem_rdata[22]
.sym 55015 soc.cpu.decoded_imm[8]
.sym 55018 soc.cpu.instr_maskirq
.sym 55019 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 55020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 55022 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 55023 soc.cpu.irq_pending[28]
.sym 55024 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 55025 soc.cpu.instr_timer
.sym 55026 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 55027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 55028 soc.cpu.irq_pending[19]
.sym 55029 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 55035 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1]
.sym 55036 soc.cpu.cpu_state[3]
.sym 55037 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[3]
.sym 55041 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[2]
.sym 55043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[0]
.sym 55044 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 55045 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 55046 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[1]
.sym 55047 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[2]
.sym 55050 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[1]
.sym 55054 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55055 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 55057 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 55059 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 55062 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 55063 soc.cpu.decoder_trigger
.sym 55065 soc.cpu.reg_out[28]
.sym 55066 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 55068 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 55069 soc.cpu.cpu_state[3]
.sym 55070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[3]
.sym 55071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[0]
.sym 55074 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 55075 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[1]
.sym 55077 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 55080 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 55081 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55083 soc.cpu.reg_out[28]
.sym 55086 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[2]
.sym 55087 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[1]
.sym 55089 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 55092 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55093 soc.cpu.decoder_trigger
.sym 55094 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 55099 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1]
.sym 55100 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 55101 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[2]
.sym 55104 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 55106 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55107 soc.cpu.decoder_trigger
.sym 55111 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 55112 soc.cpu.decoder_trigger
.sym 55113 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55114 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 55115 clk$SB_IO_IN_$glb_clk
.sym 55116 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55117 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 55118 soc.cpu.reg_out[23]
.sym 55119 soc.cpu.reg_out[27]
.sym 55120 soc.cpu.reg_out[30]
.sym 55122 soc.cpu.reg_out[31]
.sym 55123 soc.cpu.reg_out[28]
.sym 55124 soc.cpu.reg_out[26]
.sym 55128 soc.cpu.instr_rdcycleh
.sym 55130 soc.cpu.cpu_state[3]
.sym 55133 $PACKER_VCC_NET
.sym 55135 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 55139 soc.cpu.decoded_imm[23]
.sym 55141 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55142 soc.cpu.instr_timer
.sym 55143 soc.mem_rdata[20]
.sym 55144 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 55145 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_DFFSR_Q_R
.sym 55146 soc.cpu.decoder_trigger
.sym 55147 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55148 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_DFFSR_Q_R
.sym 55150 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 55151 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 55152 soc.cpu.instr_maskirq
.sym 55158 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 55159 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55160 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 55161 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 55162 soc.cpu.decoder_trigger
.sym 55164 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 55165 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 55166 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 55167 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55168 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[1]
.sym 55170 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[1]
.sym 55171 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[1]
.sym 55172 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55173 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55174 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 55176 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 55177 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 55179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 55182 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[2]
.sym 55183 soc.cpu.reg_out[23]
.sym 55184 soc.cpu.cpu_state[2]
.sym 55185 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 55187 soc.cpu.cpu_state[4]
.sym 55191 soc.cpu.decoder_trigger
.sym 55192 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 55193 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55197 soc.cpu.cpu_state[2]
.sym 55198 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 55199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 55200 soc.cpu.cpu_state[4]
.sym 55204 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55205 soc.cpu.decoder_trigger
.sym 55206 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 55209 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[1]
.sym 55210 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 55212 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 55215 soc.cpu.reg_out[23]
.sym 55217 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 55218 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 55221 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[1]
.sym 55222 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 55223 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 55228 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 55229 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[1]
.sym 55230 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[2]
.sym 55233 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 55234 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 55235 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55236 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55237 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 55238 clk$SB_IO_IN_$glb_clk
.sym 55239 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55240 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 55242 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 55244 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 55245 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 55247 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 55250 soc.cpu.instr_rdinstrh
.sym 55253 soc.mem_rdata[26]
.sym 55256 soc.mem_rdata[23]
.sym 55257 soc.cpu.reg_out[26]
.sym 55258 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 55259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[3]
.sym 55260 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 55263 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 55264 soc.cpu.reg_out[27]
.sym 55265 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 55266 soc.cpu.reg_out[30]
.sym 55267 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 55268 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 55270 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[1]
.sym 55271 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 55273 soc.cpu.irq_pending[27]
.sym 55274 soc.cpu.irq_pending[31]
.sym 55275 soc.cpu.decoded_imm_j[7]
.sym 55281 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]
.sym 55282 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 55283 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55284 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 55285 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 55286 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 55288 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[15]
.sym 55289 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 55290 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[1]
.sym 55291 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 55292 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 55293 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 55295 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[14]
.sym 55296 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 55297 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55298 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 55301 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 55304 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 55307 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55310 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55311 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55314 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55315 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[15]
.sym 55316 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55317 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55320 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55321 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55322 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 55323 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 55326 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55327 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55328 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 55329 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 55332 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 55333 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[1]
.sym 55334 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 55338 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 55339 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[14]
.sym 55340 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55344 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 55345 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55346 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55347 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55350 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 55352 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]
.sym 55353 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 55356 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 55357 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55358 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 55359 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55360 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 55361 clk$SB_IO_IN_$glb_clk
.sym 55362 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55363 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 55364 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 55365 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 55366 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_DFFSR_Q_R
.sym 55367 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 55368 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 55369 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 55370 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 55376 soc.mem_rdata[17]
.sym 55378 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 55379 soc.cpu.reg_out[24]
.sym 55387 soc.cpu.decoded_imm_j[5]
.sym 55388 soc.cpu.decoded_imm_j[6]
.sym 55390 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 55391 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 55392 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 55393 soc.cpu.instr_jalr
.sym 55394 soc.cpu.decoder_trigger
.sym 55396 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55397 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55398 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55404 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 55406 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 55408 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[20]
.sym 55409 soc.cpu.cpuregs_raddr2[0]
.sym 55410 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[22]
.sym 55412 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 55413 soc.cpu.cpuregs_waddr[0]
.sym 55414 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[1]
.sym 55415 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[19]
.sym 55416 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 55417 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[21]
.sym 55418 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55420 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 55423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55424 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55425 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 55426 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55427 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 55428 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55429 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 55432 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1]
.sym 55433 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 55434 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55437 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55438 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55439 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[19]
.sym 55440 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55443 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 55445 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1]
.sym 55446 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 55449 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 55450 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 55451 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 55455 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55456 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[20]
.sym 55457 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55458 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55461 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55462 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55463 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[22]
.sym 55464 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 55467 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 55468 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[21]
.sym 55469 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55470 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 55473 soc.cpu.cpuregs_waddr[0]
.sym 55474 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 55475 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55476 soc.cpu.cpuregs_raddr2[0]
.sym 55479 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[1]
.sym 55480 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 55482 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 55483 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 55484 clk$SB_IO_IN_$glb_clk
.sym 55485 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55486 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 55487 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55488 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 55489 soc.cpu.cpuregs_raddr2[2]
.sym 55490 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[2]
.sym 55491 soc.cpu.cpuregs_raddr2[1]
.sym 55492 soc.cpu.decoded_imm_j[4]
.sym 55493 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55496 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55498 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 55499 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 55500 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[1]
.sym 55502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 55506 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 55507 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 55508 soc.cpu.decoded_imm[1]
.sym 55510 soc.cpu.instr_maskirq
.sym 55511 soc.cpu.cpuregs.wen
.sym 55512 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 55513 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 55514 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 55515 soc.cpu.irq_pending[28]
.sym 55517 soc.cpu.instr_timer
.sym 55518 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 55519 soc.cpu.irq_pending[19]
.sym 55520 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 55521 soc.cpu.decoded_imm_j[10]
.sym 55530 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 55532 soc.cpu.cpuregs_raddr2[3]
.sym 55533 soc.cpu.cpuregs_waddr[3]
.sym 55536 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 55537 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 55538 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55541 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 55543 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 55546 soc.cpu.cpuregs_raddr2[4]
.sym 55547 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 55548 soc.cpu.cpuregs_raddr2[0]
.sym 55549 soc.cpu.cpuregs_waddr[4]
.sym 55550 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55552 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 55554 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
.sym 55556 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55560 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 55562 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55563 soc.cpu.cpuregs_raddr2[0]
.sym 55566 soc.cpu.cpuregs_raddr2[4]
.sym 55567 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 55569 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55572 soc.cpu.cpuregs_waddr[4]
.sym 55573 soc.cpu.cpuregs_raddr2[4]
.sym 55574 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 55575 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55581 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 55585 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 55586 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 55587 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 55591 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 55596 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55597 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 55598 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 55602 soc.cpu.cpuregs_raddr2[3]
.sym 55603 soc.cpu.cpuregs_waddr[3]
.sym 55604 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55605 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
.sym 55606 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55607 clk$SB_IO_IN_$glb_clk
.sym 55609 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 55610 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 55611 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 55612 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
.sym 55613 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 55614 soc.cpu.decoded_imm[29]
.sym 55615 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 55616 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 55621 soc.cpu.cpuregs.regs.0.0.0_RADDR_2
.sym 55622 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 55623 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 55624 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 55625 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 55626 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55627 $PACKER_VCC_NET
.sym 55628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55631 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 55632 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 55633 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55634 soc.cpu.mem_do_rinst
.sym 55635 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 55636 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 55637 $PACKER_VCC_NET
.sym 55638 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 55639 soc.cpu.instr_maskirq
.sym 55640 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55641 soc.cpu.instr_timer
.sym 55642 soc.cpu.decoded_imm_j[6]
.sym 55643 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 55644 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 55653 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 55655 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55659 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 55661 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55662 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 55666 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55667 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 55669 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 55673 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 55674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55677 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
.sym 55678 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 55680 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 55684 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 55685 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55686 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 55690 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 55692 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 55701 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 55702 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55703 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 55708 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 55710 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 55716 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
.sym 55719 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55725 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55727 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 55728 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55729 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55730 clk$SB_IO_IN_$glb_clk
.sym 55732 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 55733 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 55734 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 55735 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 55736 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 55737 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 55738 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55739 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 55741 display.refresh_timer_state[0]
.sym 55744 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55746 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55747 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 55748 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 55749 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55750 $PACKER_GND_NET
.sym 55752 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 55753 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55754 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 55756 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 55757 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 55759 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 55760 soc.cpu.irq_pending[27]
.sym 55761 soc.cpu.reg_out[27]
.sym 55762 soc.cpu.decoded_imm_j[7]
.sym 55763 soc.cpu.cpuregs_raddr2[3]
.sym 55765 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55766 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55767 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 55773 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 55774 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 55778 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55781 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 55782 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 55786 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55787 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 55791 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55792 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 55794 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 55798 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 55800 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 55802 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55806 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 55807 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 55814 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 55818 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 55820 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55821 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 55825 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 55827 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55830 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55833 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 55836 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55837 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55843 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 55844 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 55845 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 55848 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 55850 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 55852 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55853 clk$SB_IO_IN_$glb_clk
.sym 55855 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 55856 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 55857 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 55858 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 55859 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 55860 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 55861 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 55862 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 55864 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 55867 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 55868 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 55869 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55870 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 55871 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 55874 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55875 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 55876 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 55877 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 55880 soc.cpu.is_alu_reg_imm
.sym 55881 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 55882 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 55883 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 55885 soc.cpu.instr_jalr
.sym 55886 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 55887 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55888 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 55889 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 55890 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 55896 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 55897 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 55899 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 55900 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 55901 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 55903 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 55904 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 55905 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 55906 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 55907 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55908 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 55909 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55910 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 55911 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 55912 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55914 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 55916 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 55920 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 55921 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 55922 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 55923 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55925 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 55926 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 55927 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 55929 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 55930 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 55931 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55932 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 55935 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 55936 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 55937 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 55938 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 55941 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55942 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 55943 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 55944 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 55949 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 55950 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55953 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 55954 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 55955 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 55956 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 55959 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 55960 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 55961 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 55962 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 55966 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 55967 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 55971 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 55972 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 55974 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 55975 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55976 clk$SB_IO_IN_$glb_clk
.sym 55978 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 55979 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55980 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 55981 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 55982 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 55983 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 55984 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 55985 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 55990 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 55991 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 55992 UART_RX_SB_LUT4_I1_I0[3]
.sym 55993 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 55994 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 55995 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 55996 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 55997 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 55998 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 55999 soc.cpu.mem_rdata_q[17]
.sym 56000 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 56002 soc.cpu.instr_maskirq
.sym 56003 soc.cpu.irq_pending[19]
.sym 56004 soc.cpu.instr_timer
.sym 56005 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 56006 soc.cpu.is_alu_reg_imm
.sym 56007 soc.cpu.irq_pending[28]
.sym 56008 soc.cpu.mem_16bit_buffer[12]
.sym 56011 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 56012 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56020 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 56021 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 56022 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 56024 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 56025 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 56026 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 56029 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56030 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56032 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56033 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 56034 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56037 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56038 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 56041 soc.cpu.mem_do_rinst
.sym 56043 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56048 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 56050 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56054 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 56055 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 56058 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 56059 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 56060 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 56061 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56065 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 56066 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56070 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 56071 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56072 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 56076 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 56079 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 56082 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 56083 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 56084 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 56088 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 56089 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56090 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56094 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 56095 soc.cpu.mem_do_rinst
.sym 56098 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56099 clk$SB_IO_IN_$glb_clk
.sym 56101 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56102 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 56103 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 56104 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56105 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 56106 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56107 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 56108 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 56113 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56114 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 56120 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 56123 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 56124 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 56126 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 56127 soc.cpu.mem_do_rinst
.sym 56128 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 56129 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56130 soc.cpu.instr_maskirq
.sym 56131 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 56132 soc.cpu.instr_timer
.sym 56136 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56142 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 56146 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 56148 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56150 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56153 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 56154 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 56155 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 56156 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 56157 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 56158 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56159 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56160 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56161 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56162 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56167 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 56168 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56169 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 56170 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56171 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 56172 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56173 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56175 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 56177 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 56181 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 56182 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 56183 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56187 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56189 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56193 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56194 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 56195 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56196 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 56200 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56201 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 56202 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 56205 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56206 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56207 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56208 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56211 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56212 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56213 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 56214 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56217 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 56218 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56219 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56220 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 56221 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56222 clk$SB_IO_IN_$glb_clk
.sym 56224 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56225 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 56226 soc.cpu.decoded_rd[0]
.sym 56227 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 56228 soc.cpu.decoded_rd[4]
.sym 56229 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56230 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 56231 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56236 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 56238 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 56243 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 56244 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56247 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 56255 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 56257 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56265 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56267 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56270 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56271 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 56272 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 56275 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 56276 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56277 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 56278 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56279 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56280 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 56281 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56283 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 56286 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56294 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56295 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56298 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56299 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56300 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56301 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56304 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56305 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56306 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 56307 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56310 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56312 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56316 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 56317 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56322 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56323 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56328 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 56329 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 56330 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 56331 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56334 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 56335 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 56336 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56337 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 56342 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56343 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56344 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 56345 clk$SB_IO_IN_$glb_clk
.sym 56347 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 56352 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56353 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56359 soc.cpu.instr_maskirq
.sym 56361 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 56362 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56363 soc.cpu.instr_timer
.sym 56366 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 56368 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 56369 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 56371 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 56374 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 56377 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 56397 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 56398 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 56459 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 56460 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 56478 UART_RX_SB_LUT4_I1_I0[3]
.sym 56479 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56486 COMM[0]$SB_IO_OUT
.sym 56487 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 56498 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56502 SEG[1]$SB_IO_OUT
.sym 56507 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 56514 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 56515 $PACKER_GND_NET
.sym 56518 SEG[1]$SB_IO_OUT
.sym 56525 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 56526 $PACKER_GND_NET
.sym 56536 SEG[1]$SB_IO_OUT
.sym 56576 DBG[3]$SB_IO_OUT
.sym 56585 soc.simpleuart_reg_div_do[16]
.sym 56587 $PACKER_VCC_NET
.sym 56698 soc.simpleuart_reg_div_do[5]
.sym 56699 soc.simpleuart_reg_div_do[7]
.sym 56700 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 56702 soc.simpleuart_reg_div_do[6]
.sym 56709 flash_csb_SB_LUT4_I1_O[0]
.sym 56715 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 56719 iomem_wdata[23]
.sym 56720 iomem_wdata[23]
.sym 56728 UART_TX$SB_IO_OUT
.sym 56732 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 56737 iomem_wdata[19]
.sym 56743 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 56746 soc.simpleuart_reg_div_do[5]
.sym 56747 soc.simpleuart_reg_div_do[3]
.sym 56750 soc.simpleuart_reg_div_do[0]
.sym 56754 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 56756 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 56757 soc.simpleuart_reg_div_do[13]
.sym 56758 soc.simpleuart.send_divcnt[17]
.sym 56759 soc.simpleuart.recv_divcnt[3]
.sym 56760 soc.spimemio.din_valid
.sym 56762 soc.simpleuart.send_divcnt[19]
.sym 56763 soc.simpleuart_reg_div_do[5]
.sym 56774 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 56780 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 56781 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 56782 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 56783 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 56786 soc.simpleuart_reg_div_do[1]
.sym 56787 soc.simpleuart_reg_div_do[2]
.sym 56791 soc.simpleuart_reg_div_do[5]
.sym 56792 soc.simpleuart_reg_div_do[7]
.sym 56793 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 56795 soc.simpleuart_reg_div_do[6]
.sym 56796 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 56799 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 56802 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 56803 soc.simpleuart_reg_div_do[3]
.sym 56804 soc.simpleuart_reg_div_do[0]
.sym 56806 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[0]
.sym 56808 soc.simpleuart_reg_div_do[0]
.sym 56809 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 56812 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[1]
.sym 56814 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 56815 soc.simpleuart_reg_div_do[1]
.sym 56818 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[2]
.sym 56820 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 56821 soc.simpleuart_reg_div_do[2]
.sym 56824 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[3]
.sym 56826 soc.simpleuart_reg_div_do[3]
.sym 56827 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 56830 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[4]
.sym 56832 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 56833 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 56836 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[5]
.sym 56838 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 56839 soc.simpleuart_reg_div_do[5]
.sym 56842 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[6]
.sym 56844 soc.simpleuart_reg_div_do[6]
.sym 56845 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 56848 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[7]
.sym 56850 soc.simpleuart_reg_div_do[7]
.sym 56851 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 56856 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 56857 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 56858 soc.spimemio.din_valid
.sym 56859 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 56860 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 56861 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 56862 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 56863 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 56868 DBG_SB_DFFESR_Q_E
.sym 56870 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 56871 flash_clk_SB_LUT4_I1_I2[3]
.sym 56874 iomem_wdata[2]
.sym 56875 soc.spimemio.state[5]
.sym 56877 iomem_wstrb[2]
.sym 56880 soc.simpleuart_reg_div_do[7]
.sym 56887 soc.simpleuart_reg_div_do[15]
.sym 56888 soc.simpleuart_reg_div_do[10]
.sym 56889 iomem_wdata[6]
.sym 56890 iomem_wdata[7]
.sym 56891 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 56892 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[7]
.sym 56898 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 56899 soc.simpleuart_reg_div_do[10]
.sym 56903 soc.simpleuart_reg_div_do[15]
.sym 56904 soc.simpleuart_reg_div_do[12]
.sym 56907 soc.simpleuart_reg_div_do[8]
.sym 56914 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 56915 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 56916 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 56919 soc.simpleuart_reg_div_do[9]
.sym 56921 soc.simpleuart_reg_div_do[14]
.sym 56922 soc.simpleuart_reg_div_do[13]
.sym 56923 soc.simpleuart_reg_div_do[11]
.sym 56924 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 56925 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 56926 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 56928 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 56929 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[8]
.sym 56931 soc.simpleuart_reg_div_do[8]
.sym 56932 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 56935 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[9]
.sym 56937 soc.simpleuart_reg_div_do[9]
.sym 56938 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 56941 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[10]
.sym 56943 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 56944 soc.simpleuart_reg_div_do[10]
.sym 56947 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[11]
.sym 56949 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 56950 soc.simpleuart_reg_div_do[11]
.sym 56953 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[12]
.sym 56955 soc.simpleuart_reg_div_do[12]
.sym 56956 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 56959 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[13]
.sym 56961 soc.simpleuart_reg_div_do[13]
.sym 56962 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 56965 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[14]
.sym 56967 soc.simpleuart_reg_div_do[14]
.sym 56968 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 56971 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[15]
.sym 56973 soc.simpleuart_reg_div_do[15]
.sym 56974 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 56991 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 56992 iomem_addr[6]
.sym 56997 soc.simpleuart_reg_div_do[1]
.sym 56998 iomem_addr[4]
.sym 57001 soc.simpleuart_reg_div_do[2]
.sym 57002 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 57003 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 57004 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 57005 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 57006 soc.simpleuart_reg_div_do[19]
.sym 57007 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 57008 soc.simpleuart_reg_div_do[28]
.sym 57009 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 57012 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 57013 iomem_addr[5]
.sym 57014 iomem_wdata[19]
.sym 57015 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[15]
.sym 57020 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 57021 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 57022 soc.simpleuart_reg_div_do[19]
.sym 57023 soc.simpleuart_reg_div_do[17]
.sym 57024 soc.simpleuart_reg_div_do[20]
.sym 57025 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 57026 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 57028 soc.simpleuart_reg_div_do[23]
.sym 57029 soc.simpleuart_reg_div_do[18]
.sym 57031 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 57032 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 57034 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 57035 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 57039 soc.simpleuart_reg_div_do[16]
.sym 57041 soc.simpleuart_reg_div_do[22]
.sym 57042 soc.simpleuart_reg_div_do[21]
.sym 57052 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[16]
.sym 57054 soc.simpleuart_reg_div_do[16]
.sym 57055 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 57058 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[17]
.sym 57060 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 57061 soc.simpleuart_reg_div_do[17]
.sym 57064 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[18]
.sym 57066 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 57067 soc.simpleuart_reg_div_do[18]
.sym 57070 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[19]
.sym 57072 soc.simpleuart_reg_div_do[19]
.sym 57073 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 57076 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[20]
.sym 57078 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 57079 soc.simpleuart_reg_div_do[20]
.sym 57082 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[21]
.sym 57084 soc.simpleuart_reg_div_do[21]
.sym 57085 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 57088 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[22]
.sym 57090 soc.simpleuart_reg_div_do[22]
.sym 57091 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 57094 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[23]
.sym 57096 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 57097 soc.simpleuart_reg_div_do[23]
.sym 57114 iomem_wdata[8]
.sym 57116 iomem_wdata[0]
.sym 57117 iomem_wdata[1]
.sym 57118 soc.simpleuart_reg_div_do[12]
.sym 57119 UART_RX_SB_LUT4_I1_I0[3]
.sym 57120 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 57122 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 57123 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 57124 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 57125 iomem_wdata[9]
.sym 57126 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 57127 soc.simpleuart_reg_div_do[27]
.sym 57128 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 57129 soc.simpleuart_reg_div_do[31]
.sym 57130 soc.spimemio.rd_wait
.sym 57132 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 57133 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 57134 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 57135 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 57136 soc.spimemio.rd_wait
.sym 57138 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[23]
.sym 57143 soc.simpleuart_reg_div_do[27]
.sym 57144 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 57145 soc.simpleuart_reg_div_do[31]
.sym 57148 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 57149 soc.simpleuart_reg_div_do[30]
.sym 57150 soc.simpleuart_reg_div_do[29]
.sym 57153 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 57154 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 57157 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 57158 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 57159 soc.simpleuart_reg_div_do[26]
.sym 57167 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 57168 soc.simpleuart_reg_div_do[28]
.sym 57169 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 57170 soc.simpleuart_reg_div_do[24]
.sym 57171 soc.simpleuart_reg_div_do[25]
.sym 57175 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[24]
.sym 57177 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 57178 soc.simpleuart_reg_div_do[24]
.sym 57181 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[25]
.sym 57183 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 57184 soc.simpleuart_reg_div_do[25]
.sym 57187 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[26]
.sym 57189 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 57190 soc.simpleuart_reg_div_do[26]
.sym 57193 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[27]
.sym 57195 soc.simpleuart_reg_div_do[27]
.sym 57196 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 57199 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[28]
.sym 57201 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 57202 soc.simpleuart_reg_div_do[28]
.sym 57205 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[29]
.sym 57207 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 57208 soc.simpleuart_reg_div_do[29]
.sym 57211 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[30]
.sym 57213 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 57214 soc.simpleuart_reg_div_do[30]
.sym 57217 $nextpnr_ICESTORM_LC_56$I3
.sym 57219 soc.simpleuart_reg_div_do[31]
.sym 57220 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 57233 iomem_wdata[27]
.sym 57237 soc.simpleuart_reg_div_do[16]
.sym 57238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 57239 soc.simpleuart_reg_div_do[11]
.sym 57240 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 57241 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 57242 iomem_wdata[10]
.sym 57243 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 57244 iomem_wdata[14]
.sym 57245 iomem_wdata[5]
.sym 57247 soc.simpleuart_reg_div_do[14]
.sym 57249 soc.spimemio.din_tag[1]
.sym 57251 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[30]
.sym 57252 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57257 soc.simpleuart_reg_div_do[25]
.sym 57258 iomem_wdata[25]
.sym 57260 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 57261 $nextpnr_ICESTORM_LC_56$I3
.sym 57271 soc.simpleuart.send_divcnt[25]
.sym 57277 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 57279 soc.spimemio.state[5]
.sym 57282 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 57289 soc.simpleuart.send_divcnt[30]
.sym 57290 soc.simpleuart.send_divcnt[28]
.sym 57291 soc.simpleuart.send_divcnt[26]
.sym 57292 soc.simpleuart.send_divcnt[29]
.sym 57293 soc.simpleuart.send_divcnt[31]
.sym 57295 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57302 $nextpnr_ICESTORM_LC_56$I3
.sym 57308 soc.simpleuart.send_divcnt[26]
.sym 57311 soc.simpleuart.send_divcnt[31]
.sym 57317 soc.simpleuart.send_divcnt[29]
.sym 57323 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 57325 soc.spimemio.state[5]
.sym 57329 soc.simpleuart.send_divcnt[28]
.sym 57336 soc.simpleuart.send_divcnt[30]
.sym 57343 soc.simpleuart.send_divcnt[25]
.sym 57345 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 57346 clk$SB_IO_IN_$glb_clk
.sym 57347 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57355 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[30]
.sym 57364 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 57370 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 57373 soc.simpleuart_reg_div_do[23]
.sym 57374 soc.simpleuart_reg_div_do[22]
.sym 57376 soc.simpleuart_reg_div_do[18]
.sym 57377 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 57378 soc.simpleuart_reg_div_do[20]
.sym 57379 soc.spimemio.rd_inc
.sym 57380 soc.simpleuart_reg_div_do[21]
.sym 57382 soc.simpleuart_reg_div_do[17]
.sym 57390 soc.spimemio.rd_inc
.sym 57391 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 57403 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 57412 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 57414 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57418 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 57428 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 57429 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57430 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 57464 soc.spimemio.rd_inc
.sym 57468 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 57469 clk$SB_IO_IN_$glb_clk
.sym 57470 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 57472 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57473 soc.simpleuart.recv_pattern[5]
.sym 57474 soc.simpleuart.recv_pattern[6]
.sym 57475 soc.simpleuart.recv_pattern[3]
.sym 57478 soc.simpleuart.recv_pattern[4]
.sym 57483 UART_RX_SB_LUT4_I1_I0[3]
.sym 57484 iomem_wdata[17]
.sym 57486 soc.spimemio_cfgreg_do[21]
.sym 57487 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 57490 iomem_wdata[22]
.sym 57495 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 57496 soc.simpleuart.recv_pattern[3]
.sym 57497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 57498 soc.simpleuart_reg_div_do[19]
.sym 57499 iomem_addr[4]
.sym 57500 soc.simpleuart_reg_div_do[28]
.sym 57501 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57502 soc.cpu.next_pc[8]
.sym 57503 iomem_wdata[19]
.sym 57504 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57505 iomem_addr[5]
.sym 57506 iomem_wdata[16]
.sym 57516 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 57522 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 57529 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57530 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 57537 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 57541 $PACKER_VCC_NET
.sym 57552 $PACKER_VCC_NET
.sym 57570 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 57571 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 57572 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57591 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 57592 clk$SB_IO_IN_$glb_clk
.sym 57593 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 57595 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57598 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 57600 soc.spimemio.softreset
.sym 57601 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 57607 iomem_addr[11]
.sym 57608 soc.spimemio.din_data[0]
.sym 57609 UART_RX_SB_LUT4_I1_I0[3]
.sym 57610 soc.spimemio.rd_inc
.sym 57612 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 57615 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57616 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 57618 soc.simpleuart.recv_pattern[2]
.sym 57619 iomem_wdata[27]
.sym 57620 soc.simpleuart_reg_div_do[17]
.sym 57621 iomem_addr[7]
.sym 57622 iomem_wdata[18]
.sym 57623 iomem_wdata[21]
.sym 57624 soc.simpleuart_reg_div_do[19]
.sym 57625 soc.cpu.next_pc[2]
.sym 57626 soc.simpleuart_reg_div_do[27]
.sym 57628 soc.simpleuart_reg_div_do[31]
.sym 57637 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57639 iomem_wdata[21]
.sym 57640 iomem_wdata[18]
.sym 57647 iomem_wdata[20]
.sym 57658 iomem_wdata[17]
.sym 57661 iomem_wdata[22]
.sym 57663 iomem_wdata[19]
.sym 57666 iomem_wdata[16]
.sym 57670 iomem_wdata[16]
.sym 57681 iomem_wdata[18]
.sym 57686 iomem_wdata[20]
.sym 57692 iomem_wdata[21]
.sym 57698 iomem_wdata[17]
.sym 57707 iomem_wdata[22]
.sym 57710 iomem_wdata[19]
.sym 57714 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57715 clk$SB_IO_IN_$glb_clk
.sym 57716 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57721 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 57723 soc.simpleuart.recv_pattern[2]
.sym 57726 UART_RX_SB_LUT4_I1_I0[3]
.sym 57727 UART_RX_SB_LUT4_I1_I0[3]
.sym 57731 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 57733 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 57734 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 57736 iomem_wstrb[1]
.sym 57738 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57739 iomem_addr[22]
.sym 57741 soc.simpleuart_reg_div_do[25]
.sym 57743 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 57744 soc.simpleuart_reg_div_do[20]
.sym 57746 iomem_wdata[25]
.sym 57747 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57748 iomem_addr[17]
.sym 57749 soc.cpu.next_pc[9]
.sym 57750 soc.simpleuart.recv_pattern[7]
.sym 57751 soc.cpu.next_pc[3]
.sym 57752 iomem_addr[16]
.sym 57759 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 57760 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 57761 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 57762 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 57764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 57765 soc.cpu.mem_la_firstword_xfer
.sym 57767 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 57768 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 57769 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 57770 soc.cpu.next_pc[6]
.sym 57771 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 57772 soc.cpu.next_pc[8]
.sym 57773 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 57774 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57775 soc.cpu.next_pc[9]
.sym 57776 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 57778 iomem_addr[3]
.sym 57779 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57780 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 57781 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 57782 soc.cpu.next_pc[7]
.sym 57783 soc.cpu.next_pc[5]
.sym 57784 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 57785 soc.cpu.next_pc[2]
.sym 57789 soc.cpu.next_pc[4]
.sym 57791 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 57792 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57793 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 57794 soc.cpu.next_pc[6]
.sym 57798 iomem_addr[3]
.sym 57803 soc.cpu.next_pc[4]
.sym 57804 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 57805 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57806 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 57809 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 57810 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 57811 soc.cpu.next_pc[9]
.sym 57812 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57815 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 57816 soc.cpu.mem_la_firstword_xfer
.sym 57817 soc.cpu.next_pc[2]
.sym 57818 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57821 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 57822 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 57823 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57824 soc.cpu.next_pc[5]
.sym 57827 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 57828 soc.cpu.next_pc[8]
.sym 57829 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 57830 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57833 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 57834 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 57835 soc.cpu.next_pc[7]
.sym 57836 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57837 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 57838 clk$SB_IO_IN_$glb_clk
.sym 57840 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 57841 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 57842 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 57843 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 57844 iomem_addr[3]
.sym 57845 soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 57846 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 57847 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 57850 $PACKER_VCC_NET
.sym 57852 iomem_addr[6]
.sym 57853 soc.simpleuart.recv_pattern[2]
.sym 57854 iomem_addr[5]
.sym 57855 soc.spimem_rdata[10]
.sym 57858 iomem_addr[4]
.sym 57859 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 57860 iomem_addr[9]
.sym 57862 iomem_addr[2]
.sym 57864 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 57865 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 57867 iomem_addr[9]
.sym 57869 soc.cpu.next_pc[5]
.sym 57870 iomem_wdata[6]
.sym 57871 iomem_addr[5]
.sym 57872 soc.spimemio.rd_inc
.sym 57873 iomem_addr[8]
.sym 57875 iomem_addr[18]
.sym 57890 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 57905 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 57906 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 57907 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 57908 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 57910 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 57911 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 57912 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 57913 $nextpnr_ICESTORM_LC_50$O
.sym 57915 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 57919 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 57921 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 57925 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 57928 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 57931 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 57934 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 57937 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 57940 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 57943 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 57945 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 57949 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 57951 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 57955 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 57957 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 57963 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 57964 iomem_addr[15]
.sym 57965 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 57966 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 57967 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 57968 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 57969 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 57970 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 57973 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 57975 soc.simpleuart_reg_div_do[21]
.sym 57976 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 57977 soc.simpleuart_reg_div_do[24]
.sym 57982 iomem_addr[6]
.sym 57986 iomem_addr[4]
.sym 57987 soc.simpleuart_reg_div_do[28]
.sym 57988 iomem_addr[26]
.sym 57989 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57990 iomem_wdata[4]
.sym 57991 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 57993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 57994 soc.cpu.next_pc[21]
.sym 57995 iomem_addr[13]
.sym 57996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 57998 soc.cpu.next_pc[8]
.sym 57999 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 58004 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 58018 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 58022 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 58023 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 58027 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 58028 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 58029 $PACKER_VCC_NET
.sym 58032 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 58034 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 58036 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 58038 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 58042 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 58045 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 58048 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 58050 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 58054 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 58056 $PACKER_VCC_NET
.sym 58057 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 58060 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 58062 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 58066 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 58068 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 58072 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 58074 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 58078 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 58080 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 58086 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 58087 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[3]
.sym 58088 iomem_addr[13]
.sym 58089 iomem_addr[21]
.sym 58090 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 58091 iomem_addr[18]
.sym 58092 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 58093 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 58099 iomem_addr[11]
.sym 58102 iomem_addr[17]
.sym 58104 iomem_addr[11]
.sym 58106 iomem_addr[12]
.sym 58107 iomem_addr[15]
.sym 58109 soc.simpleuart_reg_div_do[22]
.sym 58110 soc.simpleuart.recv_pattern[2]
.sym 58112 soc.simpleuart_reg_div_do[17]
.sym 58113 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 58114 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 58115 soc.cpu.reg_out[4]
.sym 58120 soc.cpu.cpuregs_raddr2[2]
.sym 58121 soc.simpleuart_reg_div_do[19]
.sym 58122 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 58143 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 58147 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 58148 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 58149 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 58150 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58151 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 58157 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 58158 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 58159 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 58161 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 58165 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 58167 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 58171 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 58173 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 58177 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 58179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 58183 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 58186 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 58189 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 58192 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 58195 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 58198 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 58201 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 58204 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58209 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 58210 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[1]
.sym 58212 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 58213 soc.simpleuart.recv_buf_data[7]
.sym 58214 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 58215 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 58221 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 58222 iomem_addr[20]
.sym 58223 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 58224 iomem_addr[21]
.sym 58225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 58226 iomem_addr[22]
.sym 58227 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58228 iomem_addr[20]
.sym 58230 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58231 iomem_addr[20]
.sym 58232 iomem_addr[13]
.sym 58235 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 58237 soc.simpleuart_reg_div_do[20]
.sym 58238 soc.simpleuart.recv_pattern[7]
.sym 58241 soc.cpu.next_pc[9]
.sym 58243 soc.cpu.next_pc[3]
.sym 58244 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 58245 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 58251 $PACKER_VCC_NET
.sym 58258 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 58266 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58269 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58275 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58276 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58277 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 58278 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58280 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58282 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 58285 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58288 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 58290 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58294 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 58296 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58300 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 58303 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58306 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 58308 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58312 $nextpnr_ICESTORM_LC_51$I3
.sym 58315 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58318 $nextpnr_ICESTORM_LC_51$COUT
.sym 58320 $PACKER_VCC_NET
.sym 58322 $nextpnr_ICESTORM_LC_51$I3
.sym 58325 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 58326 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 58328 $nextpnr_ICESTORM_LC_51$COUT
.sym 58335 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58336 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58338 iomem_addr[28]
.sym 58342 soc.cpu.latched_is_lb
.sym 58345 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 58346 soc.simpleuart_reg_div_do[30]
.sym 58348 soc.simpleuart_reg_div_do[29]
.sym 58349 iomem_addr[24]
.sym 58351 soc.mem_rdata[21]
.sym 58353 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 58355 $PACKER_VCC_NET
.sym 58357 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58362 iomem_ready_SB_LUT4_I3_I1[6]
.sym 58366 soc.cpu.cpu_state[6]
.sym 58367 soc.cpu.cpu_state[6]
.sym 58379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58381 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58382 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58383 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58385 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58392 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58404 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58405 $nextpnr_ICESTORM_LC_53$O
.sym 58408 iomem_ready_SB_LUT4_I3_I1[0]
.sym 58411 iomem_ready_SB_LUT4_I3_I1[1]
.sym 58413 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58417 iomem_ready_SB_LUT4_I3_I1[2]
.sym 58419 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58423 iomem_ready_SB_LUT4_I3_I1[3]
.sym 58426 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58429 iomem_ready_SB_LUT4_I3_I1[4]
.sym 58432 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58435 iomem_ready_SB_LUT4_I3_I1[5]
.sym 58438 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58441 $nextpnr_ICESTORM_LC_54$I3
.sym 58443 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58451 $nextpnr_ICESTORM_LC_54$I3
.sym 58469 soc.cpu.next_pc[28]
.sym 58470 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58471 soc.simpleuart_reg_div_do[16]
.sym 58476 $PACKER_VCC_NET
.sym 58479 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 58483 soc.cpu.reg_out[4]
.sym 58484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 58486 soc.cpu.next_pc[21]
.sym 58487 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 58490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 58496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 58519 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 58521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[0]
.sym 58524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 58526 soc.cpu.cpu_state[6]
.sym 58527 soc.cpu.cpu_state[6]
.sym 58547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 58548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 58549 soc.cpu.cpu_state[6]
.sym 58550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[0]
.sym 58565 soc.cpu.cpu_state[6]
.sym 58566 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 58567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 58568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 58578 soc.cpu.reg_out[4]
.sym 58579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[0]
.sym 58581 soc.cpu.reg_out[3]
.sym 58585 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 58588 soc.cpu.cpuregs_raddr2[1]
.sym 58591 soc.simpleuart_reg_div_do[23]
.sym 58594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 58595 UART_RX_SB_LUT4_I1_I0[3]
.sym 58603 soc.cpu.decoded_imm_j[1]
.sym 58604 soc.cpu.cpuregs_raddr2[2]
.sym 58606 soc.mem_rdata[19]
.sym 58608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 58611 soc.cpu.reg_out[4]
.sym 58619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 58623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 58626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58627 soc.cpu.decoded_imm_j[1]
.sym 58631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 58633 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 58634 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 58637 soc.cpu.latched_is_lb
.sym 58639 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 58640 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 58641 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58642 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 58643 soc.cpu.cpu_state[6]
.sym 58644 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[1]
.sym 58645 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 58646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 58648 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58650 soc.cpu.decoder_trigger
.sym 58654 soc.cpu.latched_is_lb
.sym 58655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58658 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 58659 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58660 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 58661 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 58664 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58666 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[1]
.sym 58667 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 58676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 58678 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 58679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 58682 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 58683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 58684 soc.cpu.cpu_state[6]
.sym 58685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 58688 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58691 soc.cpu.decoded_imm_j[1]
.sym 58695 soc.cpu.decoder_trigger
.sym 58696 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 58697 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 58698 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 58699 clk$SB_IO_IN_$glb_clk
.sym 58700 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 58702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 58704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 58705 soc.cpu.reg_out[0]
.sym 58706 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 58707 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 58713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 58715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 58717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 58718 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 58719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 58721 $PACKER_VCC_NET
.sym 58724 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 58725 soc.mem_rdata[16]
.sym 58726 soc.cpu.decoded_imm[4]
.sym 58727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 58728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 58730 soc.cpu.decoded_imm[1]
.sym 58731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 58732 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 58733 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 58735 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 58748 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 58751 soc.mem_rdata[18]
.sym 58752 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 58753 soc.mem_rdata[21]
.sym 58755 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 58756 soc.mem_rdata[22]
.sym 58760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 58764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 58765 soc.cpu.cpu_state[6]
.sym 58766 soc.mem_rdata[19]
.sym 58768 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 58771 soc.cpu.cpu_state[6]
.sym 58772 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58775 soc.mem_rdata[21]
.sym 58776 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58777 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 58778 soc.cpu.cpu_state[6]
.sym 58781 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 58782 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 58783 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 58793 soc.mem_rdata[22]
.sym 58794 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 58795 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58796 soc.cpu.cpu_state[6]
.sym 58805 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58806 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 58807 soc.cpu.cpu_state[6]
.sym 58808 soc.mem_rdata[18]
.sym 58811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 58813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 58817 soc.mem_rdata[19]
.sym 58818 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 58819 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58820 soc.cpu.cpu_state[6]
.sym 58822 clk$SB_IO_IN_$glb_clk
.sym 58823 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58824 soc.cpu.decoded_imm[23]
.sym 58829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 58831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 58837 soc.mem_rdata[18]
.sym 58838 $PACKER_VCC_NET
.sym 58841 soc.mem_rdata[20]
.sym 58842 $PACKER_VCC_NET
.sym 58848 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 58849 soc.cpu.decoded_imm[4]
.sym 58850 soc.cpu.decoded_imm[2]
.sym 58851 soc.cpu.cpu_state[6]
.sym 58854 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 58855 soc.cpu.reg_out[23]
.sym 58857 soc.cpu.cpu_state[6]
.sym 58858 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58865 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58868 soc.cpu.cpu_state[6]
.sym 58870 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 58878 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 58881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 58882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 58886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 58887 soc.mem_rdata[20]
.sym 58894 soc.cpu.latched_is_lh
.sym 58912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 58913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 58916 soc.cpu.cpu_state[6]
.sym 58917 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 58918 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 58919 soc.mem_rdata[20]
.sym 58929 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 58930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 58931 soc.cpu.latched_is_lh
.sym 58945 clk$SB_IO_IN_$glb_clk
.sym 58946 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 58948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 58949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 58950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 58951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 58952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 58953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 58954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 58957 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 58959 $PACKER_VCC_NET
.sym 58964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 58966 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 58971 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 58972 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 58974 soc.cpu.decoded_imm[22]
.sym 58975 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 58977 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 58978 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 58979 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 58980 soc.cpu.latched_is_lh
.sym 58988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[3]
.sym 58989 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 58991 soc.cpu.decoder_trigger
.sym 58993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 58994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 58996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 58997 soc.cpu.irq_pending[28]
.sym 58998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 59001 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 59002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 59003 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 59004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 59005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 59006 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 59008 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59009 soc.cpu.irq_pending[27]
.sym 59010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 59011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 59013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 59014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 59015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 59018 soc.cpu.irq_pending[31]
.sym 59019 soc.cpu.cpu_state[2]
.sym 59021 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 59023 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59024 soc.cpu.decoder_trigger
.sym 59027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 59028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 59033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 59034 soc.cpu.irq_pending[27]
.sym 59035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 59036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 59039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 59040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[3]
.sym 59041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 59042 soc.cpu.cpu_state[2]
.sym 59051 soc.cpu.irq_pending[31]
.sym 59052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 59053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 59054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 59057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 59058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 59059 soc.cpu.irq_pending[28]
.sym 59060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 59064 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 59065 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 59066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 59068 clk$SB_IO_IN_$glb_clk
.sym 59069 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 59071 soc.cpu.reg_out[25]
.sym 59072 soc.cpu.reg_out[17]
.sym 59075 soc.cpu.reg_out[24]
.sym 59076 soc.cpu.reg_out[29]
.sym 59077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 59082 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 59083 soc.mem_rdata[27]
.sym 59085 soc.cpu.decoder_trigger
.sym 59087 soc.cpu.trap_SB_LUT4_I2_O
.sym 59089 soc.cpu.cpu_state[6]
.sym 59094 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59095 soc.cpu.decoded_imm_j[1]
.sym 59096 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 59097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 59098 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 59099 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59100 soc.cpu.cpuregs_raddr2[2]
.sym 59101 soc.cpu.reg_out[31]
.sym 59103 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59104 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 59105 soc.cpu.reg_out[25]
.sym 59119 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 59122 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 59124 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59128 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 59129 soc.cpu.latched_is_lb
.sym 59130 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[1]
.sym 59132 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 59135 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 59138 soc.cpu.decoder_trigger
.sym 59140 soc.cpu.latched_is_lh
.sym 59144 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59146 soc.cpu.decoder_trigger
.sym 59147 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 59156 soc.cpu.decoder_trigger
.sym 59158 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59159 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 59168 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 59169 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 59171 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[1]
.sym 59174 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 59175 soc.cpu.latched_is_lh
.sym 59176 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 59177 soc.cpu.latched_is_lb
.sym 59186 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 59187 soc.cpu.decoder_trigger
.sym 59189 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59190 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]_$glb_ce
.sym 59191 clk$SB_IO_IN_$glb_clk
.sym 59192 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59193 soc.cpu.decoded_imm[1]
.sym 59194 soc.cpu.decoded_imm[22]
.sym 59195 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 59196 soc.cpu.decoded_imm[2]
.sym 59197 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59198 soc.cpu.decoded_imm[24]
.sym 59199 soc.cpu.decoded_imm[4]
.sym 59200 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[3]
.sym 59208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 59212 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59214 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 59217 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 59218 soc.cpu.decoded_imm_j[4]
.sym 59219 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 59220 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59221 soc.cpu.decoded_imm_j[1]
.sym 59222 soc.cpu.decoded_imm[4]
.sym 59223 soc.cpu.reg_out[24]
.sym 59224 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 59225 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59226 soc.cpu.decoded_imm[1]
.sym 59228 soc.cpu.compressed_instr
.sym 59235 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 59237 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59238 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[2]
.sym 59240 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 59244 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 59246 soc.cpu.decoder_trigger
.sym 59247 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_DFFSR_Q_R
.sym 59248 soc.cpu.decoded_imm_j[4]
.sym 59249 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59250 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59252 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 59254 soc.cpu.cpuregs_waddr[1]
.sym 59255 soc.cpu.cpuregs.wen
.sym 59257 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[2]
.sym 59258 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 59260 soc.cpu.cpuregs_waddr[2]
.sym 59261 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59263 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59264 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 59267 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59268 soc.cpu.decoder_trigger
.sym 59270 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 59273 soc.cpu.cpuregs_waddr[2]
.sym 59274 soc.cpu.cpuregs_waddr[1]
.sym 59275 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 59276 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[2]
.sym 59279 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59280 soc.cpu.decoded_imm_j[4]
.sym 59281 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59282 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59285 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 59286 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 59287 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[2]
.sym 59288 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 59294 soc.cpu.cpuregs.wen
.sym 59297 soc.cpu.decoder_trigger
.sym 59299 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 59300 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59305 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59306 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 59309 soc.cpu.decoder_trigger
.sym 59311 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 59312 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 59314 clk$SB_IO_IN_$glb_clk
.sym 59315 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_DFFSR_Q_R
.sym 59316 soc.cpu.decoded_imm_j[1]
.sym 59317 soc.cpu.decoded_imm_j[2]
.sym 59318 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 59320 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 59321 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59322 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59323 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59325 $PACKER_VCC_NET
.sym 59328 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_DFFSR_Q_R
.sym 59329 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59331 $PACKER_VCC_NET
.sym 59332 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 59333 soc.cpu.mem_do_rinst
.sym 59334 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 59335 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 59338 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 59339 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 59340 soc.cpu.cpuregs_waddr[1]
.sym 59341 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 59342 soc.cpu.decoded_imm[2]
.sym 59343 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 59344 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 59348 soc.cpu.decoded_imm[4]
.sym 59349 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 59350 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59351 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 59359 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59362 soc.cpu.cpuregs_raddr2[1]
.sym 59363 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59364 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59366 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59367 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59370 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59371 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 59372 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59373 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59375 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59376 soc.cpu.cpuregs_raddr2[2]
.sym 59378 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59380 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59383 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59384 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59388 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59391 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59392 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59393 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59396 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59397 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59398 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59399 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59402 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59403 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59404 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59405 soc.cpu.cpuregs_raddr2[1]
.sym 59409 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59410 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59414 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59415 soc.cpu.cpuregs_raddr2[2]
.sym 59416 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59417 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59421 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59422 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59426 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59428 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59429 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 59432 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59433 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59434 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59435 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59436 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59437 clk$SB_IO_IN_$glb_clk
.sym 59439 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 59440 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59441 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59442 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 59443 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59444 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 59445 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 59446 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 59452 $PACKER_VCC_NET
.sym 59453 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 59455 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 59457 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 59458 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59459 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 59460 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59461 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 59462 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59464 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59465 soc.cpu.decoded_imm[29]
.sym 59466 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59467 soc.cpu.latched_is_lh
.sym 59468 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59469 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59470 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59471 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 59472 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 59473 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59480 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59482 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59483 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 59484 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 59485 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 59486 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59487 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59490 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59491 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59494 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59495 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 59496 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59497 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59498 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 59499 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59501 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 59504 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59505 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59507 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 59508 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59509 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59510 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 59511 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59513 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59514 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59515 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59516 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59519 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59520 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 59521 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 59522 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 59525 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59526 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 59527 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59528 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59531 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 59532 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 59537 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59538 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 59539 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 59540 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 59543 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 59544 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 59545 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 59546 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 59549 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59551 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59552 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59555 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59556 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59559 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59560 clk$SB_IO_IN_$glb_clk
.sym 59561 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 59562 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 59563 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59564 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 59565 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59566 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 59567 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 59568 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 59569 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59575 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 59576 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 59579 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 59582 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59583 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 59585 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 59586 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59587 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59588 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 59590 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59591 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59593 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59597 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59604 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59605 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59606 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 59608 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59609 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 59610 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 59613 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 59614 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 59616 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 59620 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 59621 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 59622 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59624 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 59625 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 59626 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59628 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59629 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59630 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 59632 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59633 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 59634 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 59637 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59638 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 59639 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 59643 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 59644 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 59645 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 59648 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 59649 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 59650 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 59654 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59655 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 59656 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59660 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 59662 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59666 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 59667 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 59668 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59669 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 59672 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59673 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 59675 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59678 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59679 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59680 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 59685 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 59686 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 59687 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 59688 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59689 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 59690 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59691 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 59692 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59697 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 59699 $PACKER_VCC_NET
.sym 59700 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 59701 $PACKER_VCC_NET
.sym 59702 $PACKER_GND_NET
.sym 59703 soc.cpu.cpu_state[0]
.sym 59705 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59706 soc.cpu.mem_16bit_buffer[12]
.sym 59707 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 59708 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 59709 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 59710 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 59711 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 59714 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 59715 soc.cpu.reg_out[24]
.sym 59716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 59717 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59719 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59720 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 59726 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59727 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 59728 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 59729 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 59731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 59732 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 59733 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 59734 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59737 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59738 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 59739 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59740 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 59741 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 59744 soc.cpu.mem_16bit_buffer[12]
.sym 59746 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 59747 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59749 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 59752 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 59755 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59757 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59759 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 59760 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 59761 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59762 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 59765 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 59766 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 59767 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59768 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59771 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59773 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59774 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 59778 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59779 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 59780 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 59783 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59784 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 59785 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 59786 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 59789 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 59790 soc.cpu.mem_16bit_buffer[12]
.sym 59791 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 59795 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59796 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 59797 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 59798 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59802 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59804 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59808 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59809 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 59810 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 59811 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 59812 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 59813 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59814 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 59815 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 59820 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 59822 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59823 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59828 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 59830 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 59832 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59834 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59837 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 59838 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59839 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59840 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 59842 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59850 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 59851 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59853 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 59854 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59855 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 59857 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59858 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 59859 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 59860 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59862 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59863 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59864 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59867 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 59868 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 59870 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 59876 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 59878 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59882 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59884 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 59885 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59888 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59889 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 59891 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 59894 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59895 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 59896 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 59897 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59901 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59903 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59907 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59908 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59913 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59914 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 59915 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 59918 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 59919 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 59921 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59924 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 59925 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 59926 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 59927 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 59931 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 59932 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 59933 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 59934 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 59935 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 59936 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 59937 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 59938 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59943 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 59946 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 59947 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59948 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 59950 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 59955 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59958 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59959 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 59962 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 59964 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 59972 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 59974 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 59975 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59976 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 59979 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 59980 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59981 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59982 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 59983 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 59984 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 59985 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 59986 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 59988 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 59992 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 59993 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 59994 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59995 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 59997 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 59998 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 59999 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 60000 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 60001 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60002 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 60003 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60005 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60006 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 60007 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 60008 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 60011 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 60013 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 60017 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60018 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 60019 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 60025 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 60026 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 60029 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60030 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60031 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60032 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60035 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 60036 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 60037 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 60038 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60041 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 60042 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 60043 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 60044 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 60047 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 60048 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 60050 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 60051 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60052 clk$SB_IO_IN_$glb_clk
.sym 60054 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 60055 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 60056 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 60057 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 60058 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 60059 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 60060 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60061 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 60068 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 60070 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 60072 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 60073 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 60074 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 60075 soc.cpu.mem_rdata_q[16]
.sym 60077 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 60079 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60082 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 60083 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 60085 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60086 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60096 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 60097 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60098 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 60100 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60101 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 60103 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 60105 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60106 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 60107 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 60108 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60109 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 60111 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 60113 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60114 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 60115 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 60117 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60118 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 60119 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 60120 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 60124 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60125 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60126 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60128 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60129 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 60130 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 60134 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 60135 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 60136 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60137 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 60140 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60141 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 60142 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 60143 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 60146 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 60148 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 60149 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60152 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 60153 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60154 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60155 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 60158 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 60159 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 60160 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 60164 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60165 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 60167 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 60170 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 60172 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 60174 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60175 clk$SB_IO_IN_$glb_clk
.sym 60177 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 60178 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 60179 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[3]
.sym 60180 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 60181 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60183 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 60184 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 60190 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 60195 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60199 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 60203 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 60209 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 60220 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 60225 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60228 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60229 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60231 UART_RX_SB_LUT4_I1_I0[3]
.sym 60236 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 60242 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 60244 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 60249 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60252 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 60253 UART_RX_SB_LUT4_I1_I0[3]
.sym 60281 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 60282 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 60284 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 60287 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60288 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 60290 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 60297 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 60298 clk$SB_IO_IN_$glb_clk
.sym 60299 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 60312 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 60319 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 60374 UART_TX$SB_IO_OUT
.sym 60398 UART_TX$SB_IO_OUT
.sym 60404 soc.spimemio.xfer.xfer_tag[0]
.sym 60406 soc.spimemio.xfer.xfer_tag[2]
.sym 60452 DBG_SB_DFFESR_Q_E
.sym 60456 iomem_wdata[19]
.sym 60517 iomem_wdata[19]
.sym 60520 DBG_SB_DFFESR_Q_E
.sym 60521 clk$SB_IO_IN_$glb_clk
.sym 60522 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 60528 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 60529 soc.spimemio.din_tag[2]
.sym 60530 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 60531 DBG_SB_DFFESR_Q_E
.sym 60533 soc.spimemio.din_tag[0]
.sym 60534 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 60540 flash_clk_SB_LUT4_I1_I2[3]
.sym 60547 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 60549 iomem_wdata[27]
.sym 60556 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 60567 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 60568 soc.simpleuart_reg_div_do[2]
.sym 60571 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 60574 DBG_SB_DFFESR_Q_E
.sym 60577 soc.simpleuart_reg_div_do[7]
.sym 60580 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 60581 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 60582 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 60583 soc.simpleuart_reg_div_do[6]
.sym 60586 iomem_wdata[4]
.sym 60587 soc.simpleuart.send_divcnt[18]
.sym 60588 iomem_wdata[0]
.sym 60590 iomem_wdata[1]
.sym 60591 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 60592 soc.simpleuart_reg_div_do[5]
.sym 60622 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 60625 iomem_wdata[6]
.sym 60627 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 60631 iomem_wdata[5]
.sym 60633 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 60634 iomem_wdata[7]
.sym 60644 iomem_wdata[5]
.sym 60650 iomem_wdata[7]
.sym 60657 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 60658 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 60667 iomem_wdata[6]
.sym 60683 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 60684 clk$SB_IO_IN_$glb_clk
.sym 60685 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 60686 soc.simpleuart_reg_div_do[2]
.sym 60687 soc.spimemio.din_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 60688 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 60689 soc.simpleuart_reg_div_do[0]
.sym 60690 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 60691 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 60692 soc.simpleuart_reg_div_do[1]
.sym 60693 soc.simpleuart_reg_div_do[3]
.sym 60698 iomem_wdata[25]
.sym 60702 UART_TX$SB_IO_OUT
.sym 60704 iomem_addr[5]
.sym 60708 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 60710 iomem_wdata[30]
.sym 60711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 60712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 60713 iomem_wdata[3]
.sym 60714 DBG_SB_DFFESR_Q_E
.sym 60717 soc.simpleuart_reg_div_do[6]
.sym 60719 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 60721 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 60729 soc.simpleuart.send_divcnt[17]
.sym 60730 soc.simpleuart.recv_divcnt[3]
.sym 60733 soc.simpleuart.send_divcnt[15]
.sym 60734 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 60735 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 60740 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 60741 soc.simpleuart.send_divcnt[19]
.sym 60744 soc.spimemio.din_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 60745 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 60747 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 60748 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 60752 soc.simpleuart.send_divcnt[18]
.sym 60753 soc.simpleuart.send_divcnt[21]
.sym 60761 soc.spimemio.din_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 60763 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 60768 soc.simpleuart.send_divcnt[19]
.sym 60772 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 60773 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 60774 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 60775 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 60781 soc.simpleuart.send_divcnt[15]
.sym 60784 soc.simpleuart.send_divcnt[18]
.sym 60790 soc.simpleuart.send_divcnt[21]
.sym 60798 soc.simpleuart.send_divcnt[17]
.sym 60804 soc.simpleuart.recv_divcnt[3]
.sym 60807 clk$SB_IO_IN_$glb_clk
.sym 60808 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 60809 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 60811 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 60812 soc.simpleuart_reg_div_do[13]
.sym 60814 soc.simpleuart_reg_div_do[12]
.sym 60815 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 60816 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 60817 iomem_addr[13]
.sym 60820 iomem_addr[13]
.sym 60821 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 60823 soc.spimemio.rd_wait
.sym 60824 soc.simpleuart_reg_div_do[0]
.sym 60826 soc.simpleuart_reg_div_do[3]
.sym 60827 soc.spimemio.rd_wait
.sym 60829 soc.simpleuart.send_divcnt[15]
.sym 60830 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 60833 soc.simpleuart_reg_div_do[15]
.sym 60834 iomem_wdata[16]
.sym 60837 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 60839 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 60843 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 60852 soc.simpleuart_reg_div_do[5]
.sym 60854 soc.simpleuart_reg_div_do[7]
.sym 60855 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 60857 soc.simpleuart_reg_div_do[3]
.sym 60858 soc.simpleuart_reg_div_do[2]
.sym 60861 soc.simpleuart_reg_div_do[6]
.sym 60862 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 60864 soc.simpleuart_reg_div_do[1]
.sym 60865 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 60868 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 60871 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 60873 soc.simpleuart_reg_div_do[8]
.sym 60877 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 60878 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 60879 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 60881 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 60882 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[0]
.sym 60884 soc.simpleuart_reg_div_do[1]
.sym 60885 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 60888 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 60890 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 60891 soc.simpleuart_reg_div_do[2]
.sym 60894 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 60896 soc.simpleuart_reg_div_do[3]
.sym 60897 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 60900 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[3]
.sym 60902 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 60903 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 60906 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[4]
.sym 60908 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 60909 soc.simpleuart_reg_div_do[5]
.sym 60912 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[5]
.sym 60914 soc.simpleuart_reg_div_do[6]
.sym 60915 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 60918 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[6]
.sym 60920 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 60921 soc.simpleuart_reg_div_do[7]
.sym 60924 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[7]
.sym 60926 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 60927 soc.simpleuart_reg_div_do[8]
.sym 60932 soc.simpleuart_reg_div_do[14]
.sym 60933 soc.simpleuart_reg_div_do[11]
.sym 60934 soc.simpleuart_reg_div_do[10]
.sym 60936 soc.simpleuart_reg_div_do[9]
.sym 60937 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 60938 soc.simpleuart_reg_div_do[15]
.sym 60939 soc.simpleuart_reg_div_do[8]
.sym 60943 iomem_wdata[4]
.sym 60944 iomem_wdata[13]
.sym 60945 soc.spimemio.din_tag[1]
.sym 60947 soc.simpleuart_reg_div_do[13]
.sym 60949 soc.spimemio.din_valid
.sym 60951 iomem_wdata[4]
.sym 60955 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 60956 soc.simpleuart_reg_div_do[28]
.sym 60957 soc.simpleuart_reg_div_do[9]
.sym 60958 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 60959 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 60961 soc.simpleuart_reg_div_do[7]
.sym 60962 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 60963 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 60964 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 60965 soc.simpleuart_reg_div_do[14]
.sym 60967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 60968 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[7]
.sym 60976 soc.simpleuart_reg_div_do[13]
.sym 60977 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 60978 soc.simpleuart_reg_div_do[16]
.sym 60979 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 60982 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 60986 soc.simpleuart_reg_div_do[12]
.sym 60987 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 60989 soc.simpleuart_reg_div_do[14]
.sym 60990 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 60991 soc.simpleuart_reg_div_do[10]
.sym 60992 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 60998 soc.simpleuart_reg_div_do[11]
.sym 60999 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 61001 soc.simpleuart_reg_div_do[9]
.sym 61003 soc.simpleuart_reg_div_do[15]
.sym 61004 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 61005 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[8]
.sym 61007 soc.simpleuart_reg_div_do[9]
.sym 61008 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 61011 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[9]
.sym 61013 soc.simpleuart_reg_div_do[10]
.sym 61014 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 61017 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[10]
.sym 61019 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 61020 soc.simpleuart_reg_div_do[11]
.sym 61023 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[11]
.sym 61025 soc.simpleuart_reg_div_do[12]
.sym 61026 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 61029 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[12]
.sym 61031 soc.simpleuart_reg_div_do[13]
.sym 61032 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 61035 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[13]
.sym 61037 soc.simpleuart_reg_div_do[14]
.sym 61038 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 61041 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[14]
.sym 61043 soc.simpleuart_reg_div_do[15]
.sym 61044 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 61047 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[15]
.sym 61049 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 61050 soc.simpleuart_reg_div_do[16]
.sym 61055 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 61056 soc.spimemio.din_data[4]
.sym 61057 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 61058 soc.spimemio.din_data[5]
.sym 61059 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 61060 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[3]
.sym 61062 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 61067 flash_io3_oe
.sym 61068 soc.simpleuart_reg_div_do[15]
.sym 61069 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 61073 iomem_wdata[15]
.sym 61074 iomem_wdata[9]
.sym 61075 soc.spimemio.dout_data[3]
.sym 61076 iomem_wdata[7]
.sym 61077 flash_io3_di
.sym 61078 soc.simpleuart_reg_div_do[10]
.sym 61079 soc.simpleuart_reg_div_do[10]
.sym 61080 iomem_wdata[8]
.sym 61081 iomem_addr[15]
.sym 61082 soc.simpleuart_reg_div_do[5]
.sym 61083 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 61085 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 61086 iomem_addr[15]
.sym 61088 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 61089 soc.simpleuart_reg_div_do[8]
.sym 61091 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[15]
.sym 61102 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 61103 soc.simpleuart_reg_div_do[19]
.sym 61108 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 61114 soc.simpleuart_reg_div_do[20]
.sym 61115 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 61116 soc.simpleuart_reg_div_do[24]
.sym 61117 soc.simpleuart_reg_div_do[23]
.sym 61118 soc.simpleuart_reg_div_do[22]
.sym 61119 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 61120 soc.simpleuart_reg_div_do[18]
.sym 61121 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 61123 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 61124 soc.simpleuart_reg_div_do[21]
.sym 61125 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 61126 soc.simpleuart_reg_div_do[17]
.sym 61127 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 61128 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[16]
.sym 61130 soc.simpleuart_reg_div_do[17]
.sym 61131 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 61134 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[17]
.sym 61136 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 61137 soc.simpleuart_reg_div_do[18]
.sym 61140 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[18]
.sym 61142 soc.simpleuart_reg_div_do[19]
.sym 61143 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 61146 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[19]
.sym 61148 soc.simpleuart_reg_div_do[20]
.sym 61149 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 61152 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[20]
.sym 61154 soc.simpleuart_reg_div_do[21]
.sym 61155 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 61158 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[21]
.sym 61160 soc.simpleuart_reg_div_do[22]
.sym 61161 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 61164 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[22]
.sym 61166 soc.simpleuart_reg_div_do[23]
.sym 61167 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 61170 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[23]
.sym 61172 soc.simpleuart_reg_div_do[24]
.sym 61173 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 61178 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[1]
.sym 61179 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 61180 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 61182 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 61183 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 61184 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 61191 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
.sym 61192 iomem_addr[4]
.sym 61193 iomem_addr[5]
.sym 61196 iomem_wdata[19]
.sym 61198 flash_io1_oe
.sym 61199 soc.simpleuart_reg_div_do[19]
.sym 61200 iomem_wdata[11]
.sym 61202 soc.simpleuart_reg_div_do[24]
.sym 61203 soc.simpleuart_reg_div_do[26]
.sym 61204 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61205 iomem_addr[12]
.sym 61206 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 61208 iomem_addr[20]
.sym 61209 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 61210 soc.simpleuart_reg_div_do[6]
.sym 61211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 61212 soc.spimemio_cfgreg_do[22]
.sym 61213 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[2]
.sym 61214 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[23]
.sym 61219 soc.simpleuart_reg_div_do[26]
.sym 61228 soc.simpleuart_reg_div_do[28]
.sym 61231 soc.simpleuart_reg_div_do[25]
.sym 61235 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 61236 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 61239 soc.simpleuart_reg_div_do[29]
.sym 61240 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 61242 soc.simpleuart_reg_div_do[31]
.sym 61243 soc.simpleuart_reg_div_do[30]
.sym 61245 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 61246 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 61248 soc.simpleuart_reg_div_do[27]
.sym 61249 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 61250 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 61251 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[24]
.sym 61253 soc.simpleuart_reg_div_do[25]
.sym 61254 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 61257 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[25]
.sym 61259 soc.simpleuart_reg_div_do[26]
.sym 61260 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 61263 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[26]
.sym 61265 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 61266 soc.simpleuart_reg_div_do[27]
.sym 61269 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[27]
.sym 61271 soc.simpleuart_reg_div_do[28]
.sym 61272 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 61275 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[28]
.sym 61277 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 61278 soc.simpleuart_reg_div_do[29]
.sym 61281 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[29]
.sym 61283 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 61284 soc.simpleuart_reg_div_do[30]
.sym 61287 $nextpnr_ICESTORM_LC_52$I3
.sym 61289 soc.simpleuart_reg_div_do[31]
.sym 61290 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 61297 $nextpnr_ICESTORM_LC_52$I3
.sym 61301 soc.spimemio.din_data[7]
.sym 61302 soc.spimemio.din_data[0]
.sym 61303 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 61304 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 61305 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 61306 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 61307 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 61308 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 61314 iomem_wdata[18]
.sym 61316 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 61319 iomem_wdata[21]
.sym 61320 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 61322 iomem_addr[7]
.sym 61323 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 61325 soc.simpleuart_reg_div_do[29]
.sym 61326 iomem_wdata[16]
.sym 61327 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 61328 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 61329 soc.simpleuart_reg_div_do[30]
.sym 61331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 61332 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61333 soc.simpleuart_reg_div_do[15]
.sym 61334 soc.spimemio.din_data[7]
.sym 61335 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 61336 iomem_addr[8]
.sym 61348 UART_RX_SB_LUT4_I1_I0[3]
.sym 61349 soc.simpleuart.recv_pattern[4]
.sym 61352 soc.simpleuart.recv_pattern[5]
.sym 61356 soc.spimemio.softreset
.sym 61360 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 61366 soc.simpleuart.recv_pattern[7]
.sym 61369 soc.simpleuart.recv_pattern[6]
.sym 61382 UART_RX_SB_LUT4_I1_I0[3]
.sym 61383 soc.spimemio.softreset
.sym 61389 soc.simpleuart.recv_pattern[6]
.sym 61393 soc.simpleuart.recv_pattern[7]
.sym 61400 soc.simpleuart.recv_pattern[4]
.sym 61419 soc.simpleuart.recv_pattern[5]
.sym 61421 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 61422 clk$SB_IO_IN_$glb_clk
.sym 61423 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61425 soc.simpleuart.recv_buf_data[4]
.sym 61426 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 61427 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 61428 soc.simpleuart.recv_buf_data[5]
.sym 61429 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[2]
.sym 61430 soc.simpleuart.recv_buf_data[3]
.sym 61438 iomem_addr[16]
.sym 61439 iomem_addr[17]
.sym 61442 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 61443 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 61448 soc.simpleuart_reg_div_do[28]
.sym 61449 soc.simpleuart_reg_div_do[7]
.sym 61450 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 61451 soc.simpleuart.recv_pattern[6]
.sym 61452 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 61453 iomem_addr[19]
.sym 61454 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 61455 iomem_addr[23]
.sym 61456 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 61457 soc.simpleuart_reg_div_do[14]
.sym 61458 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 61467 UART_RX_SB_LUT4_I1_I0[3]
.sym 61470 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 61472 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 61480 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 61485 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 61487 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 61488 flash_io0_do_SB_LUT4_O_I2[2]
.sym 61493 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 61496 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 61505 UART_RX_SB_LUT4_I1_I0[3]
.sym 61506 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 61507 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 61522 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 61523 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 61524 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 61534 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 61535 flash_io0_do_SB_LUT4_O_I2[2]
.sym 61536 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 61540 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 61541 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 61542 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 61545 clk$SB_IO_IN_$glb_clk
.sym 61546 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61548 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 61549 soc.spimemio_cfgreg_do[20]
.sym 61550 soc.spimemio_cfgreg_do[16]
.sym 61553 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 61559 soc.spimemio.rd_inc
.sym 61560 iomem_addr[8]
.sym 61561 iomem_addr[18]
.sym 61565 iomem_wstrb[2]
.sym 61567 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 61568 iomem_addr[9]
.sym 61571 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 61572 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 61573 iomem_addr[15]
.sym 61575 soc.simpleuart_reg_div_do[5]
.sym 61576 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 61577 iomem_wdata[24]
.sym 61578 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 61580 iomem_wdata[26]
.sym 61581 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 61582 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 61588 iomem_addr[6]
.sym 61591 iomem_addr[9]
.sym 61596 soc.simpleuart.recv_pattern[3]
.sym 61602 iomem_addr[8]
.sym 61603 iomem_addr[7]
.sym 61615 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 61645 iomem_addr[7]
.sym 61646 iomem_addr[8]
.sym 61647 iomem_addr[6]
.sym 61648 iomem_addr[9]
.sym 61660 soc.simpleuart.recv_pattern[3]
.sym 61667 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 61668 clk$SB_IO_IN_$glb_clk
.sym 61669 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61670 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 61671 soc.simpleuart_reg_div_do[24]
.sym 61672 soc.simpleuart_reg_div_do[27]
.sym 61673 soc.simpleuart_reg_div_do[31]
.sym 61674 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_1_I2[2]
.sym 61675 soc.cpu.mem_valid_SB_LUT4_I3_1_O[2]
.sym 61676 soc.simpleuart_reg_div_do[26]
.sym 61677 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 61678 iomem_wdata[20]
.sym 61683 soc.spimemio.buffer[10]
.sym 61684 flash_io3_di
.sym 61688 soc.spimemio.rd_valid_SB_LUT4_I2_I0[0]
.sym 61690 iomem_addr[12]
.sym 61691 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 61692 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 61693 iomem_addr[13]
.sym 61694 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 61695 soc.simpleuart_reg_div_do[6]
.sym 61696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61697 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 61698 iomem_addr[13]
.sym 61699 soc.simpleuart_reg_div_do[26]
.sym 61700 iomem_addr[21]
.sym 61702 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 61704 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 61705 soc.simpleuart_reg_div_do[24]
.sym 61713 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61714 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 61715 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 61717 soc.cpu.next_pc[3]
.sym 61720 iomem_addr[15]
.sym 61723 iomem_addr[3]
.sym 61726 iomem_addr[16]
.sym 61727 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 61730 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 61731 iomem_addr[3]
.sym 61732 iomem_addr[5]
.sym 61734 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 61735 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 61736 soc.mem_valid
.sym 61737 iomem_addr[4]
.sym 61739 iomem_addr[2]
.sym 61740 soc.cpu.mem_valid_SB_LUT4_I3_1_O[2]
.sym 61742 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 61744 iomem_addr[15]
.sym 61750 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 61752 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 61753 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 61756 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 61757 iomem_addr[2]
.sym 61758 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 61759 iomem_addr[3]
.sym 61762 iomem_addr[2]
.sym 61763 soc.mem_valid
.sym 61765 iomem_addr[3]
.sym 61768 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 61769 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 61770 soc.cpu.next_pc[3]
.sym 61771 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 61774 iomem_addr[2]
.sym 61775 soc.cpu.mem_valid_SB_LUT4_I3_1_O[2]
.sym 61776 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 61777 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 61782 iomem_addr[16]
.sym 61786 iomem_addr[4]
.sym 61788 iomem_addr[5]
.sym 61790 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61791 clk$SB_IO_IN_$glb_clk
.sym 61793 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 61794 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 61795 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 61796 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[1]
.sym 61797 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61799 soc.simpleuart_reg_div_do[25]
.sym 61800 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 61801 iomem_addr[3]
.sym 61805 iomem_wdata[27]
.sym 61808 soc.simpleuart_reg_div_do[31]
.sym 61809 iomem_addr[7]
.sym 61814 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 61815 iomem_addr[3]
.sym 61816 soc.simpleuart_reg_div_do[27]
.sym 61818 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 61819 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 61820 soc.simpleuart_reg_div_do[30]
.sym 61821 iomem_wdata[28]
.sym 61822 soc.mem_valid
.sym 61823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 61825 soc.simpleuart_reg_div_do[15]
.sym 61826 soc.cpu.next_pc[18]
.sym 61827 soc.mem_rdata[31]
.sym 61828 soc.simpleuart_reg_div_do[29]
.sym 61834 iomem_addr[16]
.sym 61836 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61837 iomem_addr[12]
.sym 61838 iomem_addr[11]
.sym 61842 iomem_addr[14]
.sym 61844 iomem_addr[13]
.sym 61848 iomem_addr[17]
.sym 61852 iomem_addr[10]
.sym 61854 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 61855 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 61857 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 61859 iomem_addr[15]
.sym 61861 soc.cpu.next_pc[15]
.sym 61868 iomem_addr[12]
.sym 61873 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 61874 soc.cpu.next_pc[15]
.sym 61875 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 61876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 61880 iomem_addr[17]
.sym 61888 iomem_addr[11]
.sym 61891 iomem_addr[10]
.sym 61897 iomem_addr[14]
.sym 61898 iomem_addr[16]
.sym 61899 iomem_addr[17]
.sym 61900 iomem_addr[15]
.sym 61906 iomem_addr[13]
.sym 61911 iomem_addr[14]
.sym 61913 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61914 clk$SB_IO_IN_$glb_clk
.sym 61916 iomem_rdata[0]
.sym 61917 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 61918 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]
.sym 61919 soc.mem_rdata[31]
.sym 61920 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 61921 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 61922 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[2]
.sym 61926 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 61928 iomem_addr[16]
.sym 61929 soc.simpleuart_reg_div_do[25]
.sym 61930 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61933 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 61934 iomem_wdata[25]
.sym 61936 iomem_addr[17]
.sym 61937 flash_io0_di
.sym 61938 iomem_addr[14]
.sym 61939 iomem_addr[17]
.sym 61940 soc.simpleuart_reg_div_do[28]
.sym 61941 soc.simpleuart_reg_div_do[7]
.sym 61942 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 61943 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61944 soc.simpleuart.recv_pattern[6]
.sym 61945 iomem_ready_SB_LUT4_I1_O[0]
.sym 61947 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 61948 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 61950 soc.simpleuart_reg_div_do[14]
.sym 61951 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 61957 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 61959 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61960 soc.cpu.next_pc[21]
.sym 61961 iomem_addr[23]
.sym 61962 iomem_addr[20]
.sym 61965 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 61966 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 61967 iomem_addr[19]
.sym 61968 iomem_addr[21]
.sym 61971 iomem_addr[22]
.sym 61974 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 61976 soc.cpu.next_pc[13]
.sym 61978 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 61982 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 61986 soc.cpu.next_pc[18]
.sym 61987 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 61988 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 61993 iomem_addr[20]
.sym 61996 iomem_addr[22]
.sym 61997 iomem_addr[23]
.sym 61998 iomem_addr[20]
.sym 61999 iomem_addr[21]
.sym 62002 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62003 soc.cpu.next_pc[13]
.sym 62004 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 62005 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 62008 soc.cpu.next_pc[21]
.sym 62009 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62010 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 62011 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 62017 iomem_addr[19]
.sym 62020 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 62021 soc.cpu.next_pc[18]
.sym 62022 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62023 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 62026 iomem_addr[23]
.sym 62032 iomem_addr[22]
.sym 62036 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 62037 clk$SB_IO_IN_$glb_clk
.sym 62039 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 62040 soc.simpleuart_reg_div_do[30]
.sym 62041 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 62042 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 62043 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 62044 soc.simpleuart_reg_div_do[29]
.sym 62045 soc.simpleuart_reg_div_do[28]
.sym 62046 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62049 soc.cpu.decoded_imm[2]
.sym 62051 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62052 iomem_wdata[6]
.sym 62053 iomem_addr[18]
.sym 62054 soc.mem_rdata[31]
.sym 62055 iomem_addr[19]
.sym 62057 iomem_addr[23]
.sym 62059 iomem_addr[5]
.sym 62062 soc.spimemio.rd_inc
.sym 62063 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 62064 iomem_addr[13]
.sym 62065 soc.mem_rdata[31]
.sym 62069 iomem_wdata[29]
.sym 62070 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 62071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 62074 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 62082 iomem_addr[24]
.sym 62083 iomem_addr[21]
.sym 62085 iomem_addr[18]
.sym 62087 iomem_addr[25]
.sym 62088 iomem_addr[26]
.sym 62090 iomem_addr[13]
.sym 62091 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 62094 iomem_addr[24]
.sym 62095 iomem_addr[25]
.sym 62108 soc.simpleuart.recv_pattern[7]
.sym 62111 iomem_ready_SB_LUT4_I1_O[1]
.sym 62114 iomem_addr[21]
.sym 62119 iomem_addr[13]
.sym 62120 iomem_addr[25]
.sym 62121 iomem_addr[24]
.sym 62131 iomem_addr[25]
.sym 62132 iomem_ready_SB_LUT4_I1_O[1]
.sym 62133 iomem_addr[26]
.sym 62134 iomem_addr[24]
.sym 62138 soc.simpleuart.recv_pattern[7]
.sym 62145 iomem_addr[18]
.sym 62152 iomem_addr[24]
.sym 62159 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 62160 clk$SB_IO_IN_$glb_clk
.sym 62161 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 62162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 62163 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 62164 iomem_ready_SB_LUT4_I1_O[0]
.sym 62165 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 62166 soc.simpleuart.recv_buf_data[6]
.sym 62168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 62169 iomem_ready_SB_LUT4_I1_O[1]
.sym 62174 iomem_addr[25]
.sym 62175 soc.simpleuart_reg_div_do[28]
.sym 62176 iomem_addr[24]
.sym 62178 iomem_wdata[4]
.sym 62179 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 62183 iomem_addr[25]
.sym 62184 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62186 soc.simpleuart_reg_div_do[24]
.sym 62187 soc.simpleuart_reg_div_do[6]
.sym 62188 soc.mem_rdata[24]
.sym 62190 iomem_wdata[30]
.sym 62191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 62192 soc.simpleuart_reg_div_do[29]
.sym 62193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62194 soc.simpleuart_reg_div_do[28]
.sym 62196 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62197 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 62209 iomem_addr[28]
.sym 62210 soc.cpu.next_pc[28]
.sym 62214 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 62221 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 62222 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 62223 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62229 iomem_addr[27]
.sym 62230 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 62233 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 62257 iomem_addr[28]
.sym 62260 iomem_addr[28]
.sym 62261 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 62262 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 62263 iomem_addr[27]
.sym 62272 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 62273 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 62274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 62275 soc.cpu.next_pc[28]
.sym 62282 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 62283 clk$SB_IO_IN_$glb_clk
.sym 62287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 62289 soc.spimemio.config_cont_SB_LUT4_I1_1_I2[2]
.sym 62290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62291 iomem_rdata_SB_DFFESR_Q_E
.sym 62292 iomem_ready
.sym 62299 soc.simpleuart_reg_div_do[19]
.sym 62303 soc.spimemio_cfgreg_do[18]
.sym 62304 soc.mem_rdata[19]
.sym 62305 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 62306 soc.simpleuart.recv_pattern[2]
.sym 62308 soc.simpleuart_reg_div_do[17]
.sym 62309 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62310 soc.cpu.next_pc[18]
.sym 62311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 62313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62314 soc.mem_valid
.sym 62315 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62316 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62317 soc.simpleuart_reg_div_do[15]
.sym 62319 soc.mem_rdata[31]
.sym 62320 soc.mem_rdata[26]
.sym 62408 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 62409 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 62410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62411 iomem_rdata[3]
.sym 62412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 62413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 62414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 62415 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62421 soc.mem_rdata[16]
.sym 62422 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 62427 soc.simpleuart_reg_div_do[20]
.sym 62435 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 62436 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 62437 soc.cpu.decoded_imm[1]
.sym 62438 soc.simpleuart_reg_div_do[14]
.sym 62439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 62440 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62453 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 62455 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 62457 soc.cpu.cpu_state[6]
.sym 62458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 62460 soc.mem_rdata[24]
.sym 62462 soc.cpu.cpu_state[6]
.sym 62463 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 62464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 62470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 62471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 62472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62473 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62475 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 62480 soc.mem_rdata[26]
.sym 62482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 62483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 62485 soc.cpu.cpu_state[6]
.sym 62488 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62489 soc.mem_rdata[24]
.sym 62490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62491 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 62500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 62501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 62502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 62503 soc.cpu.cpu_state[6]
.sym 62524 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 62525 soc.mem_rdata[26]
.sym 62526 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62527 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 62529 clk$SB_IO_IN_$glb_clk
.sym 62530 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 62531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 62532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 62533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 62534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 62535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 62536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 62537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 62538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 62543 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62544 soc.cpu.cpu_state[6]
.sym 62547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 62550 soc.cpu.cpu_state[6]
.sym 62552 iomem_ready_SB_LUT4_I3_I1[6]
.sym 62553 soc.cpu.cpu_state[6]
.sym 62561 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 62562 soc.mem_rdata[31]
.sym 62563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 62566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 62572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62575 soc.mem_rdata[29]
.sym 62577 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 62580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62581 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62582 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 62586 soc.mem_rdata[24]
.sym 62588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 62589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 62591 soc.mem_rdata[31]
.sym 62592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 62593 soc.cpu.cpu_state[6]
.sym 62594 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 62596 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 62597 soc.mem_rdata[16]
.sym 62599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 62600 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62606 soc.mem_rdata[24]
.sym 62607 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 62608 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 62612 soc.mem_rdata[16]
.sym 62613 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 62614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 62623 soc.mem_rdata[29]
.sym 62624 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62626 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 62629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 62630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 62631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 62632 soc.cpu.cpu_state[6]
.sym 62635 soc.mem_rdata[31]
.sym 62636 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 62637 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62638 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 62641 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 62644 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62652 clk$SB_IO_IN_$glb_clk
.sym 62653 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 62654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 62655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 62658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 62665 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 62666 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62668 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62669 soc.mem_rdata[29]
.sym 62670 soc.cpu.decoded_imm[22]
.sym 62673 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62674 soc.mem_rdata[24]
.sym 62676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62679 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 62681 soc.mem_rdata[25]
.sym 62682 LAP$SB_IO_IN
.sym 62683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 62685 VIEW_LAPS$SB_IO_IN
.sym 62686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 62689 soc.mem_rdata[24]
.sym 62698 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 62699 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 62700 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62703 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 62706 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 62707 soc.mem_rdata[16]
.sym 62708 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 62709 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 62711 soc.cpu.cpu_state[6]
.sym 62712 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62713 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 62722 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62724 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62728 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 62729 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 62730 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 62731 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 62758 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62759 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62760 soc.mem_rdata[16]
.sym 62761 soc.cpu.cpu_state[6]
.sym 62770 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62771 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 62772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 62773 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62774 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 62775 clk$SB_IO_IN_$glb_clk
.sym 62776 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 62777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 62781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 62782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 62787 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 62792 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 62798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 62799 START_STOP$SB_IO_IN
.sym 62800 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 62801 soc.cpu.reg_out[19]
.sym 62802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 62808 soc.mem_rdata[29]
.sym 62809 soc.mem_rdata[28]
.sym 62810 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 62820 soc.mem_rdata[28]
.sym 62825 soc.cpu.cpu_state[6]
.sym 62826 soc.mem_rdata[30]
.sym 62830 soc.mem_rdata[27]
.sym 62831 soc.cpu.cpu_state[6]
.sym 62832 soc.mem_rdata[31]
.sym 62835 soc.mem_rdata[26]
.sym 62839 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62841 soc.mem_rdata[25]
.sym 62844 soc.mem_rdata[23]
.sym 62847 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62849 soc.mem_rdata[24]
.sym 62851 soc.cpu.cpu_state[6]
.sym 62852 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62853 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62854 soc.mem_rdata[31]
.sym 62857 soc.mem_rdata[23]
.sym 62858 soc.cpu.cpu_state[6]
.sym 62859 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62860 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62863 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62864 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62865 soc.cpu.cpu_state[6]
.sym 62866 soc.mem_rdata[30]
.sym 62869 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62870 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62871 soc.mem_rdata[27]
.sym 62872 soc.cpu.cpu_state[6]
.sym 62875 soc.cpu.cpu_state[6]
.sym 62876 soc.mem_rdata[25]
.sym 62877 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62878 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62881 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62882 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62883 soc.cpu.cpu_state[6]
.sym 62884 soc.mem_rdata[24]
.sym 62887 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62888 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62889 soc.cpu.cpu_state[6]
.sym 62890 soc.mem_rdata[26]
.sym 62893 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62894 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62895 soc.cpu.cpu_state[6]
.sym 62896 soc.mem_rdata[28]
.sym 62900 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 62901 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 62905 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 62906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 62907 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 62911 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 62917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 62919 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 62922 soc.mem_rdata[30]
.sym 62923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 62924 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 62926 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62927 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 62928 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 62929 soc.cpu.decoded_imm[1]
.sym 62931 soc.cpu.decoded_imm[22]
.sym 62932 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 62933 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 62935 soc.cpu.decoded_imm[2]
.sym 62941 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 62944 soc.cpu.cpu_state[6]
.sym 62945 soc.cpu.cpu_state[6]
.sym 62946 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 62948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 62952 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 62954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 62959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 62961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 62966 soc.mem_rdata[17]
.sym 62968 soc.mem_rdata[29]
.sym 62971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 62974 soc.mem_rdata[29]
.sym 62975 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 62976 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 62977 soc.cpu.cpu_state[6]
.sym 62980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 62981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 62986 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 62987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 62988 soc.cpu.cpu_state[6]
.sym 63006 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 63007 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 63010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 63012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 63017 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63018 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 63019 soc.mem_rdata[17]
.sym 63021 clk$SB_IO_IN_$glb_clk
.sym 63022 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 63023 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63024 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 63025 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63026 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 63027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 63028 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63029 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 63030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 63038 soc.cpu.cpu_state[6]
.sym 63040 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 63041 soc.cpu.cpu_state[6]
.sym 63042 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 63045 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 63047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 63048 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63049 soc.cpu.decoded_imm[24]
.sym 63050 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63052 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63054 soc.cpu.decoded_imm_j[2]
.sym 63055 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63056 soc.cpu.reg_out[29]
.sym 63057 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 63064 soc.cpu.decoded_imm_j[1]
.sym 63066 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 63068 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63069 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63070 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 63072 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 63073 soc.cpu.decoded_imm_j[2]
.sym 63074 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 63076 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63077 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63078 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63081 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 63082 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 63083 soc.cpu.mem_rdata_q[22]
.sym 63085 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63086 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63087 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[3]
.sym 63089 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 63090 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 63091 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 63094 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63095 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 63097 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63098 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[3]
.sym 63099 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 63103 soc.cpu.mem_rdata_q[22]
.sym 63104 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 63105 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 63106 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 63109 soc.cpu.decoded_imm_j[2]
.sym 63110 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63111 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 63112 soc.cpu.mem_rdata_q[22]
.sym 63115 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 63116 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 63117 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63118 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63122 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63123 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 63124 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63127 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 63128 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 63129 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63130 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 63133 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63134 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 63135 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63136 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63139 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63140 soc.cpu.decoded_imm_j[1]
.sym 63141 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63142 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 63143 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 63144 clk$SB_IO_IN_$glb_clk
.sym 63145 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 63146 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63147 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 63148 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
.sym 63149 soc.cpu.mem_rdata_q[22]
.sym 63150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 63151 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63152 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63153 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 63160 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63162 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 63163 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 63166 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63171 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 63172 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63173 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63174 LAP$SB_IO_IN
.sym 63175 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63176 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63177 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 63178 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 63179 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63180 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 63181 VIEW_LAPS$SB_IO_IN
.sym 63188 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 63189 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 63190 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 63192 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63195 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 63196 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63197 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63198 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63199 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63200 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63207 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 63215 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63221 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63222 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63223 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 63226 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63227 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 63229 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63232 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63233 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 63235 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63244 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 63247 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63251 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63252 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 63257 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 63259 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63263 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63265 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 63266 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63267 clk$SB_IO_IN_$glb_clk
.sym 63269 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 63270 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 63271 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63272 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63273 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 63274 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 63275 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 63276 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63280 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 63282 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63283 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63284 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63286 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 63291 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 63293 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 63294 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 63295 soc.cpu.mem_rdata_q[22]
.sym 63298 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63299 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 63300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63301 soc.cpu.reg_out[19]
.sym 63303 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 63304 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63310 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 63312 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63315 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63316 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63317 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 63318 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63320 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 63321 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63324 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63325 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 63327 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63329 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63330 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 63332 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63333 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63335 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 63336 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63337 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63340 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 63341 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 63343 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63344 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63345 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63346 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63349 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63352 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 63356 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63358 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63361 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63364 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63367 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 63369 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 63373 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63374 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 63375 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 63376 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63380 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63381 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63382 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63385 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 63386 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 63387 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 63388 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 63389 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63390 clk$SB_IO_IN_$glb_clk
.sym 63392 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[2]
.sym 63393 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63394 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 63395 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 63396 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 63397 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 63398 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 63399 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63406 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 63409 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63410 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63413 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 63414 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 63415 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63416 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63417 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63418 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 63419 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 63420 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63421 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 63422 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63424 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63425 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63426 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63433 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 63435 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63436 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63437 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63438 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 63441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 63443 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 63444 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63445 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63446 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63447 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63448 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63451 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 63458 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63459 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 63460 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63461 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 63463 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 63466 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 63467 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 63468 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63473 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63474 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63478 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63479 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63484 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63487 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63490 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63491 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 63492 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63493 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 63496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 63499 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63502 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 63503 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 63504 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 63505 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 63508 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 63510 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63512 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63513 clk$SB_IO_IN_$glb_clk
.sym 63515 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 63516 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 63517 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 63518 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 63519 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 63520 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 63521 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 63522 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 63527 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63530 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 63534 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 63538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 63539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63541 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63542 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63543 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63544 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63545 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 63547 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 63549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63550 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63557 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 63558 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 63559 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63561 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63563 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63564 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 63566 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 63567 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63569 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 63570 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63571 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63572 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63576 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63577 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63579 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63580 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 63581 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 63583 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 63585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 63586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63589 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 63590 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 63591 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 63592 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 63596 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 63597 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 63598 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63601 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 63603 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 63607 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63608 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63609 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 63613 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63614 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 63615 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 63619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63622 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 63625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 63626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63631 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63633 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63638 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 63639 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 63640 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[1]
.sym 63641 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 63642 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 63643 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63644 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 63645 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63650 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 63652 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63653 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 63654 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 63657 soc.cpu.mem_rdata_q[18]
.sym 63658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63659 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63661 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 63662 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 63663 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 63664 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 63665 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 63666 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63667 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63668 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63669 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63670 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 63671 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 63673 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 63679 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 63680 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63682 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 63685 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63690 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63692 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63693 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63694 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 63702 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63704 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 63714 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63715 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63719 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63720 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63721 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63724 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63726 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63727 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63731 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63733 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 63736 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63737 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63742 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 63743 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 63748 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 63749 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63750 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 63751 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 63755 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63756 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63761 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 63762 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 63763 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 63764 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 63765 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63766 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 63767 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 63768 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63776 UART_RX_SB_LUT4_I1_I0[3]
.sym 63777 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63783 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 63786 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 63787 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 63788 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 63790 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 63791 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 63794 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63796 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 63802 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 63803 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 63805 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 63808 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63809 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63810 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 63811 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 63812 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 63813 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 63815 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 63816 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 63817 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 63818 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63819 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 63820 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 63821 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 63823 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 63826 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 63831 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 63833 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63836 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 63838 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 63842 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 63843 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63847 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63848 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 63849 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 63850 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 63854 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 63855 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 63859 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63860 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 63861 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 63862 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 63865 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 63866 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 63867 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 63868 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 63871 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 63872 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 63873 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 63874 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 63878 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63880 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 63884 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 63885 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 63886 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 63887 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 63888 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 63889 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 63890 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 63891 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 63896 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 63897 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 63898 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 63908 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 63911 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 63916 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 63917 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63919 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 63926 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63927 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 63928 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63929 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63930 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 63931 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 63932 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 63933 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 63934 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63937 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63939 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63940 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63941 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 63942 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 63943 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 63945 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 63946 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 63950 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 63954 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63958 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 63960 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63965 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 63966 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 63970 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63972 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 63976 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 63977 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 63978 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 63979 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 63983 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 63984 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 63985 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 63988 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 63990 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 63994 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 63997 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64000 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 64002 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 64007 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 64008 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[3]
.sym 64009 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 64011 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 64012 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 64013 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 64014 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 64019 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 64020 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 64022 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 64024 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 64025 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 64026 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 64028 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 64038 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 64042 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 64048 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 64051 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 64052 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 64053 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 64054 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 64055 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 64056 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 64060 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 64061 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 64066 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 64068 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64072 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 64075 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 64076 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 64077 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 64078 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 64081 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 64082 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 64083 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 64084 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 64087 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 64088 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 64089 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 64090 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 64093 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 64094 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 64096 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 64100 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 64101 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 64106 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 64107 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 64118 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 64120 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 64124 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 64125 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 64126 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64130 VIEW_LAPS$SB_IO_IN
.sym 64140 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 64144 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[3]
.sym 64153 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 64236 soc.spimemio.dout_tag[2]
.sym 64247 soc.simpleuart_reg_div_do[12]
.sym 64249 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 64282 soc.spimemio.din_tag[2]
.sym 64286 soc.spimemio.din_tag[0]
.sym 64292 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 64299 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 64337 soc.spimemio.din_tag[0]
.sym 64347 soc.spimemio.din_tag[2]
.sym 64351 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 64352 clk$SB_IO_IN_$glb_clk
.sym 64353 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 64358 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 64359 soc.spimemio.state[8]
.sym 64360 soc.spimemio.dout_tag[1]
.sym 64361 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64362 soc.spimemio.state[5]
.sym 64363 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 64364 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64365 soc.spimemio.dout_tag[0]
.sym 64372 DBG_SB_DFFESR_Q_E
.sym 64373 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 64374 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64375 iomem_wdata[25]
.sym 64377 iomem_wdata[29]
.sym 64378 iomem_wdata[30]
.sym 64379 iomem_wdata[3]
.sym 64380 iomem_wdata[28]
.sym 64381 iomem_wdata[22]
.sym 64396 soc.spimemio.state[5]
.sym 64403 soc.spimemio.dout_tag[2]
.sym 64409 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 64410 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 64411 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64412 soc.spimemio.din_ddr
.sym 64414 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 64417 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 64420 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 64424 soc.spimemio.xfer.xfer_tag[1]
.sym 64426 DBG[3]$SB_IO_OUT
.sym 64437 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 64438 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 64439 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 64441 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 64445 UART_RX_SB_LUT4_I1_I0[3]
.sym 64451 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 64452 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 64454 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64455 soc.spimemio.state[5]
.sym 64456 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 64459 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 64460 soc.spimemio.state[8]
.sym 64465 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64466 iomem_wstrb[2]
.sym 64474 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 64475 soc.spimemio.state[8]
.sym 64483 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64486 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64487 soc.spimemio.state[5]
.sym 64488 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 64489 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 64493 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 64494 iomem_wstrb[2]
.sym 64495 UART_RX_SB_LUT4_I1_I0[3]
.sym 64505 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 64511 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 64512 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 64514 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 64515 clk$SB_IO_IN_$glb_clk
.sym 64516 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 64517 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 64519 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 64522 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 64523 soc.spimemio.din_ddr
.sym 64524 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 64527 soc.simpleuart_reg_div_do[11]
.sym 64528 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 64529 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 64530 iomem_wdata[28]
.sym 64535 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 64536 iomem_wdata[16]
.sym 64539 iomem_wdata[29]
.sym 64541 soc.spimemio.dout_tag[1]
.sym 64543 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64544 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 64545 iomem_wdata[2]
.sym 64546 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 64547 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 64548 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 64549 COLHI$SB_IO_OUT
.sym 64550 iomem_wstrb[1]
.sym 64551 soc.spimemio.dout_tag[0]
.sym 64552 soc.simpleuart_reg_div_do[13]
.sym 64558 iomem_wdata[4]
.sym 64559 soc.spimemio.rd_wait
.sym 64560 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 64562 iomem_wdata[1]
.sym 64563 iomem_wdata[2]
.sym 64564 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64565 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 64567 soc.spimemio.din_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 64568 iomem_wdata[0]
.sym 64571 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 64572 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64576 iomem_wdata[3]
.sym 64578 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 64581 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 64586 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64588 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 64592 iomem_wdata[2]
.sym 64597 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 64598 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 64599 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64603 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 64604 soc.spimemio.rd_wait
.sym 64606 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64611 iomem_wdata[0]
.sym 64615 iomem_wdata[4]
.sym 64621 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 64622 soc.spimemio.din_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 64623 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 64624 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 64629 iomem_wdata[1]
.sym 64634 iomem_wdata[3]
.sym 64637 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 64638 clk$SB_IO_IN_$glb_clk
.sym 64639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 64640 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 64641 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 64644 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 64645 soc.spimemio.xfer.xfer_tag[1]
.sym 64652 soc.spimemio.dout_data[5]
.sym 64657 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 64662 soc.spimemio.dout_data[2]
.sym 64664 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 64665 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 64666 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_I0_O[2]
.sym 64667 soc.simpleuart_reg_div_do[0]
.sym 64668 soc.spimemio_cfgreg_do[20]
.sym 64669 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 64670 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 64671 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 64672 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 64673 soc.simpleuart_reg_div_do[1]
.sym 64674 soc.spimemio.state[5]
.sym 64675 soc.simpleuart_reg_div_do[3]
.sym 64681 soc.simpleuart.send_divcnt[20]
.sym 64686 iomem_wdata[13]
.sym 64692 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 64693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 64696 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 64697 soc.simpleuart.send_divcnt[22]
.sym 64704 iomem_wdata[12]
.sym 64708 UART_RX_SB_LUT4_I1_I0[3]
.sym 64710 iomem_wstrb[1]
.sym 64716 soc.simpleuart.send_divcnt[22]
.sym 64726 UART_RX_SB_LUT4_I1_I0[3]
.sym 64727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 64728 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 64734 iomem_wdata[13]
.sym 64744 iomem_wdata[12]
.sym 64750 iomem_wstrb[1]
.sym 64751 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 64752 UART_RX_SB_LUT4_I1_I0[3]
.sym 64757 soc.simpleuart.send_divcnt[20]
.sym 64760 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 64761 clk$SB_IO_IN_$glb_clk
.sym 64762 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 64763 flash_io2_oe
.sym 64764 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 64765 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 64766 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 64767 flash_io3_oe
.sym 64768 soc.spimemio.dout_data[7]
.sym 64770 soc.spimemio.dout_data[3]
.sym 64775 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 64776 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 64777 iomem_wdata[24]
.sym 64778 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 64779 iomem_addr[16]
.sym 64782 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64784 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 64787 soc.simpleuart_reg_div_do[9]
.sym 64788 soc.spimemio.dout_tag[2]
.sym 64789 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64790 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 64791 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 64792 soc.spimemio.din_rd
.sym 64793 soc.simpleuart_reg_div_do[8]
.sym 64794 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 64795 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 64797 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64798 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 64804 iomem_wdata[9]
.sym 64807 iomem_wdata[11]
.sym 64808 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 64810 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 64811 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 64813 iomem_wdata[15]
.sym 64816 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 64823 iomem_wdata[10]
.sym 64825 iomem_wdata[8]
.sym 64831 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 64833 iomem_wdata[14]
.sym 64839 iomem_wdata[14]
.sym 64843 iomem_wdata[11]
.sym 64850 iomem_wdata[10]
.sym 64863 iomem_wdata[9]
.sym 64867 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 64868 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 64869 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 64870 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 64873 iomem_wdata[15]
.sym 64881 iomem_wdata[8]
.sym 64883 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 64884 clk$SB_IO_IN_$glb_clk
.sym 64885 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 64887 soc.spimemio.config_oe[1]
.sym 64888 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 64889 soc.spimemio.config_oe[0]
.sym 64890 soc.spimemio.config_oe[3]
.sym 64892 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64893 flash_io1_oe
.sym 64898 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 64900 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 64902 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64903 iomem_wdata[11]
.sym 64904 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64908 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 64910 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 64911 soc.simpleuart_reg_div_do[10]
.sym 64912 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 64913 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 64914 flash_io3_oe
.sym 64915 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 64916 soc.spimemio.dout_data[7]
.sym 64917 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 64919 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 64920 soc.spimemio.dout_data[3]
.sym 64921 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 64928 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 64929 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 64931 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 64932 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 64935 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[1]
.sym 64936 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 64937 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 64939 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
.sym 64940 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 64941 iomem_addr[5]
.sym 64942 iomem_addr[4]
.sym 64945 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 64946 soc.spimemio.state[5]
.sym 64947 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 64948 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[3]
.sym 64949 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64953 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 64954 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 64956 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 64957 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64958 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[2]
.sym 64960 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 64961 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 64962 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 64968 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 64969 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 64972 iomem_addr[4]
.sym 64973 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 64974 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 64975 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64978 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[3]
.sym 64979 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[2]
.sym 64980 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[1]
.sym 64981 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 64984 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64985 soc.spimemio.state[5]
.sym 64986 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 64987 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 64990 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64991 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 64992 iomem_addr[5]
.sym 64993 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 65002 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
.sym 65004 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 65005 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 65006 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 65007 clk$SB_IO_IN_$glb_clk
.sym 65008 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 65009 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 65010 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 65011 soc.spimemio.din_rd
.sym 65013 iomem_ready_SB_LUT4_I3_O[0]
.sym 65015 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 65016 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 65021 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 65022 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 65023 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 65024 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65025 soc.spimemio.din_data[4]
.sym 65029 soc.spimemio.din_data[5]
.sym 65030 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 65031 soc.spimemio.din_data[7]
.sym 65033 soc.simpleuart_reg_div_do[13]
.sym 65034 COLHI$SB_IO_OUT
.sym 65035 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 65036 soc.cpu.trap_SB_LUT4_I2_O
.sym 65037 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 65039 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 65041 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 65042 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 65043 flash_clk_SB_LUT4_I1_I2[3]
.sym 65044 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65052 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65053 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 65054 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 65055 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65056 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 65058 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 65060 iomem_addr[7]
.sym 65063 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 65065 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 65067 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 65068 iomem_addr[12]
.sym 65069 soc.spimemio_cfgreg_do[21]
.sym 65070 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65073 iomem_addr[20]
.sym 65077 soc.spimemio_cfgreg_do[22]
.sym 65079 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 65081 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 65084 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65085 soc.spimemio_cfgreg_do[22]
.sym 65086 soc.spimemio_cfgreg_do[21]
.sym 65089 soc.spimemio_cfgreg_do[21]
.sym 65090 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 65091 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 65092 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 65095 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 65096 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65107 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 65108 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 65109 iomem_addr[12]
.sym 65110 iomem_addr[20]
.sym 65113 soc.spimemio_cfgreg_do[21]
.sym 65114 soc.spimemio_cfgreg_do[22]
.sym 65115 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65116 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 65119 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 65120 iomem_addr[7]
.sym 65121 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65122 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 65130 clk$SB_IO_IN_$glb_clk
.sym 65131 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65133 soc.spimemio.rd_valid
.sym 65134 soc.spimemio.config_qspi_SB_LUT4_I1_2_O[3]
.sym 65135 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 65136 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 65137 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 65138 soc.spimemio.config_qspi_SB_LUT4_I1_2_O_SB_LUT4_I3_O[3]
.sym 65139 soc.spimemio.config_qspi_SB_LUT4_I1_2_I3[3]
.sym 65145 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 65150 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 65153 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 65155 iomem_wdata[18]
.sym 65156 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 65157 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 65158 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_I0_O[2]
.sym 65159 soc.simpleuart_reg_div_do[0]
.sym 65160 soc.spimemio_cfgreg_do[20]
.sym 65161 soc.simpleuart_reg_div_do[1]
.sym 65162 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65163 soc.simpleuart_reg_div_do[3]
.sym 65164 UART_RX_SB_LUT4_I1_I0[3]
.sym 65165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65166 iomem_addr[6]
.sym 65167 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 65173 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[1]
.sym 65174 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 65175 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 65177 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 65178 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65179 iomem_addr[15]
.sym 65180 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 65181 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 65182 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 65183 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 65184 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 65187 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 65188 iomem_addr[16]
.sym 65189 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65190 iomem_addr[19]
.sym 65191 iomem_addr[8]
.sym 65192 iomem_addr[23]
.sym 65193 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 65195 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 65198 iomem_addr[11]
.sym 65199 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 65201 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 65203 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 65204 soc.spimemio_cfgreg_do[16]
.sym 65206 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 65207 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 65208 iomem_addr[15]
.sym 65209 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 65212 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65213 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 65214 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 65215 soc.spimemio_cfgreg_do[16]
.sym 65218 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 65219 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 65220 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[1]
.sym 65221 iomem_addr[23]
.sym 65224 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 65225 iomem_addr[11]
.sym 65226 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 65230 iomem_addr[16]
.sym 65233 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 65237 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65238 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 65242 iomem_addr[8]
.sym 65243 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 65244 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 65245 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 65248 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 65249 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[1]
.sym 65250 iomem_addr[19]
.sym 65251 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 65252 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 65253 clk$SB_IO_IN_$glb_clk
.sym 65254 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 65255 soc.spimemio.config_qspi_SB_LUT4_I2_I3[3]
.sym 65256 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 65258 soc.spimemio.din_data[6]
.sym 65259 soc.spimemio.din_data[3]
.sym 65260 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65261 soc.spimemio.din_data[1]
.sym 65262 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 65267 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 65268 soc.spimemio.rd_inc
.sym 65269 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65270 soc.simpleuart_reg_div_do[8]
.sym 65271 soc.spimemio.din_data[0]
.sym 65272 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 65274 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 65276 soc.spimemio.rd_valid
.sym 65277 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65279 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 65280 iomem_addr[3]
.sym 65281 $PACKER_VCC_NET
.sym 65282 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 65283 soc.simpleuart_reg_div_do[27]
.sym 65284 soc.simpleuart_reg_div_do[9]
.sym 65285 soc.simpleuart_reg_div_do[31]
.sym 65286 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 65287 soc.spimemio.rd_addr[6]
.sym 65288 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 65289 iomem_wdata[31]
.sym 65290 soc.spimemio_cfgreg_do[16]
.sym 65301 iomem_addr[13]
.sym 65303 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65304 iomem_addr[21]
.sym 65305 iomem_wstrb[2]
.sym 65307 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 65311 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 65314 soc.simpleuart.recv_pattern[5]
.sym 65316 soc.simpleuart.recv_pattern[3]
.sym 65318 soc.simpleuart.recv_buf_data[3]
.sym 65319 soc.simpleuart.recv_pattern[4]
.sym 65323 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 65324 UART_RX_SB_LUT4_I1_I0[3]
.sym 65325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65337 soc.simpleuart.recv_pattern[4]
.sym 65341 iomem_wstrb[2]
.sym 65342 UART_RX_SB_LUT4_I1_I0[3]
.sym 65343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65348 soc.simpleuart.recv_buf_data[3]
.sym 65349 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65353 soc.simpleuart.recv_pattern[5]
.sym 65359 iomem_addr[13]
.sym 65360 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 65361 iomem_addr[21]
.sym 65362 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 65367 soc.simpleuart.recv_pattern[3]
.sym 65375 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 65376 clk$SB_IO_IN_$glb_clk
.sym 65377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65378 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 65379 soc.spimemio.rd_addr[7]
.sym 65380 soc.spimemio.rd_addr[6]
.sym 65381 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 65382 soc.spimemio.rd_addr[3]
.sym 65383 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 65384 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 65385 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 65388 soc.simpleuart_reg_div_do[12]
.sym 65389 soc.simpleuart_reg_div_do[27]
.sym 65390 iomem_addr[21]
.sym 65393 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 65394 flash_io0_do_SB_LUT4_O_I2[2]
.sym 65396 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 65397 iomem_addr[13]
.sym 65398 soc.spimemio_cfgreg_do[22]
.sym 65402 flash_io3_oe
.sym 65403 iomem_addr[14]
.sym 65404 soc.simpleuart_reg_div_do[10]
.sym 65409 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 65410 soc.spimemio.din_data[1]
.sym 65411 soc.spimemio.rd_valid
.sym 65412 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 65419 iomem_wdata[16]
.sym 65422 iomem_wdata[20]
.sym 65423 soc.simpleuart.recv_buf_data[5]
.sym 65428 soc.simpleuart.recv_buf_data[4]
.sym 65442 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65446 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65458 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65461 soc.simpleuart.recv_buf_data[4]
.sym 65467 iomem_wdata[20]
.sym 65471 iomem_wdata[16]
.sym 65490 soc.simpleuart.recv_buf_data[5]
.sym 65491 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65498 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65499 clk$SB_IO_IN_$glb_clk
.sym 65500 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65501 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 65502 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 65503 flash_clk_SB_LUT4_I1_I2[2]
.sym 65504 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 65505 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 65506 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 65507 flash_csb_SB_LUT4_I1_O[1]
.sym 65508 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 65512 iomem_rdata_SB_DFFESR_Q_E
.sym 65514 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 65516 iomem_addr[10]
.sym 65517 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65518 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 65521 iomem_addr[7]
.sym 65522 soc.spimemio.rd_addr[7]
.sym 65525 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 65526 soc.spimemio_cfgreg_do[20]
.sym 65527 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 65528 flash_clk_SB_LUT4_I1_I2[3]
.sym 65529 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 65530 soc.simpleuart_reg_div_do[13]
.sym 65531 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 65532 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65533 soc.simpleuart_reg_div_do[18]
.sym 65534 COLHI$SB_IO_OUT
.sym 65535 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 65536 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 65542 soc.simpleuart_reg_div_do[5]
.sym 65544 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65546 iomem_addr[3]
.sym 65547 iomem_wdata[27]
.sym 65549 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65552 iomem_wdata[24]
.sym 65553 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65554 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65555 iomem_wdata[26]
.sym 65556 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 65557 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65558 soc.simpleuart_reg_div_do[21]
.sym 65561 iomem_wdata[31]
.sym 65563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65564 soc.simpleuart_reg_div_do[11]
.sym 65567 soc.mem_valid
.sym 65572 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 65575 soc.simpleuart_reg_div_do[11]
.sym 65576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65577 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65578 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 65581 iomem_wdata[24]
.sym 65590 iomem_wdata[27]
.sym 65593 iomem_wdata[31]
.sym 65599 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65600 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65601 soc.simpleuart_reg_div_do[21]
.sym 65602 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65606 soc.mem_valid
.sym 65608 iomem_addr[3]
.sym 65611 iomem_wdata[26]
.sym 65617 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65618 soc.simpleuart_reg_div_do[5]
.sym 65619 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 65620 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65621 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65622 clk$SB_IO_IN_$glb_clk
.sym 65623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65624 soc.spimem_rdata[11]
.sym 65625 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 65626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 65627 soc.spimemio.rd_addr[21]
.sym 65628 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 65629 flash_clk_SB_LUT4_I1_I2[0]
.sym 65630 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 65631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 65636 soc.simpleuart.recv_pattern[0]
.sym 65637 iomem_addr[12]
.sym 65639 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 65641 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65643 iomem_addr[17]
.sym 65645 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65648 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 65651 soc.simpleuart_reg_div_do[0]
.sym 65652 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 65653 soc.simpleuart_reg_div_do[1]
.sym 65654 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 65655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 65656 UART_RX_SB_LUT4_I1_I0[3]
.sym 65657 soc.simpleuart_reg_div_do[26]
.sym 65658 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_I0_O[2]
.sym 65659 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 65665 iomem_rdata[0]
.sym 65666 iomem_wdata[25]
.sym 65667 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]
.sym 65668 soc.simpleuart_reg_div_do[31]
.sym 65669 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65670 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 65672 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 65675 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65676 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65678 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 65682 iomem_ready_SB_LUT4_I1_O[0]
.sym 65683 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65685 flash_io0_do_SB_LUT4_O_I2[2]
.sym 65686 soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 65688 flash_clk_SB_LUT4_I1_I2[3]
.sym 65690 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 65693 iomem_addr[11]
.sym 65694 flash_clk_SB_LUT4_I1_I2[0]
.sym 65695 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 65696 iomem_addr[10]
.sym 65700 iomem_rdata[0]
.sym 65701 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 65704 iomem_addr[11]
.sym 65707 iomem_addr[10]
.sym 65710 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 65711 iomem_ready_SB_LUT4_I1_O[0]
.sym 65712 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]
.sym 65713 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 65716 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 65717 flash_io0_do_SB_LUT4_O_I2[2]
.sym 65718 flash_clk_SB_LUT4_I1_I2[3]
.sym 65719 flash_clk_SB_LUT4_I1_I2[0]
.sym 65722 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]
.sym 65723 soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 65724 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 65725 iomem_ready_SB_LUT4_I1_O[0]
.sym 65735 iomem_wdata[25]
.sym 65740 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 65741 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65742 soc.simpleuart_reg_div_do[31]
.sym 65743 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65744 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65745 clk$SB_IO_IN_$glb_clk
.sym 65746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65747 flash_csb_SB_LUT4_I1_O[2]
.sym 65748 flash_io3_oe_SB_LUT4_I1_O[2]
.sym 65749 flash_io1_oe_SB_LUT4_I0_O[1]
.sym 65750 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 65751 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 65752 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 65753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 65754 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 65757 soc.mem_rdata[31]
.sym 65763 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 65766 iomem_addr[13]
.sym 65767 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65769 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65770 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 65771 flash_io0_do_SB_LUT4_O_I2[2]
.sym 65773 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 65777 soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 65778 soc.spimemio_cfgreg_do[16]
.sym 65779 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 65780 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 65781 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65782 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 65789 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 65790 iomem_addr[13]
.sym 65791 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[1]
.sym 65792 iomem_addr[12]
.sym 65793 iomem_addr[18]
.sym 65794 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[2]
.sym 65795 iomem_addr[19]
.sym 65796 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 65797 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[3]
.sym 65799 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 65801 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 65804 COLHI$SB_IO_OUT
.sym 65805 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[1]
.sym 65809 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 65812 flash_csb_SB_LUT4_I1_O[2]
.sym 65813 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 65815 iomem_rdata_SB_DFFESR_Q_E
.sym 65823 COLHI$SB_IO_OUT
.sym 65827 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 65828 iomem_addr[12]
.sym 65829 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 65830 iomem_addr[13]
.sym 65834 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 65835 iomem_addr[12]
.sym 65839 flash_csb_SB_LUT4_I1_O[2]
.sym 65840 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 65841 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[1]
.sym 65842 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 65845 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[2]
.sym 65846 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 65847 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[3]
.sym 65848 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[1]
.sym 65851 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 65852 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[3]
.sym 65853 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 65854 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[2]
.sym 65858 iomem_addr[18]
.sym 65860 iomem_addr[19]
.sym 65867 iomem_rdata_SB_DFFESR_Q_E
.sym 65868 clk$SB_IO_IN_$glb_clk
.sym 65869 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 65870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 65871 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 65872 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 65873 soc.spimem_rdata[31]
.sym 65874 soc.mem_rdata[21]
.sym 65875 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 65876 iomem_ready_SB_LUT4_I3_O[1]
.sym 65877 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 65883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 65886 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 65888 iomem_addr[12]
.sym 65896 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 65897 soc.mem_rdata[31]
.sym 65901 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 65902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 65903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 65913 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]
.sym 65915 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 65916 iomem_wdata[28]
.sym 65918 iomem_addr[24]
.sym 65919 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65920 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65921 iomem_ready_SB_LUT4_I1_O[0]
.sym 65924 iomem_addr[25]
.sym 65925 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[2]
.sym 65926 iomem_ready_SB_LUT4_I1_O[1]
.sym 65929 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65930 iomem_addr[24]
.sym 65934 iomem_wdata[29]
.sym 65935 iomem_wdata[30]
.sym 65936 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[3]
.sym 65937 iomem_addr[13]
.sym 65938 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 65945 iomem_addr[13]
.sym 65946 iomem_addr[25]
.sym 65947 iomem_addr[24]
.sym 65950 iomem_wdata[30]
.sym 65956 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65957 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65958 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 65959 iomem_ready_SB_LUT4_I1_O[0]
.sym 65962 iomem_addr[24]
.sym 65963 iomem_addr[25]
.sym 65964 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[2]
.sym 65965 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[3]
.sym 65968 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 65969 iomem_ready_SB_LUT4_I1_O[0]
.sym 65970 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]
.sym 65971 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65976 iomem_wdata[29]
.sym 65981 iomem_wdata[28]
.sym 65986 iomem_addr[24]
.sym 65987 iomem_ready_SB_LUT4_I1_O[1]
.sym 65988 iomem_ready_SB_LUT4_I1_O[0]
.sym 65989 iomem_addr[25]
.sym 65990 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65991 clk$SB_IO_IN_$glb_clk
.sym 65992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65993 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 65994 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 65995 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 65996 soc.spimem_rdata[0]
.sym 65997 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 65998 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 65999 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 66000 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 66005 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 66006 soc.spimemio.valid_SB_LUT4_O_I1[3]
.sym 66010 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 66011 soc.mem_valid
.sym 66012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66015 iomem_addr[11]
.sym 66018 iomem_rdata_SB_DFFESR_Q_E
.sym 66019 soc.spimemio_cfgreg_do[20]
.sym 66020 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 66021 flash_clk_SB_LUT4_I1_I2[3]
.sym 66022 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 66023 soc.simpleuart_reg_div_do[13]
.sym 66024 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 66025 soc.simpleuart_reg_div_do[18]
.sym 66026 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 66027 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 66028 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 66036 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 66037 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 66038 iomem_addr[26]
.sym 66040 iomem_addr[28]
.sym 66042 soc.simpleuart_reg_div_do[7]
.sym 66046 soc.simpleuart.recv_buf_data[6]
.sym 66047 soc.simpleuart.recv_pattern[6]
.sym 66048 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 66049 iomem_ready
.sym 66051 soc.simpleuart_reg_div_do[18]
.sym 66056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66057 iomem_addr[27]
.sym 66058 soc.simpleuart_reg_div_do[6]
.sym 66059 soc.mem_valid
.sym 66060 soc.simpleuart_reg_div_do[16]
.sym 66062 soc.simpleuart.recv_buf_data[7]
.sym 66064 iomem_ready_SB_LUT4_I3_I1[6]
.sym 66065 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 66067 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66068 soc.simpleuart_reg_div_do[6]
.sym 66069 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 66070 soc.simpleuart.recv_buf_data[6]
.sym 66073 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 66074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66075 soc.simpleuart_reg_div_do[16]
.sym 66076 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 66079 iomem_addr[28]
.sym 66080 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 66081 iomem_addr[26]
.sym 66082 iomem_addr[27]
.sym 66085 soc.simpleuart_reg_div_do[18]
.sym 66086 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 66087 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 66088 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66093 soc.simpleuart.recv_pattern[6]
.sym 66103 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 66104 soc.simpleuart.recv_buf_data[7]
.sym 66105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66106 soc.simpleuart_reg_div_do[7]
.sym 66109 iomem_ready_SB_LUT4_I3_I1[6]
.sym 66110 soc.mem_valid
.sym 66112 iomem_ready
.sym 66113 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 66114 clk$SB_IO_IN_$glb_clk
.sym 66115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 66116 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 66117 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 66118 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 66119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66120 soc.simpleuart.recv_buf_data[1]
.sym 66121 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 66122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66123 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66126 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 66129 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 66133 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 66134 iomem_addr[26]
.sym 66135 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66136 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 66137 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 66139 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 66140 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66141 soc.simpleuart_reg_div_do[1]
.sym 66143 soc.mem_rdata[21]
.sym 66144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66145 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66146 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 66147 UART_RX_SB_LUT4_I1_I0[3]
.sym 66148 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 66149 soc.simpleuart_reg_div_do[26]
.sym 66151 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 66157 soc.simpleuart_reg_div_do[20]
.sym 66159 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 66163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66164 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 66165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66171 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 66175 soc.simpleuart_reg_div_do[12]
.sym 66176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66177 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66184 UART_RX_SB_LUT4_I1_I0[3]
.sym 66185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66202 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66203 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66204 soc.simpleuart_reg_div_do[12]
.sym 66205 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66208 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66214 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 66215 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 66216 soc.simpleuart_reg_div_do[20]
.sym 66217 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 66223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 66226 UART_RX_SB_LUT4_I1_I0[3]
.sym 66228 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66229 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 66232 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 66236 UART_RX_SB_LUT4_I1_I0[3]
.sym 66237 clk$SB_IO_IN_$glb_clk
.sym 66238 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66239 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 66240 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 66241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66242 soc.spimem_rdata[12]
.sym 66243 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 66244 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 66245 soc.spimem_rdata[27]
.sym 66246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66249 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 66251 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 66252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66253 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 66256 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66260 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 66262 soc.simpleuart.recv_pattern[1]
.sym 66266 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 66267 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66268 $PACKER_VCC_NET
.sym 66269 soc.mem_rdata[19]
.sym 66270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66271 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66272 iomem_rdata_SB_DFFESR_Q_E
.sym 66273 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66280 soc.mem_rdata[25]
.sym 66282 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66283 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66284 soc.cpu.cpu_state[6]
.sym 66285 LAP$SB_IO_IN
.sym 66286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66288 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 66291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66292 soc.simpleuart_reg_div_do[15]
.sym 66293 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66294 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 66296 soc.simpleuart_reg_div_do[27]
.sym 66298 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 66299 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 66300 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66301 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66302 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 66303 soc.simpleuart_reg_div_do[14]
.sym 66304 soc.mem_rdata[26]
.sym 66305 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66306 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66307 iomem_rdata_SB_DFFESR_Q_E
.sym 66308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66309 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 66310 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66313 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66314 soc.mem_rdata[26]
.sym 66315 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 66316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66319 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 66320 soc.simpleuart_reg_div_do[27]
.sym 66321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66328 soc.simpleuart_reg_div_do[14]
.sym 66333 LAP$SB_IO_IN
.sym 66337 soc.mem_rdata[25]
.sym 66338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66339 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 66340 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66343 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 66344 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 66345 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66346 soc.cpu.cpu_state[6]
.sym 66349 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 66352 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66356 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66357 soc.simpleuart_reg_div_do[15]
.sym 66358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66359 iomem_rdata_SB_DFFESR_Q_E
.sym 66360 clk$SB_IO_IN_$glb_clk
.sym 66361 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66362 soc.mem_rdata[26]
.sym 66363 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66364 soc.mem_rdata[28]
.sym 66365 soc.mem_rdata[20]
.sym 66366 soc.mem_rdata[27]
.sym 66367 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 66368 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 66369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66373 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 66374 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 66375 soc.simpleuart_reg_div_do[24]
.sym 66376 soc.mem_rdata[24]
.sym 66377 VIEW_LAPS$SB_IO_IN
.sym 66379 soc.simpleuart_reg_div_do[28]
.sym 66381 LAP$SB_IO_IN
.sym 66383 soc.simpleuart_reg_div_do[29]
.sym 66384 soc.mem_rdata[25]
.sym 66386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 66387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 66388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 66389 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 66390 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 66393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 66394 soc.mem_rdata[23]
.sym 66395 soc.mem_rdata[26]
.sym 66396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66397 soc.mem_rdata[31]
.sym 66403 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66404 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66405 soc.mem_rdata[30]
.sym 66406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66408 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66409 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 66410 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 66412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 66414 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66417 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 66418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66421 soc.mem_rdata[28]
.sym 66422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 66423 soc.mem_rdata[27]
.sym 66426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66429 soc.mem_rdata[19]
.sym 66430 soc.mem_rdata[20]
.sym 66431 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66433 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 66436 soc.mem_rdata[28]
.sym 66437 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66442 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66444 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 66445 soc.mem_rdata[28]
.sym 66448 soc.mem_rdata[30]
.sym 66449 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66450 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 66451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66454 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66455 soc.mem_rdata[27]
.sym 66456 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 66461 soc.mem_rdata[19]
.sym 66462 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 66468 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 66472 soc.mem_rdata[27]
.sym 66473 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66474 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 66475 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 66479 soc.mem_rdata[20]
.sym 66480 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 66485 iomem_rdata[2]
.sym 66486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 66487 soc.mem_rdata[23]
.sym 66488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 66489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 66490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 66492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 66495 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 66498 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66499 soc.mem_rdata[18]
.sym 66501 soc.mem_rdata[30]
.sym 66503 soc.mem_valid
.sym 66504 soc.mem_rdata[26]
.sym 66505 soc.mem_rdata[29]
.sym 66506 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66508 soc.mem_rdata[28]
.sym 66509 soc.mem_rdata[28]
.sym 66512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 66515 soc.mem_rdata[24]
.sym 66519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66520 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66527 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66528 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 66539 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66540 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 66546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 66547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 66557 soc.mem_rdata[31]
.sym 66559 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66560 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66561 soc.mem_rdata[31]
.sym 66562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66566 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 66568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 66584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 66585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 66609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 66610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]
.sym 66611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 66619 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 66620 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66623 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66624 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66628 soc.spimemio.buffer[20]
.sym 66630 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66632 soc.mem_rdata[23]
.sym 66633 soc.mem_rdata[26]
.sym 66635 soc.mem_rdata[21]
.sym 66636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 66637 soc.mem_rdata[28]
.sym 66639 UART_RX_SB_LUT4_I1_I0[3]
.sym 66641 soc.mem_rdata[27]
.sym 66642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66643 soc.mem_rdata[21]
.sym 66649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 66653 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 66654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 66658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66659 soc.mem_rdata[23]
.sym 66664 soc.mem_rdata[25]
.sym 66668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 66669 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66670 soc.cpu.cpu_state[6]
.sym 66672 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66679 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 66682 soc.mem_rdata[25]
.sym 66683 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 66684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66685 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 66706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 66707 soc.cpu.cpu_state[6]
.sym 66708 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 66709 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 66712 soc.mem_rdata[23]
.sym 66713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 66714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 66715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 66731 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 66732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66733 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 66734 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 66736 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 66747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 66757 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 66759 soc.mem_rdata[17]
.sym 66760 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 66761 soc.cpu.mem_rdata_q[22]
.sym 66763 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66764 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 66765 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66766 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 66772 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66775 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66780 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 66782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 66784 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 66785 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 66786 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 66787 soc.mem_rdata[24]
.sym 66788 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66789 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66790 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66791 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66792 soc.mem_rdata[23]
.sym 66793 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 66798 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66805 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66806 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 66808 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66811 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 66812 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66814 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66817 soc.mem_rdata[23]
.sym 66818 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 66819 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66820 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 66835 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66836 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66837 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66838 soc.mem_rdata[24]
.sym 66841 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 66843 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 66848 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66849 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 66850 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 66854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 66855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 66856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 66857 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66858 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 66859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 66860 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 66861 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 66864 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 66868 soc.cpu.irq_state[1]
.sym 66869 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 66871 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66872 soc.mem_rdata[22]
.sym 66877 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 66879 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 66880 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 66881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 66882 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 66883 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 66884 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66885 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 66886 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 66888 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 66889 soc.mem_rdata[31]
.sym 66897 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 66898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 66900 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 66901 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 66903 soc.mem_rdata[26]
.sym 66905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 66906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 66908 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66910 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66911 soc.mem_rdata[27]
.sym 66913 soc.mem_rdata[21]
.sym 66914 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 66921 soc.cpu.mem_rdata_q[22]
.sym 66925 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66926 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66931 soc.mem_rdata[26]
.sym 66934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 66935 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66937 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 66940 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66942 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 66943 soc.cpu.mem_rdata_q[22]
.sym 66946 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66947 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 66948 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66954 soc.mem_rdata[27]
.sym 66958 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 66961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 66964 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 66966 soc.mem_rdata[21]
.sym 66967 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 66971 soc.mem_rdata[21]
.sym 66974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 66975 clk$SB_IO_IN_$glb_clk
.sym 66977 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 66978 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66979 soc.cpu.mem_16bit_buffer[8]
.sym 66980 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 66981 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 66982 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 66983 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 66984 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 66989 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 66991 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 66994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 66997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 66999 soc.cpu.mem_rdata_q[22]
.sym 67001 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67003 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 67004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 67005 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67006 soc.mem_rdata[28]
.sym 67007 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 67008 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 67009 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67011 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67012 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 67019 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 67020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 67021 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 67022 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 67023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 67024 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 67025 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 67026 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67027 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67028 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 67032 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 67035 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67039 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67041 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67043 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67044 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 67047 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 67049 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67052 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 67053 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 67054 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 67057 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 67059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 67060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67063 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67064 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 67066 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67069 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67071 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67072 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67076 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 67077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 67078 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 67081 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 67082 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 67084 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67087 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 67088 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 67089 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67090 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67093 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 67094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 67095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 67096 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67098 clk$SB_IO_IN_$glb_clk
.sym 67100 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.sym 67101 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67102 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67103 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 67105 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 67106 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 67107 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 67111 VIEW_LAPS$SB_IO_IN
.sym 67112 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 67117 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 67119 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67120 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67121 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67122 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67123 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 67124 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 67125 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 67127 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67128 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 67129 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67130 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 67131 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 67133 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.sym 67134 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 67135 UART_RX_SB_LUT4_I1_I0[3]
.sym 67141 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[2]
.sym 67142 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67143 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 67144 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67145 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67147 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 67148 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67149 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67150 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67151 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
.sym 67152 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67153 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67154 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 67155 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 67156 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 67157 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 67158 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 67160 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67161 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67162 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 67164 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67166 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 67167 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 67168 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 67171 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67174 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 67175 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67176 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 67180 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67182 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 67183 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 67186 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[2]
.sym 67187 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
.sym 67189 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67192 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67194 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67195 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67198 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 67199 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67200 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 67201 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 67204 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67205 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 67206 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67207 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 67210 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67211 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67212 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67213 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 67216 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 67217 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 67218 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67221 clk$SB_IO_IN_$glb_clk
.sym 67223 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 67224 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 67225 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 67226 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 67227 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 67228 soc.cpu.mem_16bit_buffer[12]
.sym 67229 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 67230 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 67232 soc.mem_rdata[31]
.sym 67235 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67240 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 67241 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67242 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 67245 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 67246 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67247 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 67248 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 67249 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67250 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 67251 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 67252 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 67253 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67256 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 67257 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67264 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67265 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 67266 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 67267 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67268 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 67274 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 67275 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67277 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67279 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 67281 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 67282 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67283 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67285 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67288 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67289 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 67291 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67294 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 67295 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67297 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67298 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 67299 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 67300 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67303 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 67304 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67305 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 67306 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 67309 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67310 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67312 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 67316 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 67318 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67321 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67322 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67323 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67324 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 67327 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 67328 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67329 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67330 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 67333 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 67334 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 67335 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67336 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 67339 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67341 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 67342 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 67346 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 67347 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67348 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 67349 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67350 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 67351 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 67352 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67353 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67358 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 67359 soc.cpu.mem_do_rinst
.sym 67360 soc.cpu.mem_do_rinst
.sym 67361 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67362 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 67366 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 67367 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 67370 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67371 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 67372 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 67374 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 67375 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67377 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67379 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 67381 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 67387 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 67388 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 67389 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 67390 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67394 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67395 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 67396 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 67397 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 67400 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 67401 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 67402 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 67403 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67405 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 67406 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 67407 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 67408 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67412 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 67413 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67414 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67415 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67416 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 67420 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 67421 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 67422 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 67426 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67427 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 67429 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67433 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67435 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67438 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67439 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 67440 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 67441 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 67444 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 67445 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67446 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67447 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 67450 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67451 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 67452 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67453 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 67456 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67458 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 67462 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 67464 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 67465 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 67469 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 67470 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67471 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 67472 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 67473 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 67474 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 67475 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 67476 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 67481 soc.cpu.mem_rdata_q[18]
.sym 67482 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67485 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67486 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 67488 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67490 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67491 soc.cpu.mem_rdata_q[19]
.sym 67493 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67494 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 67495 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 67497 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67498 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 67499 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 67501 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67503 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67504 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67510 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 67511 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 67512 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 67513 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 67514 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 67516 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67517 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67519 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67520 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 67521 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 67522 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67529 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67533 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67536 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67537 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 67538 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 67539 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 67541 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67543 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 67545 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 67549 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 67550 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67551 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 67552 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 67555 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67556 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 67557 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 67558 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67562 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 67564 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67567 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 67570 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67573 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 67576 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 67579 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 67580 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 67585 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67586 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 67587 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67588 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67592 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 67593 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 67594 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67595 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67596 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 67597 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 67598 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67599 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 67607 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67608 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67609 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 67610 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67612 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67615 soc.cpu.mem_rdata_q[3]
.sym 67617 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 67618 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67619 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 67620 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 67621 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67622 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 67624 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 67626 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.sym 67627 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 67633 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67634 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67635 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 67636 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 67639 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 67640 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67642 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 67643 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67644 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67645 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 67647 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 67648 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67651 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67652 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 67653 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 67655 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 67656 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 67658 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67659 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 67660 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 67663 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67664 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67666 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 67667 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 67673 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67674 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 67675 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 67678 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67679 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 67680 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67684 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 67685 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 67686 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67687 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 67691 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 67692 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 67697 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 67698 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67702 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 67703 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 67704 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67705 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 67709 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 67710 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67711 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67713 clk$SB_IO_IN_$glb_clk
.sym 67715 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 67716 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[3]
.sym 67717 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 67718 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 67719 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 67720 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 67721 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[3]
.sym 67722 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 67728 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67729 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 67730 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67733 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 67739 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 67747 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 67749 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 67757 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 67758 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67759 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67760 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 67761 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67762 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 67764 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 67765 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[3]
.sym 67766 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 67767 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 67768 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67769 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 67770 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67772 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67774 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67779 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67781 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 67782 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 67783 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 67784 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67787 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 67789 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[3]
.sym 67790 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67791 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 67792 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 67795 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 67796 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 67797 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67802 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67803 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 67807 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67808 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67809 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67814 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67815 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 67816 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67819 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 67822 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 67825 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 67826 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 67827 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 67828 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 67831 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 67832 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67833 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 67834 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 67836 clk$SB_IO_IN_$glb_clk
.sym 67838 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[2]
.sym 67839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 67840 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[2]
.sym 67843 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[3]
.sym 67844 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 67850 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 67855 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 67856 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67858 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67862 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 67864 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 67873 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 67880 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 67881 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67883 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67884 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 67886 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67887 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 67888 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[3]
.sym 67889 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 67891 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 67892 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67894 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67895 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 67896 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 67900 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 67901 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 67902 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67905 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 67907 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 67910 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 67912 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67913 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 67915 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 67918 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 67919 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 67920 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 67921 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67924 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[3]
.sym 67925 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67926 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 67927 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 67937 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 67938 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 67939 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 67942 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 67943 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 67944 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 67945 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 67948 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 67950 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67954 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 67956 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 67957 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 67959 clk$SB_IO_IN_$glb_clk
.sym 67971 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 67973 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 68036 DBG[3]$SB_IO_OUT
.sym 68051 DBG[3]$SB_IO_OUT
.sym 68061 flash_io0_do
.sym 68062 flash_io0_do_SB_LUT4_O_I2[0]
.sym 68063 flash_io2_do_SB_LUT4_O_I2[0]
.sym 68064 flash_io3_do_SB_LUT4_O_I2[0]
.sym 68066 flash_io2_do
.sym 68067 flash_io1_do_SB_LUT4_O_I2[0]
.sym 68068 flash_io3_do
.sym 68084 soc.spimemio.dout_data[3]
.sym 68118 soc.spimemio.xfer.xfer_tag[2]
.sym 68172 soc.spimemio.xfer.xfer_tag[2]
.sym 68183 clk$SB_IO_IN_$glb_clk
.sym 68185 flash_io2_di
.sym 68192 DBG[0]$SB_IO_OUT
.sym 68199 flash_io1_oe
.sym 68200 flash_io2_oe
.sym 68202 flash_io1_do_SB_LUT4_O_I2[0]
.sym 68209 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68218 soc.spimemio.dout_tag[2]
.sym 68224 DBG[0]$SB_IO_OUT
.sym 68229 iomem_wdata[2]
.sym 68232 soc.spimemio.dout_tag[0]
.sym 68235 $PACKER_VCC_NET
.sym 68240 flash_io2_oe
.sym 68243 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 68244 flash_io0_do_SB_LUT4_O_I2[1]
.sym 68245 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 68248 flash_io2_di
.sym 68249 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68250 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 68251 flash_io3_do_SB_LUT4_O_I2[1]
.sym 68253 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 68254 iomem_wdata[1]
.sym 68255 iomem_wdata[0]
.sym 68266 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 68268 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 68270 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68273 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68274 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68275 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 68277 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68279 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 68282 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68283 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 68284 soc.spimemio.xfer.xfer_tag[1]
.sym 68286 soc.spimemio.state[5]
.sym 68291 soc.spimemio.state[8]
.sym 68295 soc.spimemio.xfer.xfer_tag[0]
.sym 68299 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68300 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68301 soc.spimemio.state[5]
.sym 68302 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68305 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68306 soc.spimemio.state[8]
.sym 68307 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68308 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 68311 soc.spimemio.xfer.xfer_tag[1]
.sym 68317 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68318 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68319 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68320 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68323 soc.spimemio.state[5]
.sym 68324 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68325 soc.spimemio.state[8]
.sym 68326 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68330 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 68331 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 68332 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 68337 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 68338 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68342 soc.spimemio.xfer.xfer_tag[0]
.sym 68346 clk$SB_IO_IN_$glb_clk
.sym 68348 soc.spimemio.dout_data[2]
.sym 68349 soc.spimemio.dout_data[1]
.sym 68350 soc.spimemio.dout_data[0]
.sym 68351 soc.spimemio.dout_data[4]
.sym 68352 soc.spimemio.dout_data[5]
.sym 68353 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 68354 soc.spimemio.dout_data[6]
.sym 68355 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 68361 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 68363 iomem_wdata[31]
.sym 68366 iomem_wdata[31]
.sym 68370 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68372 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68373 soc.spimemio.dout_tag[1]
.sym 68375 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68376 flash_csb_SB_LUT4_I1_O[0]
.sym 68379 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 68383 soc.spimemio.dout_tag[0]
.sym 68389 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68390 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 68397 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68399 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 68400 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 68403 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68404 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68407 soc.spimemio.rd_wait
.sym 68409 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 68414 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 68416 soc.spimemio_cfgreg_do[22]
.sym 68417 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 68418 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 68419 soc.spimemio.din_ddr
.sym 68420 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 68422 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68423 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68424 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 68425 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68434 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 68435 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 68436 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68437 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68452 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 68455 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 68458 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 68459 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 68460 soc.spimemio_cfgreg_do[22]
.sym 68461 soc.spimemio.din_ddr
.sym 68464 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 68465 soc.spimemio.rd_wait
.sym 68466 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68469 clk$SB_IO_IN_$glb_clk
.sym 68470 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 68471 flash_io2_do_SB_LUT4_O_I2[1]
.sym 68472 soc.spimemio.xfer_io2_90
.sym 68473 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 68474 flash_io3_do_SB_LUT4_O_I2[1]
.sym 68475 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 68476 soc.spimemio.xfer_io3_do
.sym 68477 soc.spimemio.xfer_io3_90
.sym 68483 iomem_wdata[16]
.sym 68486 soc.spimemio.dout_data[4]
.sym 68488 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68489 iomem_wdata[18]
.sym 68490 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 68492 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68493 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68494 soc.spimemio.dout_data[0]
.sym 68496 soc.spimemio.dout_tag[2]
.sym 68498 soc.spimemio.dout_data[3]
.sym 68499 flash_clk_SB_LUT4_I1_I2[3]
.sym 68500 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 68501 soc.spimemio.config_oe[0]
.sym 68502 soc.spimemio_cfgreg_do[22]
.sym 68503 soc.spimemio.dout_data[6]
.sym 68505 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 68506 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 68514 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 68522 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 68528 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 68529 soc.spimemio.din_rd
.sym 68532 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68537 soc.spimemio.din_tag[1]
.sym 68548 soc.spimemio.din_rd
.sym 68553 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 68554 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 68569 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 68570 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 68576 soc.spimemio.din_tag[1]
.sym 68591 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 68592 clk$SB_IO_IN_$glb_clk
.sym 68593 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68594 flash_clk_SB_LUT4_I1_I2[3]
.sym 68595 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68596 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 68597 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[0]
.sym 68598 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 68599 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 68600 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 68601 soc.spimemio.xfer_io2_do
.sym 68606 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68608 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 68609 iomem_wdata[17]
.sym 68610 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 68611 iomem_wdata[21]
.sym 68614 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 68615 soc.spimemio.din_ddr
.sym 68616 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68618 soc.simpleuart_reg_div_do[2]
.sym 68619 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 68621 soc.spimemio.dout_tag[0]
.sym 68622 $PACKER_VCC_NET
.sym 68623 soc.spimemio.dout_data[0]
.sym 68625 UART_RX_SB_LUT4_I1_I0[3]
.sym 68626 flash_io2_oe
.sym 68627 flash_clk_SB_LUT4_I1_I2[3]
.sym 68629 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 68635 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 68636 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68638 soc.spimemio.dout_tag[0]
.sym 68639 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 68642 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68643 soc.spimemio_cfgreg_do[20]
.sym 68644 soc.spimemio.dout_tag[1]
.sym 68645 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 68647 soc.spimemio.config_oe[3]
.sym 68648 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68649 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 68651 soc.spimemio.dout_tag[2]
.sym 68652 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68653 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 68655 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 68656 soc.spimemio.dout_tag[2]
.sym 68659 flash_io3_di
.sym 68661 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 68662 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68663 soc.spimemio.dout_data[6]
.sym 68664 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 68665 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 68668 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 68669 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 68670 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 68671 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68674 soc.spimemio.dout_tag[0]
.sym 68675 soc.spimemio.dout_tag[2]
.sym 68676 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 68677 soc.spimemio.dout_tag[1]
.sym 68681 soc.spimemio_cfgreg_do[20]
.sym 68682 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 68683 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 68688 soc.spimemio.dout_tag[2]
.sym 68689 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 68692 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 68693 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68694 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 68695 soc.spimemio.config_oe[3]
.sym 68698 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68700 soc.spimemio.dout_data[6]
.sym 68701 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68710 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 68712 flash_io3_di
.sym 68713 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 68714 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68715 clk$SB_IO_IN_$glb_clk
.sym 68717 soc.spimemio.state[7]
.sym 68718 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 68719 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
.sym 68720 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 68721 soc.spimemio.state[10]
.sym 68722 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 68723 flash_io0_oe
.sym 68724 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 68733 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 68736 flash_clk_SB_LUT4_I1_I2[3]
.sym 68739 iomem_wstrb[1]
.sym 68740 iomem_wdata[26]
.sym 68741 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 68742 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 68743 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 68745 iomem_wdata[8]
.sym 68746 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 68747 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 68748 soc.spimemio.dout_data[7]
.sym 68749 iomem_wdata[9]
.sym 68750 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68752 soc.spimemio.dout_data[3]
.sym 68760 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68761 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68766 iomem_wdata[10]
.sym 68767 soc.spimemio.config_oe[1]
.sym 68769 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[0]
.sym 68770 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 68771 iomem_wdata[8]
.sym 68775 iomem_wdata[9]
.sym 68782 iomem_wdata[11]
.sym 68784 iomem_wstrb[1]
.sym 68785 UART_RX_SB_LUT4_I1_I0[3]
.sym 68797 iomem_wdata[9]
.sym 68804 iomem_wdata[10]
.sym 68810 iomem_wdata[8]
.sym 68816 iomem_wdata[11]
.sym 68827 UART_RX_SB_LUT4_I1_I0[3]
.sym 68828 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 68830 iomem_wstrb[1]
.sym 68834 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[0]
.sym 68835 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68836 soc.spimemio.config_oe[1]
.sym 68837 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 68838 clk$SB_IO_IN_$glb_clk
.sym 68839 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 68840 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 68842 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 68843 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 68844 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68846 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 68847 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 68852 iomem_wdata[10]
.sym 68853 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68855 iomem_wdata[19]
.sym 68856 iomem_wdata[0]
.sym 68857 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68859 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[31]
.sym 68861 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 68863 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 68864 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 68865 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68866 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 68867 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68868 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68870 iomem_wstrb[1]
.sym 68872 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 68873 flash_csb_SB_LUT4_I1_O[0]
.sym 68875 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 68882 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68883 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 68884 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68885 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68887 flash_io0_oe
.sym 68891 $PACKER_VCC_NET
.sym 68893 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 68895 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 68896 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68897 flash_clk_SB_LUT4_I1_I2[3]
.sym 68900 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 68901 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 68903 soc.spimemio_cfgreg_do[22]
.sym 68905 soc.spimemio_cfgreg_do[20]
.sym 68908 soc.spimemio_cfgreg_do[21]
.sym 68911 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 68914 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 68915 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68917 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 68920 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 68923 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 68929 $PACKER_VCC_NET
.sym 68938 flash_clk_SB_LUT4_I1_I2[3]
.sym 68939 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 68940 flash_io0_oe
.sym 68941 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 68950 soc.spimemio_cfgreg_do[21]
.sym 68951 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 68952 soc.spimemio_cfgreg_do[22]
.sym 68953 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68956 soc.spimemio_cfgreg_do[20]
.sym 68958 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 68960 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 68961 clk$SB_IO_IN_$glb_clk
.sym 68962 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68963 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 68964 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 68966 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 68967 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 68973 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 68976 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 68977 $PACKER_VCC_NET
.sym 68978 iomem_wdata[31]
.sym 68979 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68981 soc.spimemio.din_rd
.sym 68983 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 68985 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 68987 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 68988 soc.spimemio_cfgreg_do[17]
.sym 68989 soc.spimemio_cfgreg_do[22]
.sym 68990 iomem_addr[2]
.sym 68991 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 68992 iomem_ready_SB_LUT4_I3_O[0]
.sym 68994 soc.spimemio_cfgreg_do[21]
.sym 68995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 68996 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 68997 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 68998 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 69004 soc.spimemio_cfgreg_do[17]
.sym 69005 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 69006 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 69010 soc.simpleuart_reg_div_do[8]
.sym 69011 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 69014 soc.spimemio.config_qspi_SB_LUT4_I1_2_O[3]
.sym 69015 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 69016 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69017 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 69018 soc.spimemio_cfgreg_do[21]
.sym 69019 soc.spimemio.config_qspi_SB_LUT4_I1_2_I3[3]
.sym 69021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69023 iomem_addr[17]
.sym 69024 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 69025 soc.spimemio_cfgreg_do[20]
.sym 69026 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 69028 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 69031 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 69033 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 69034 $PACKER_VCC_NET
.sym 69035 soc.spimemio_cfgreg_do[22]
.sym 69043 $PACKER_VCC_NET
.sym 69049 soc.spimemio_cfgreg_do[22]
.sym 69050 soc.spimemio_cfgreg_do[21]
.sym 69051 soc.spimemio.config_qspi_SB_LUT4_I1_2_I3[3]
.sym 69052 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 69055 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 69056 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 69061 soc.simpleuart_reg_div_do[8]
.sym 69062 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69063 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 69064 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69067 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 69068 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 69069 soc.spimemio_cfgreg_do[20]
.sym 69073 soc.spimemio_cfgreg_do[17]
.sym 69074 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 69075 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 69076 soc.spimemio.config_qspi_SB_LUT4_I1_2_O[3]
.sym 69080 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 69081 iomem_addr[17]
.sym 69082 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 69083 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 69084 clk$SB_IO_IN_$glb_clk
.sym 69085 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 69086 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 69087 soc.spimemio_cfgreg_do[18]
.sym 69088 soc.spimemio_cfgreg_do[19]
.sym 69089 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 69090 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 69091 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 69093 soc.spimemio_cfgreg_do[22]
.sym 69098 iomem_addr[14]
.sym 69099 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 69100 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 69101 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 69102 soc.spimemio.rd_valid
.sym 69104 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69105 soc.spimemio.dout_data[3]
.sym 69107 soc.spimemio.dout_data[7]
.sym 69109 soc.spimemio.din_data[1]
.sym 69110 iomem_wdata[17]
.sym 69111 soc.spimemio.dout_data[0]
.sym 69112 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69113 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69114 soc.spimemio_cfgreg_do[17]
.sym 69115 flash_clk$SB_IO_OUT
.sym 69116 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 69117 soc.spimemio.rd_addr[7]
.sym 69118 soc.simpleuart_reg_div_do[2]
.sym 69119 flash_clk_SB_LUT4_I1_I2[3]
.sym 69120 soc.spimemio_cfgreg_do[21]
.sym 69121 iomem_wdata[22]
.sym 69130 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 69131 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 69132 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 69133 iomem_addr[6]
.sym 69134 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 69135 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 69136 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 69137 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 69138 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 69139 UART_RX_SB_LUT4_I1_I0[3]
.sym 69140 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 69141 soc.spimemio.config_qspi_SB_LUT4_I1_2_O_SB_LUT4_I3_O[3]
.sym 69142 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 69144 soc.spimemio_cfgreg_do[18]
.sym 69145 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 69146 soc.spimemio_cfgreg_do[21]
.sym 69147 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 69148 iomem_addr[14]
.sym 69149 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69153 iomem_addr[18]
.sym 69154 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 69155 iomem_wstrb[2]
.sym 69156 iomem_addr[22]
.sym 69158 iomem_addr[9]
.sym 69160 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 69161 iomem_addr[18]
.sym 69162 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 69163 soc.spimemio_cfgreg_do[18]
.sym 69166 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 69167 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 69168 soc.spimemio_cfgreg_do[21]
.sym 69169 iomem_addr[22]
.sym 69178 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 69179 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 69180 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 69181 iomem_addr[6]
.sym 69184 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 69185 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 69187 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 69190 UART_RX_SB_LUT4_I1_I0[3]
.sym 69192 iomem_wstrb[2]
.sym 69193 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69196 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 69197 soc.spimemio.config_qspi_SB_LUT4_I1_2_O_SB_LUT4_I3_O[3]
.sym 69198 iomem_addr[9]
.sym 69199 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 69202 iomem_addr[14]
.sym 69203 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 69204 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 69205 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 69206 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 69207 clk$SB_IO_IN_$glb_clk
.sym 69208 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 69209 soc.spimemio_cfgreg_do[17]
.sym 69212 soc.spimemio_cfgreg_do[21]
.sym 69215 soc.spimemio.rd_valid_SB_LUT4_I2_I0[1]
.sym 69216 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_1_I2[3]
.sym 69222 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 69224 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 69225 iomem_wdata[2]
.sym 69227 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 69228 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 69229 soc.spimemio.din_data[6]
.sym 69231 soc.spimemio.din_data[3]
.sym 69232 soc.cpu.trap_SB_LUT4_I2_O
.sym 69234 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 69235 flash_csb$SB_IO_OUT
.sym 69236 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 69237 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 69238 soc.mem_valid
.sym 69239 soc.spimemio.rd_inc
.sym 69240 soc.spimemio.dout_data[7]
.sym 69241 flash_clk_SB_LUT4_I1_O[0]
.sym 69242 soc.spimemio.rd_inc
.sym 69244 soc.spimemio.dout_data[3]
.sym 69250 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 69251 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69253 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 69255 iomem_addr[3]
.sym 69256 soc.simpleuart_reg_div_do[3]
.sym 69257 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 69258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69259 soc.simpleuart_reg_div_do[9]
.sym 69261 iomem_addr[7]
.sym 69262 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 69263 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69265 soc.spimemio.rd_inc
.sym 69266 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 69268 flash_io3_di
.sym 69269 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69271 iomem_addr[6]
.sym 69272 soc.spimemio.rd_valid_SB_LUT4_I2_I0[1]
.sym 69273 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 69274 soc.spimemio.rd_valid
.sym 69277 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69278 soc.spimemio.rd_valid_SB_LUT4_I2_I0[0]
.sym 69279 flash_clk_SB_LUT4_I1_I2[3]
.sym 69280 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69281 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69283 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69284 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69289 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 69290 soc.spimemio.rd_inc
.sym 69292 iomem_addr[7]
.sym 69295 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 69296 iomem_addr[6]
.sym 69297 soc.spimemio.rd_inc
.sym 69301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69302 soc.simpleuart_reg_div_do[3]
.sym 69303 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69304 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69307 soc.spimemio.rd_inc
.sym 69308 iomem_addr[3]
.sym 69310 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 69313 soc.spimemio.rd_valid
.sym 69314 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 69315 soc.spimemio.rd_valid_SB_LUT4_I2_I0[0]
.sym 69316 soc.spimemio.rd_valid_SB_LUT4_I2_I0[1]
.sym 69319 flash_clk_SB_LUT4_I1_I2[3]
.sym 69320 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 69321 flash_io3_di
.sym 69322 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69326 soc.simpleuart_reg_div_do[9]
.sym 69327 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 69328 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69329 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 69330 clk$SB_IO_IN_$glb_clk
.sym 69332 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 69333 soc.simpleuart.recv_buf_data[0]
.sym 69334 flash_clk_SB_LUT4_I1_O[0]
.sym 69336 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_1_I2[2]
.sym 69337 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 69338 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 69344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69345 iomem_addr[8]
.sym 69346 soc.cpu.mem_la_firstword_xfer
.sym 69347 iomem_addr[7]
.sym 69348 iomem_addr[9]
.sym 69350 soc.spimemio.rd_addr[6]
.sym 69354 soc.spimemio.rd_addr[3]
.sym 69356 iomem_addr[20]
.sym 69357 soc.spimemio.rd_addr[20]
.sym 69358 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69359 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 69360 iomem_addr[21]
.sym 69361 flash_csb_SB_LUT4_I1_O[0]
.sym 69362 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69363 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 69364 iomem_addr[22]
.sym 69365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 69366 iomem_addr[21]
.sym 69367 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69374 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 69375 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 69377 flash_io3_oe
.sym 69378 flash_clk_SB_LUT4_I1_I2[0]
.sym 69379 soc.simpleuart_reg_div_do[10]
.sym 69380 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 69381 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 69383 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69384 soc.spimemio_cfgreg_do[21]
.sym 69385 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_1_I2[2]
.sym 69386 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 69387 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69388 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 69389 flash_clk_SB_LUT4_I1_I2[3]
.sym 69393 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69394 flash_io1_oe
.sym 69395 flash_csb$SB_IO_OUT
.sym 69397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69398 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69399 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69401 flash_io2_oe
.sym 69402 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 69404 soc.simpleuart_reg_div_do[0]
.sym 69406 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 69407 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69408 flash_clk_SB_LUT4_I1_I2[3]
.sym 69409 flash_io2_oe
.sym 69412 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 69413 flash_clk_SB_LUT4_I1_I2[3]
.sym 69414 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69415 flash_io3_oe
.sym 69418 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69419 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 69420 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69421 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69424 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69425 flash_clk_SB_LUT4_I1_I2[3]
.sym 69426 flash_io1_oe
.sym 69427 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 69430 soc.spimemio_cfgreg_do[21]
.sym 69431 flash_clk_SB_LUT4_I1_I2[0]
.sym 69432 flash_clk_SB_LUT4_I1_I2[3]
.sym 69433 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_1_I2[2]
.sym 69436 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69437 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 69438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69439 soc.simpleuart_reg_div_do[10]
.sym 69442 flash_csb$SB_IO_OUT
.sym 69443 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 69444 flash_clk_SB_LUT4_I1_I2[3]
.sym 69445 flash_clk_SB_LUT4_I1_I2[0]
.sym 69448 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69449 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 69450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69451 soc.simpleuart_reg_div_do[0]
.sym 69455 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I2[2]
.sym 69456 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 69457 soc.spimemio.buffer[11]
.sym 69458 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 69459 soc.spimemio.buffer[10]
.sym 69460 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 69461 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 69462 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69467 iomem_addr[3]
.sym 69469 $PACKER_VCC_NET
.sym 69470 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 69471 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 69472 soc.spimemio.rd_addr[6]
.sym 69475 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 69476 flash_io0_do_SB_LUT4_O_I2[2]
.sym 69479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69480 iomem_ready_SB_LUT4_I3_O[0]
.sym 69481 iomem_addr[5]
.sym 69482 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69484 soc.spimem_rdata[10]
.sym 69486 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 69489 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69490 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 69496 flash_csb_SB_LUT4_I1_O[2]
.sym 69497 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 69498 flash_io1_oe_SB_LUT4_I0_O[1]
.sym 69499 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 69500 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 69502 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69503 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 69504 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 69505 flash_io3_oe_SB_LUT4_I1_O[2]
.sym 69506 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 69507 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 69508 soc.mem_valid
.sym 69510 flash_csb_SB_LUT4_I1_O[1]
.sym 69511 flash_clk_SB_LUT4_I1_I2[3]
.sym 69512 soc.spimemio.rd_inc
.sym 69514 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 69515 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 69517 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 69518 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69519 flash_io0_di
.sym 69520 flash_csb_SB_LUT4_I1_O[3]
.sym 69521 flash_csb_SB_LUT4_I1_O[0]
.sym 69522 soc.spimemio.buffer[11]
.sym 69524 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69526 iomem_addr[21]
.sym 69530 soc.spimemio.buffer[11]
.sym 69535 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 69536 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 69537 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69538 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 69541 flash_io1_oe_SB_LUT4_I0_O[1]
.sym 69542 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69543 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 69544 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 69547 iomem_addr[21]
.sym 69548 soc.spimemio.rd_inc
.sym 69549 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 69553 flash_clk_SB_LUT4_I1_I2[3]
.sym 69554 flash_io0_di
.sym 69555 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69556 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 69559 soc.mem_valid
.sym 69561 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 69565 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69566 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 69567 flash_io3_oe_SB_LUT4_I1_O[2]
.sym 69568 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 69571 flash_csb_SB_LUT4_I1_O[3]
.sym 69572 flash_csb_SB_LUT4_I1_O[2]
.sym 69573 flash_csb_SB_LUT4_I1_O[1]
.sym 69574 flash_csb_SB_LUT4_I1_O[0]
.sym 69575 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 69576 clk$SB_IO_IN_$glb_clk
.sym 69578 flash_csb_SB_LUT4_I1_O[3]
.sym 69579 soc.spimemio.rd_addr[18]
.sym 69580 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 69581 soc.spimemio.rd_addr[5]
.sym 69582 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[2]
.sym 69583 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 69584 soc.spimem_rdata[5]
.sym 69585 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 69588 soc.spimemio.dout_data[3]
.sym 69590 iomem_addr[14]
.sym 69591 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69592 iomem_addr[15]
.sym 69593 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 69594 iomem_addr[10]
.sym 69595 iomem_addr[11]
.sym 69597 iomem_addr[10]
.sym 69598 soc.spimemio.rd_addr[21]
.sym 69599 iomem_addr[11]
.sym 69600 iomem_addr[14]
.sym 69601 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 69602 soc.spimemio_cfgreg_do[17]
.sym 69603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 69604 soc.spimemio.dout_data[0]
.sym 69605 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69606 soc.simpleuart_reg_div_do[2]
.sym 69607 flash_clk_SB_LUT4_I1_I2[3]
.sym 69610 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69612 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69613 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 69621 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 69623 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 69624 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 69625 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 69626 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69627 soc.spimem_rdata[11]
.sym 69628 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 69631 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 69632 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69635 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 69636 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69640 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 69644 soc.spimem_rdata[10]
.sym 69653 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69654 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69658 soc.spimem_rdata[11]
.sym 69659 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69660 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69664 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69665 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69666 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 69671 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 69672 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69673 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69676 soc.spimem_rdata[10]
.sym 69677 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69678 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69682 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69683 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69684 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 69688 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 69689 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 69690 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 69691 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 69694 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69695 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 69697 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69701 soc.spimem_rdata[16]
.sym 69702 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69703 soc.spimem_rdata[21]
.sym 69704 iomem_ready_SB_LUT4_I3_O[2]
.sym 69705 soc.spimem_rdata[9]
.sym 69706 soc.spimem_rdata[8]
.sym 69707 flash_clk_SB_LUT4_I1_O[1]
.sym 69708 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 69714 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I2[3]
.sym 69715 iomem_addr[18]
.sym 69716 soc.spimemio.buffer[5]
.sym 69718 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 69719 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 69720 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 69721 iomem_addr[19]
.sym 69722 iomem_addr[20]
.sym 69723 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69724 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 69725 soc.mem_rdata[21]
.sym 69726 flash_clk_SB_LUT4_I1_O[0]
.sym 69727 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 69728 soc.simpleuart_reg_div_do[22]
.sym 69729 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 69730 soc.mem_valid
.sym 69732 soc.spimemio.dout_data[7]
.sym 69733 soc.spimem_rdata[4]
.sym 69734 soc.spimem_rdata[3]
.sym 69742 flash_csb_SB_LUT4_I1_O[2]
.sym 69744 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 69745 soc.spimem_rdata[0]
.sym 69746 soc.spimemio.valid_SB_LUT4_O_I1[3]
.sym 69747 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 69748 soc.spimemio.dout_data[7]
.sym 69749 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 69750 iomem_ready_SB_LUT4_I3_O[0]
.sym 69751 soc.mem_valid
.sym 69752 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 69753 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_I0_O[2]
.sym 69754 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 69756 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 69761 soc.spimem_rdata[31]
.sym 69763 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69767 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69769 iomem_ready_SB_LUT4_I3_O[2]
.sym 69771 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69772 iomem_ready_SB_LUT4_I3_O[1]
.sym 69773 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 69775 iomem_ready_SB_LUT4_I3_O[2]
.sym 69776 iomem_ready_SB_LUT4_I3_O[0]
.sym 69777 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69778 iomem_ready_SB_LUT4_I3_O[1]
.sym 69781 soc.spimem_rdata[31]
.sym 69782 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69783 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69784 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69787 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69788 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69789 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69790 soc.spimem_rdata[0]
.sym 69796 soc.spimemio.dout_data[7]
.sym 69799 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 69800 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 69801 flash_csb_SB_LUT4_I1_O[2]
.sym 69802 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 69805 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 69806 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 69807 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 69808 soc.spimemio.valid_SB_LUT4_O_I1[3]
.sym 69811 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69812 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69813 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_I0_O[2]
.sym 69819 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 69820 soc.mem_valid
.sym 69821 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 69822 clk$SB_IO_IN_$glb_clk
.sym 69824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 69825 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 69826 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 69827 flash_clk_SB_LUT4_I1_O[2]
.sym 69828 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[2]
.sym 69829 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 69830 soc.spimemio.buffer[8]
.sym 69831 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 69835 soc.mem_rdata[26]
.sym 69838 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69839 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 69844 UART_RX_SB_LUT4_I1_I0[3]
.sym 69845 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69846 soc.mem_rdata[21]
.sym 69847 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 69848 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 69850 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 69851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 69852 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 69853 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 69854 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69855 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69856 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 69858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 69859 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69866 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69867 iomem_ready_SB_LUT4_I1_O[0]
.sym 69868 soc.spimemio.buffer[0]
.sym 69869 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 69870 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 69871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69872 soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 69874 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 69875 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 69876 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 69877 flash_clk_SB_LUT4_I1_I2[3]
.sym 69878 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69879 soc.spimemio_cfgreg_do[16]
.sym 69880 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69882 soc.simpleuart_reg_div_do[17]
.sym 69884 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69887 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 69888 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69889 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69892 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 69893 soc.spimemio_cfgreg_do[18]
.sym 69894 soc.spimem_rdata[3]
.sym 69898 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 69899 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 69900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69901 soc.simpleuart_reg_div_do[17]
.sym 69904 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 69905 soc.spimem_rdata[3]
.sym 69906 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69907 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69910 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69911 soc.spimemio_cfgreg_do[18]
.sym 69912 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 69913 flash_clk_SB_LUT4_I1_I2[3]
.sym 69916 soc.spimemio.buffer[0]
.sym 69922 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 69923 flash_clk_SB_LUT4_I1_I2[3]
.sym 69924 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 69925 soc.spimemio_cfgreg_do[16]
.sym 69928 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69929 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69930 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 69934 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 69935 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 69936 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69940 soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 69941 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 69942 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 69943 iomem_ready_SB_LUT4_I1_O[0]
.sym 69944 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 69945 clk$SB_IO_IN_$glb_clk
.sym 69947 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 69948 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69949 soc.mem_rdata[16]
.sym 69950 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 69951 flash_clk_SB_LUT4_I1_O[3]
.sym 69952 soc.spimemio.buffer[13]
.sym 69953 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 69954 soc.spimemio.buffer[12]
.sym 69960 soc.mem_rdata[19]
.sym 69964 soc.spimemio.buffer[0]
.sym 69966 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 69970 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 69972 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 69974 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 69975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 69977 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 69982 soc.simpleuart_reg_div_do[30]
.sym 69989 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 69992 soc.simpleuart.recv_pattern[1]
.sym 69995 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 69996 flash_clk_SB_LUT4_I1_I2[3]
.sym 69997 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 69998 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 69999 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 70000 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70001 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 70002 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 70003 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 70004 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 70006 iomem_ready_SB_LUT4_I1_O[0]
.sym 70007 iomem_rdata[3]
.sym 70008 soc.simpleuart.recv_buf_data[1]
.sym 70010 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 70012 soc.simpleuart_reg_div_do[1]
.sym 70014 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 70015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70016 soc.simpleuart_reg_div_do[23]
.sym 70017 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 70018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70022 iomem_rdata[3]
.sym 70024 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70027 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70028 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 70029 soc.simpleuart_reg_div_do[23]
.sym 70030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70033 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 70034 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70035 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 70036 soc.simpleuart_reg_div_do[1]
.sym 70039 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 70041 flash_clk_SB_LUT4_I1_I2[3]
.sym 70042 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 70045 soc.simpleuart.recv_pattern[1]
.sym 70051 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 70052 soc.simpleuart.recv_buf_data[1]
.sym 70057 iomem_ready_SB_LUT4_I1_O[0]
.sym 70058 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 70059 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 70060 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 70063 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 70064 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 70065 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 70066 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 70067 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 70068 clk$SB_IO_IN_$glb_clk
.sym 70069 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 70070 soc.mem_rdata[25]
.sym 70071 soc.mem_rdata[24]
.sym 70072 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 70073 iomem_rdata[4]
.sym 70074 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 70076 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 70086 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 70088 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 70090 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 70093 soc.mem_rdata[16]
.sym 70094 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 70098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70100 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 70103 soc.simpleuart_reg_div_do[2]
.sym 70104 soc.simpleuart.recv_buf_data[2]
.sym 70105 soc.mem_rdata[24]
.sym 70114 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70116 flash_clk_SB_LUT4_I1_I2[3]
.sym 70117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70118 soc.spimemio.buffer[12]
.sym 70120 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 70121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 70122 soc.spimemio_cfgreg_do[20]
.sym 70123 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 70124 soc.simpleuart_reg_div_do[26]
.sym 70125 soc.simpleuart_reg_div_do[28]
.sym 70126 soc.simpleuart_reg_div_do[13]
.sym 70129 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 70131 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70134 iomem_ready
.sym 70135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70136 soc.mem_valid
.sym 70137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70138 soc.spimem_rdata[12]
.sym 70139 soc.spimemio.config_cont_SB_LUT4_I1_1_I2[2]
.sym 70141 soc.spimemio.dout_data[3]
.sym 70142 iomem_ready_SB_LUT4_I3_I1[6]
.sym 70144 soc.spimemio_cfgreg_do[20]
.sym 70145 flash_clk_SB_LUT4_I1_I2[3]
.sym 70146 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 70147 soc.spimemio.config_cont_SB_LUT4_I1_1_I2[2]
.sym 70150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70152 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 70153 soc.simpleuart_reg_div_do[26]
.sym 70156 soc.simpleuart_reg_div_do[13]
.sym 70157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 70162 soc.spimemio.buffer[12]
.sym 70168 soc.mem_valid
.sym 70169 iomem_ready
.sym 70170 iomem_ready_SB_LUT4_I3_I1[6]
.sym 70174 soc.simpleuart_reg_div_do[28]
.sym 70175 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 70176 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70177 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70183 soc.spimemio.dout_data[3]
.sym 70186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70187 soc.spimem_rdata[12]
.sym 70188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70189 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70190 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 70191 clk$SB_IO_IN_$glb_clk
.sym 70193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70195 soc.spimem_rdata[29]
.sym 70196 soc.spimem_rdata[26]
.sym 70197 soc.spimem_rdata[13]
.sym 70198 soc.mem_rdata[30]
.sym 70199 soc.spimem_rdata[30]
.sym 70200 soc.mem_rdata[29]
.sym 70210 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 70211 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 70213 iomem_rdata_SB_DFFESR_Q_E
.sym 70214 soc.mem_rdata[24]
.sym 70215 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70217 soc.mem_rdata[27]
.sym 70220 soc.spimem_rdata[24]
.sym 70222 soc.mem_valid
.sym 70223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70224 soc.spimemio.dout_data[7]
.sym 70225 soc.mem_rdata[21]
.sym 70226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 70227 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 70234 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 70235 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 70236 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70238 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70240 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 70241 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 70243 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 70244 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 70246 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70247 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 70248 soc.spimem_rdata[27]
.sym 70249 soc.mem_rdata[18]
.sym 70251 soc.spimem_rdata[28]
.sym 70252 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70256 soc.spimem_rdata[14]
.sym 70257 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70259 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 70261 soc.spimem_rdata[26]
.sym 70262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 70263 soc.spimem_rdata[20]
.sym 70264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 70265 soc.spimem_rdata[15]
.sym 70267 soc.spimem_rdata[26]
.sym 70268 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 70269 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70273 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70274 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70276 soc.spimem_rdata[15]
.sym 70279 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 70280 soc.spimem_rdata[28]
.sym 70281 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70282 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70285 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 70286 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 70287 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70288 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 70291 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70293 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 70294 soc.spimem_rdata[27]
.sym 70297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 70298 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 70299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 70300 soc.mem_rdata[18]
.sym 70303 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 70304 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 70305 soc.spimem_rdata[20]
.sym 70309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70310 soc.spimem_rdata[14]
.sym 70311 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70316 soc.spimem_rdata[7]
.sym 70317 soc.spimem_rdata[28]
.sym 70318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 70319 soc.spimem_rdata[23]
.sym 70320 soc.spimem_rdata[6]
.sym 70321 soc.spimem_rdata[20]
.sym 70322 soc.spimem_rdata[14]
.sym 70323 soc.spimem_rdata[15]
.sym 70328 soc.mem_rdata[26]
.sym 70331 soc.mem_rdata[22]
.sym 70334 soc.mem_rdata[28]
.sym 70335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70336 soc.mem_rdata[20]
.sym 70338 soc.mem_rdata[27]
.sym 70339 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 70340 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 70342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 70343 soc.mem_rdata[20]
.sym 70344 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 70346 soc.mem_rdata[30]
.sym 70347 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 70350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 70351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70357 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70359 iomem_rdata_SB_DFFESR_Q_E
.sym 70361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 70362 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 70363 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 70364 soc.mem_rdata[29]
.sym 70365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 70368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 70369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 70370 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 70371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70372 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 70373 soc.spimem_rdata[7]
.sym 70374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 70376 soc.spimem_rdata[23]
.sym 70379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 70381 START_STOP$SB_IO_IN
.sym 70382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 70385 soc.mem_rdata[21]
.sym 70391 START_STOP$SB_IO_IN
.sym 70396 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 70397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 70399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 70402 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 70403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70404 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70405 soc.spimem_rdata[23]
.sym 70408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 70409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70410 soc.mem_rdata[29]
.sym 70411 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 70415 soc.mem_rdata[21]
.sym 70416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 70420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 70421 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 70422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70423 soc.spimem_rdata[7]
.sym 70432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 70434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 70435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 70436 iomem_rdata_SB_DFFESR_Q_E
.sym 70437 clk$SB_IO_IN_$glb_clk
.sym 70438 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 70439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 70440 soc.spimemio.buffer[14]
.sym 70441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 70443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 70444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 70445 soc.spimemio.buffer[15]
.sym 70449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70451 iomem_rdata[2]
.sym 70454 $PACKER_VCC_NET
.sym 70455 iomem_rdata_SB_DFFESR_Q_E
.sym 70458 soc.mem_rdata[17]
.sym 70461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 70462 soc.spimemio.buffer[6]
.sym 70463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 70465 soc.cpu.mem_rdata_q[19]
.sym 70468 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 70470 soc.mem_rdata[22]
.sym 70472 soc.spimemio.buffer[7]
.sym 70482 soc.mem_rdata[23]
.sym 70487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 70493 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 70501 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70503 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70504 soc.mem_rdata[17]
.sym 70505 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 70507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 70519 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70520 soc.mem_rdata[23]
.sym 70521 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70522 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 70525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 70526 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 70528 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 70533 soc.mem_rdata[17]
.sym 70534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 70564 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 70566 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 70572 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70574 soc.mem_rdata[22]
.sym 70575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 70583 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 70585 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 70586 soc.mem_rdata[24]
.sym 70587 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 70589 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 70591 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 70592 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 70594 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 70596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70603 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70604 soc.mem_rdata[22]
.sym 70607 soc.mem_rdata[23]
.sym 70609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 70612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 70613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]
.sym 70614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70615 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 70619 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70620 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 70624 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 70625 soc.cpu.mem_rdata_q[19]
.sym 70630 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 70634 soc.cpu.mem_rdata_q[22]
.sym 70636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 70637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]
.sym 70638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 70639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 70642 soc.mem_rdata[22]
.sym 70648 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70649 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 70650 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70654 soc.mem_rdata[22]
.sym 70655 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70657 soc.cpu.mem_rdata_q[22]
.sym 70662 soc.mem_rdata[23]
.sym 70666 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 70667 soc.cpu.mem_rdata_q[19]
.sym 70668 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 70669 soc.cpu.mem_rdata_q[22]
.sym 70682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70683 clk$SB_IO_IN_$glb_clk
.sym 70685 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70686 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 70687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 70688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 70689 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 70690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 70691 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 70698 soc.mem_rdata[17]
.sym 70699 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 70702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70703 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 70709 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.sym 70710 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 70711 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 70712 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 70713 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70714 soc.mem_valid
.sym 70715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70717 soc.cpu.trap_SB_LUT4_I2_O
.sym 70718 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 70719 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 70720 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 70726 soc.mem_rdata[26]
.sym 70728 soc.mem_rdata[21]
.sym 70730 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 70733 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 70734 soc.mem_rdata[27]
.sym 70738 soc.mem_rdata[28]
.sym 70742 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70743 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70745 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 70746 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 70747 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70751 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70752 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70754 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]
.sym 70756 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70757 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70759 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70760 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 70761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70765 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70766 soc.mem_rdata[21]
.sym 70767 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70768 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70771 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70772 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70773 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70774 soc.mem_rdata[27]
.sym 70777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 70778 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]
.sym 70780 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70783 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70784 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70786 soc.mem_rdata[27]
.sym 70790 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70791 soc.mem_rdata[28]
.sym 70792 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 70795 soc.mem_rdata[26]
.sym 70796 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 70797 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70801 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 70802 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70803 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70804 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70808 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70809 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70810 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 70811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 70812 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70813 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 70814 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 70815 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 70822 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 70825 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 70827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 70829 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 70832 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 70833 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 70834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70835 soc.mem_rdata[20]
.sym 70837 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 70838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 70839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]
.sym 70841 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70842 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 70843 soc.mem_rdata[30]
.sym 70849 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70850 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 70851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 70855 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 70856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 70857 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70858 soc.mem_rdata[24]
.sym 70859 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 70860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70862 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 70865 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70866 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70871 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 70872 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 70873 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70874 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 70875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70878 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 70879 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 70880 soc.mem_rdata[26]
.sym 70882 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 70883 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70884 soc.mem_rdata[24]
.sym 70885 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 70889 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 70896 soc.mem_rdata[24]
.sym 70900 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 70901 soc.mem_rdata[26]
.sym 70902 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70903 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70906 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 70907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70908 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70909 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70912 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70913 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 70914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 70915 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70918 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 70919 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 70920 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70921 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70924 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 70925 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 70926 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 70928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70929 clk$SB_IO_IN_$glb_clk
.sym 70931 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 70932 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 70933 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 70934 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[3]
.sym 70935 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 70936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 70937 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 70938 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 70943 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 70944 soc.cpu.mem_rdata_q[3]
.sym 70946 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 70948 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70949 $PACKER_VCC_NET
.sym 70950 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70952 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 70953 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 70955 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 70956 soc.cpu.mem_rdata_q[19]
.sym 70957 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 70958 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 70959 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 70960 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 70961 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 70963 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 70964 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 70966 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 70972 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 70973 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70974 soc.mem_rdata[31]
.sym 70975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 70979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70980 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 70981 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70982 soc.cpu.mem_16bit_buffer[8]
.sym 70983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 70984 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70985 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70987 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 70989 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 70991 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 70992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 70993 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 70996 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 71001 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 71002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 71003 soc.mem_rdata[30]
.sym 71005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 71007 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71008 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 71011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 71013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 71014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 71017 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71018 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 71019 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71020 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 71023 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71024 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71025 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71026 soc.mem_rdata[30]
.sym 71029 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71030 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71031 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 71032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 71035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 71036 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 71037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 71038 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 71041 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71042 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71043 soc.mem_rdata[31]
.sym 71044 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71047 soc.cpu.mem_16bit_buffer[8]
.sym 71048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 71049 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 71050 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71054 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 71055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 71057 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71058 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 71059 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 71060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 71061 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 71070 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 71071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 71072 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71073 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 71075 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71076 $PACKER_GND_NET
.sym 71079 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 71080 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71081 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 71082 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 71084 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 71085 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71086 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 71088 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 71089 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 71095 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 71096 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71097 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 71099 soc.mem_rdata[28]
.sym 71100 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 71101 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 71102 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 71103 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 71104 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71105 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 71106 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 71107 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71109 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71110 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 71111 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71112 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71114 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 71115 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 71117 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 71120 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71121 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 71122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 71126 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 71128 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 71129 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71130 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 71134 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 71135 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71136 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71137 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 71140 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 71142 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71143 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71146 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 71147 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71148 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 71152 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71153 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 71154 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 71155 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 71161 soc.mem_rdata[28]
.sym 71164 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 71165 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71166 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71170 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 71171 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 71172 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 71173 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 71174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 71175 clk$SB_IO_IN_$glb_clk
.sym 71177 soc.cpu.mem_rdata_q[19]
.sym 71179 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 71180 soc.cpu.mem_rdata_q[17]
.sym 71181 soc.cpu.mem_rdata_q[18]
.sym 71182 soc.cpu.mem_rdata_q[16]
.sym 71183 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71184 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71190 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71191 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71192 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71193 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71196 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71197 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71198 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71200 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71201 soc.mem_valid
.sym 71202 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 71203 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 71204 soc.cpu.mem_rdata_q[16]
.sym 71205 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71206 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 71207 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 71209 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.sym 71210 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 71211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71212 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 71218 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 71220 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 71221 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 71222 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 71224 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 71225 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 71226 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 71229 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71230 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 71232 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 71233 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 71234 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 71235 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 71236 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 71237 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71238 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 71239 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71241 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71242 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 71244 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 71245 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71247 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71249 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71251 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 71252 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 71253 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71254 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 71257 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 71258 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 71259 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71260 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71263 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 71265 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 71266 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 71269 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 71271 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 71272 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 71275 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71277 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71278 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71281 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 71284 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71287 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 71288 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 71289 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 71290 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 71293 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 71294 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71295 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71296 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 71298 clk$SB_IO_IN_$glb_clk
.sym 71300 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 71301 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 71302 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71303 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 71304 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 71305 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 71306 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 71307 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 71313 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71314 UART_RX_SB_LUT4_I1_I0[3]
.sym 71315 soc.cpu.mem_rdata_q[17]
.sym 71316 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71317 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71319 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 71320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 71321 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 71322 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]
.sym 71325 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71329 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71331 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 71333 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71334 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 71343 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71345 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 71346 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 71347 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71348 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71349 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 71352 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 71355 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71357 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 71359 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 71361 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71362 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 71363 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 71364 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71365 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 71367 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 71370 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 71371 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71372 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71374 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71375 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 71376 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 71377 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71381 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 71383 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 71387 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 71389 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 71392 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 71394 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71395 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 71399 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71400 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71401 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 71405 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 71407 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 71410 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71411 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 71412 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71416 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71418 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71419 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71424 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 71425 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 71426 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 71428 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 71429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]
.sym 71438 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 71442 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 71446 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71447 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 71449 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 71451 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 71455 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 71457 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 71464 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 71466 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71467 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 71468 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 71469 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 71470 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71471 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 71472 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 71473 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 71474 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 71475 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 71476 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71479 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 71480 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 71481 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.sym 71482 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71483 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71485 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 71486 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 71488 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 71489 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 71490 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[1]
.sym 71491 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.sym 71493 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 71494 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71495 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 71497 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 71498 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71500 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 71503 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 71504 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 71505 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71506 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 71509 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.sym 71511 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71512 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 71515 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71516 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 71517 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[1]
.sym 71518 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 71521 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 71522 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.sym 71523 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 71524 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 71528 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 71529 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 71530 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71533 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 71534 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 71539 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71540 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 71541 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 71542 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 71544 clk$SB_IO_IN_$glb_clk
.sym 71546 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 71547 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 71548 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 71549 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 71550 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 71551 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 71552 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 71553 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 71570 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 71575 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 71577 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71588 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 71589 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 71590 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71591 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 71593 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71594 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 71596 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71598 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71599 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71601 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71602 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71604 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[3]
.sym 71606 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71607 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 71608 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 71610 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 71611 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 71615 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71616 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 71617 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71618 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71620 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 71621 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 71622 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71623 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 71627 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 71628 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71632 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71633 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71638 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 71639 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 71640 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 71641 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 71644 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71645 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 71646 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 71647 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[3]
.sym 71650 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 71651 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 71652 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71653 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71656 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 71657 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71659 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71662 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 71665 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 71671 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 71676 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 71686 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 71697 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 71703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71710 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 71716 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 71717 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 71718 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 71721 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 71723 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[3]
.sym 71724 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[3]
.sym 71725 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 71726 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[2]
.sym 71727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71728 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[2]
.sym 71730 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 71735 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71736 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 71740 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 71743 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71744 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 71745 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 71749 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 71750 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[3]
.sym 71751 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 71752 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[2]
.sym 71755 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 71756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 71757 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71774 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 71775 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 71776 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 71779 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 71780 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[3]
.sym 71781 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[2]
.sym 71782 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 71790 clk$SB_IO_IN_$glb_clk
.sym 71817 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 71834 COMM[0]$SB_IO_OUT
.sym 71837 COMM[0]$SB_IO_OUT
.sym 71852 COMM[0]$SB_IO_OUT
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71870 DBG[0]$SB_IO_OUT
.sym 71873 $PACKER_VCC_NET
.sym 71877 flash_io2_oe
.sym 71879 DBG[0]$SB_IO_OUT
.sym 71881 $PACKER_VCC_NET
.sym 71889 flash_io2_do
.sym 71902 soc.spimemio.dout_data[4]
.sym 71908 soc.spimemio.dout_data[6]
.sym 71922 flash_io2_di
.sym 71925 $PACKER_VCC_NET
.sym 71941 iomem_wdata[2]
.sym 71943 flash_io0_do_SB_LUT4_O_I2[0]
.sym 71944 flash_io2_do_SB_LUT4_O_I2[0]
.sym 71945 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 71953 flash_io3_do_SB_LUT4_O_I2[0]
.sym 71954 flash_io2_do_SB_LUT4_O_I2[1]
.sym 71955 flash_io0_do_SB_LUT4_O_I2[1]
.sym 71957 iomem_wdata[0]
.sym 71960 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71961 flash_io3_do_SB_LUT4_O_I2[1]
.sym 71964 iomem_wdata[1]
.sym 71965 iomem_wdata[3]
.sym 71967 flash_io0_do_SB_LUT4_O_I2[0]
.sym 71968 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71970 flash_io0_do_SB_LUT4_O_I2[1]
.sym 71975 iomem_wdata[0]
.sym 71982 iomem_wdata[2]
.sym 71988 iomem_wdata[3]
.sym 71997 flash_io2_do_SB_LUT4_O_I2[0]
.sym 71999 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72000 flash_io2_do_SB_LUT4_O_I2[1]
.sym 72006 iomem_wdata[1]
.sym 72009 flash_io3_do_SB_LUT4_O_I2[0]
.sym 72010 flash_io3_do_SB_LUT4_O_I2[1]
.sym 72011 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72013 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 72014 clk$SB_IO_IN_$glb_clk
.sym 72015 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72016 flash_io3_di
.sym 72018 clk$SB_IO_IN
.sym 72033 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72042 iomem_wdata[23]
.sym 72043 iomem_wdata[23]
.sym 72044 flash_io3_di
.sym 72045 flash_io0_do
.sym 72052 flash_io3_di
.sym 72062 soc.spimemio.dout_data[2]
.sym 72066 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72070 flash_io0_di
.sym 72071 flash_io1_di
.sym 72074 flash_io2_do_SB_LUT4_O_I2[1]
.sym 72078 clk$SB_IO_IN
.sym 72080 soc.spimemio.dout_data[2]
.sym 72082 flash_io1_di
.sym 72086 soc.spimemio.dout_data[4]
.sym 72090 flash_io3_oe
.sym 72108 DBG_SB_DFFESR_Q_E
.sym 72118 iomem_wdata[16]
.sym 72148 iomem_wdata[16]
.sym 72176 DBG_SB_DFFESR_Q_E
.sym 72177 clk$SB_IO_IN_$glb_clk
.sym 72178 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72189 soc.spimemio.dout_data[4]
.sym 72193 flash_clk_SB_LUT4_I1_I2[3]
.sym 72196 DBG_SB_DFFESR_Q_E
.sym 72198 flash_clk_SB_LUT4_I1_I2[3]
.sym 72199 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 72200 iomem_wstrb[2]
.sym 72203 flash_clk_SB_LUT4_I1_I2[3]
.sym 72204 flash_io3_oe
.sym 72210 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 72211 soc.spimemio.dout_data[2]
.sym 72212 flash_io3_di
.sym 72213 soc.spimemio.dout_data[1]
.sym 72221 soc.spimemio.dout_data[1]
.sym 72222 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72228 flash_io2_di
.sym 72230 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 72232 soc.spimemio.dout_data[5]
.sym 72233 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72234 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 72235 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 72236 flash_io0_di
.sym 72237 flash_io1_di
.sym 72238 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 72239 soc.spimemio.dout_data[4]
.sym 72241 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 72243 soc.spimemio.dout_data[3]
.sym 72246 soc.spimemio.dout_data[0]
.sym 72247 flash_io1_di
.sym 72253 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 72254 soc.spimemio.dout_data[1]
.sym 72255 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72259 soc.spimemio.dout_data[0]
.sym 72260 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72262 flash_io1_di
.sym 72265 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72266 flash_io1_di
.sym 72267 flash_io0_di
.sym 72271 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 72273 soc.spimemio.dout_data[3]
.sym 72274 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72277 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72278 soc.spimemio.dout_data[1]
.sym 72280 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 72283 soc.spimemio.dout_data[4]
.sym 72284 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72285 soc.spimemio.dout_data[3]
.sym 72286 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72289 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72290 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 72292 soc.spimemio.dout_data[5]
.sym 72295 flash_io2_di
.sym 72296 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72297 soc.spimemio.dout_data[0]
.sym 72298 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72299 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 72300 clk$SB_IO_IN_$glb_clk
.sym 72314 soc.spimemio.dout_data[2]
.sym 72315 iomem_addr[6]
.sym 72316 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 72318 soc.spimemio.dout_data[1]
.sym 72320 soc.spimemio.dout_data[0]
.sym 72321 iomem_addr[4]
.sym 72322 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 72324 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 72326 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 72327 soc.spimemio.xfer.obuffer[6]
.sym 72329 UART_TX$SB_IO_OUT
.sym 72330 flash_io3_di
.sym 72331 soc.spimemio.dout_data[5]
.sym 72335 soc.spimemio.dout_data[6]
.sym 72336 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 72337 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[0]
.sym 72343 soc.spimemio.dout_data[2]
.sym 72348 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72350 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72353 soc.spimemio.dout_data[0]
.sym 72356 soc.spimemio.xfer_io3_do
.sym 72357 soc.spimemio.xfer_io3_90
.sym 72358 soc.spimemio.xfer_io2_do
.sym 72368 soc.spimemio.xfer_io2_90
.sym 72370 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72372 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72373 soc.spimemio_cfgreg_do[22]
.sym 72376 soc.spimemio.xfer_io2_do
.sym 72378 soc.spimemio.xfer_io2_90
.sym 72379 soc.spimemio_cfgreg_do[22]
.sym 72385 soc.spimemio.xfer_io2_do
.sym 72388 soc.spimemio.dout_data[2]
.sym 72389 soc.spimemio.dout_data[0]
.sym 72390 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72391 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72394 soc.spimemio_cfgreg_do[22]
.sym 72395 soc.spimemio.xfer_io3_do
.sym 72396 soc.spimemio.xfer_io3_90
.sym 72401 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72402 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72407 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72408 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72412 soc.spimemio.xfer_io3_do
.sym 72423 clk$SB_IO_IN_$glb_clk
.sym 72437 flash_io0_do_SB_LUT4_O_I2[1]
.sym 72439 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 72441 iomem_wdata[1]
.sym 72446 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72449 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 72450 flash_io0_oe
.sym 72454 soc.spimemio.dout_data[2]
.sym 72455 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 72456 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 72457 flash_clk_SB_LUT4_I1_I2[3]
.sym 72459 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72466 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_I3[1]
.sym 72467 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 72468 soc.spimemio.dout_tag[0]
.sym 72469 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 72473 soc.spimemio.dout_data[3]
.sym 72474 soc.spimemio.dout_tag[1]
.sym 72477 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 72481 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 72482 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72483 soc.spimemio.dout_data[2]
.sym 72484 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72485 soc.spimemio.dout_data[1]
.sym 72487 soc.spimemio.xfer.obuffer[6]
.sym 72490 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 72491 soc.spimemio.dout_data[5]
.sym 72492 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72495 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72496 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 72501 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 72505 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72506 soc.spimemio.dout_data[5]
.sym 72507 soc.spimemio.dout_data[3]
.sym 72508 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72511 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72512 soc.spimemio.dout_data[1]
.sym 72513 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72514 soc.spimemio.dout_data[2]
.sym 72517 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 72518 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_I3[1]
.sym 72523 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 72524 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 72525 soc.spimemio.dout_tag[0]
.sym 72526 soc.spimemio.dout_tag[1]
.sym 72529 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 72530 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 72536 soc.spimemio.dout_tag[1]
.sym 72538 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 72543 soc.spimemio.xfer.obuffer[6]
.sym 72544 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 72546 clk$SB_IO_IN_$glb_clk
.sym 72559 flash_io2_di
.sym 72560 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_I3[1]
.sym 72561 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 72562 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 72566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 72568 iomem_wdata[5]
.sym 72570 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 72575 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 72577 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 72578 soc.spimemio.dout_data[2]
.sym 72581 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 72582 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 72591 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
.sym 72592 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72598 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 72599 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 72600 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 72601 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 72602 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 72603 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72604 soc.spimemio.config_oe[0]
.sym 72606 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 72607 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[0]
.sym 72608 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 72609 soc.spimemio.state[10]
.sym 72613 soc.spimemio.state[7]
.sym 72614 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 72615 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
.sym 72616 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 72619 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72620 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 72622 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
.sym 72623 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 72624 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 72625 soc.spimemio.state[7]
.sym 72628 soc.spimemio.state[7]
.sym 72629 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 72630 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72631 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 72634 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 72635 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72637 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
.sym 72640 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72641 soc.spimemio.config_oe[0]
.sym 72642 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72643 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 72646 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 72647 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 72648 soc.spimemio.state[10]
.sym 72649 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 72653 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 72654 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 72660 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[0]
.sym 72661 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 72666 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 72667 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 72669 clk$SB_IO_IN_$glb_clk
.sym 72681 soc.spimemio.dout_data[4]
.sym 72685 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 72686 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 72692 soc.spimemio.xfer.obuffer[0]
.sym 72695 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 72696 iomem_wdata[7]
.sym 72698 soc.spimemio.dout_data[1]
.sym 72699 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 72702 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 72703 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 72705 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 72712 soc.spimemio.state[7]
.sym 72713 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 72714 soc.spimemio.dout_tag[0]
.sym 72716 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 72717 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 72724 soc.spimemio.state[10]
.sym 72725 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 72727 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 72729 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 72735 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 72741 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 72746 soc.spimemio.state[10]
.sym 72747 soc.spimemio.state[7]
.sym 72748 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 72758 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 72760 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 72763 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 72765 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 72769 soc.spimemio.dout_tag[0]
.sym 72770 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 72771 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 72781 soc.spimemio.dout_tag[0]
.sym 72783 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 72784 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 72787 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 72788 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 72789 soc.spimemio.state[10]
.sym 72790 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 72792 clk$SB_IO_IN_$glb_clk
.sym 72793 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 72805 soc.spimemio_cfgreg_do[19]
.sym 72806 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 72812 flash_clk$SB_IO_OUT
.sym 72813 $PACKER_VCC_NET
.sym 72817 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72819 soc.spimemio.dout_data[5]
.sym 72822 flash_io3_di
.sym 72823 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 72824 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 72826 iomem_wdata[19]
.sym 72827 soc.spimemio.dout_data[6]
.sym 72828 UART_TX$SB_IO_OUT
.sym 72837 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 72838 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72839 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72842 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 72843 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72845 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 72846 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 72850 soc.spimemio_cfgreg_do[22]
.sym 72851 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 72852 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 72854 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 72860 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 72865 soc.spimemio_cfgreg_do[21]
.sym 72869 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72870 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 72871 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 72874 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72875 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 72876 soc.spimemio_cfgreg_do[21]
.sym 72877 soc.spimemio_cfgreg_do[22]
.sym 72886 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72888 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 72889 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 72892 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 72893 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 72894 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72895 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 72915 clk$SB_IO_IN_$glb_clk
.sym 72929 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 72931 soc.spimemio.rd_inc
.sym 72933 soc.spimemio.rd_inc
.sym 72937 soc.spimemio.din_data[0]
.sym 72939 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 72940 flash_csb$SB_IO_OUT
.sym 72942 soc.spimemio.dout_data[2]
.sym 72944 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 72945 flash_clk_SB_LUT4_I1_I2[3]
.sym 72946 iomem_wdata[21]
.sym 72947 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 72948 iomem_wdata[18]
.sym 72949 flash_clk_SB_LUT4_I1_I2[3]
.sym 72950 iomem_addr[3]
.sym 72951 soc.spimemio_cfgreg_do[18]
.sym 72952 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 72958 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 72960 soc.spimemio_cfgreg_do[19]
.sym 72961 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 72962 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 72964 iomem_wdata[18]
.sym 72965 soc.spimemio_cfgreg_do[22]
.sym 72966 soc.spimemio.config_qspi_SB_LUT4_I2_I3[3]
.sym 72968 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72969 soc.spimemio_cfgreg_do[21]
.sym 72973 iomem_addr[2]
.sym 72974 iomem_addr[3]
.sym 72976 iomem_wdata[22]
.sym 72982 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 72985 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 72986 iomem_wdata[19]
.sym 72992 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72993 iomem_addr[3]
.sym 73000 iomem_wdata[18]
.sym 73004 iomem_wdata[19]
.sym 73009 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 73010 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 73011 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 73012 soc.spimemio_cfgreg_do[19]
.sym 73015 soc.spimemio_cfgreg_do[21]
.sym 73016 soc.spimemio.config_qspi_SB_LUT4_I2_I3[3]
.sym 73017 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 73018 soc.spimemio_cfgreg_do[22]
.sym 73021 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 73022 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 73023 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 73024 iomem_addr[2]
.sym 73034 iomem_wdata[22]
.sym 73037 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 73038 clk$SB_IO_IN_$glb_clk
.sym 73039 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73051 soc.spimemio.dout_data[6]
.sym 73056 iomem_wstrb[1]
.sym 73062 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 73066 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 73070 soc.spimemio.dout_data[2]
.sym 73072 iomem_addr[17]
.sym 73083 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 73084 iomem_addr[6]
.sym 73085 iomem_wdata[17]
.sym 73093 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_1_I2[2]
.sym 73096 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 73099 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 73104 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_1_I2[3]
.sym 73106 iomem_wdata[21]
.sym 73108 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 73110 iomem_addr[3]
.sym 73111 iomem_addr[7]
.sym 73116 iomem_wdata[17]
.sym 73135 iomem_wdata[21]
.sym 73150 iomem_addr[3]
.sym 73151 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_1_I2[3]
.sym 73152 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 73153 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_1_I2[2]
.sym 73156 iomem_addr[7]
.sym 73157 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 73158 iomem_addr[6]
.sym 73159 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 73160 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 73161 clk$SB_IO_IN_$glb_clk
.sym 73162 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73175 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 73176 iomem_addr[5]
.sym 73177 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 73178 iomem_addr[2]
.sym 73179 iomem_addr[9]
.sym 73180 iomem_addr[6]
.sym 73181 iomem_addr[4]
.sym 73183 iomem_addr[9]
.sym 73184 iomem_addr[4]
.sym 73185 iomem_addr[2]
.sym 73186 soc.simpleuart.recv_pattern[2]
.sym 73187 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73189 soc.spimemio.rd_addr[22]
.sym 73190 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 73191 soc.spimemio.dout_data[1]
.sym 73194 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73196 iomem_wdata[7]
.sym 73198 iomem_addr[18]
.sym 73204 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 73206 flash_clk_SB_LUT4_I1_I2[2]
.sym 73210 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 73212 flash_clk_SB_LUT4_I1_I2[3]
.sym 73213 soc.simpleuart.recv_buf_data[0]
.sym 73214 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 73216 flash_clk$SB_IO_OUT
.sym 73219 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 73220 soc.simpleuart.recv_pattern[0]
.sym 73221 iomem_addr[20]
.sym 73225 iomem_addr[21]
.sym 73226 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 73227 iomem_addr[7]
.sym 73228 soc.spimemio.rd_addr[20]
.sym 73229 soc.spimemio.rd_addr[7]
.sym 73231 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 73232 iomem_addr[17]
.sym 73233 flash_clk_SB_LUT4_I1_I2[0]
.sym 73235 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 73237 soc.spimemio.rd_addr[7]
.sym 73238 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 73240 iomem_addr[7]
.sym 73246 soc.simpleuart.recv_pattern[0]
.sym 73249 flash_clk_SB_LUT4_I1_I2[2]
.sym 73250 flash_clk$SB_IO_OUT
.sym 73251 flash_clk_SB_LUT4_I1_I2[0]
.sym 73252 flash_clk_SB_LUT4_I1_I2[3]
.sym 73261 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 73262 iomem_addr[17]
.sym 73263 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 73264 iomem_addr[21]
.sym 73268 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 73270 soc.simpleuart.recv_buf_data[0]
.sym 73273 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 73274 soc.spimemio.rd_addr[20]
.sym 73275 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 73276 iomem_addr[20]
.sym 73283 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 73284 clk$SB_IO_IN_$glb_clk
.sym 73285 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 73296 soc.mem_rdata[30]
.sym 73297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 73298 soc.spimemio.rd_addr[7]
.sym 73300 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 73304 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 73305 iomem_addr[4]
.sym 73308 iomem_addr[6]
.sym 73310 soc.spimemio.buffer[10]
.sym 73311 soc.spimemio.dout_data[5]
.sym 73315 soc.spimemio.dout_data[6]
.sym 73316 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73318 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73319 UART_TX$SB_IO_OUT
.sym 73321 soc.spimemio.rd_addr[5]
.sym 73327 iomem_addr[21]
.sym 73328 soc.spimemio.rd_addr[18]
.sym 73329 soc.spimemio.dout_data[3]
.sym 73330 soc.spimemio.rd_addr[21]
.sym 73331 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 73332 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 73333 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 73336 soc.spimemio.rd_addr[16]
.sym 73338 soc.spimemio.rd_addr[21]
.sym 73339 iomem_addr[22]
.sym 73341 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 73342 soc.spimemio.dout_data[2]
.sym 73345 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 73346 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 73348 iomem_addr[16]
.sym 73349 soc.spimemio.rd_addr[22]
.sym 73352 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 73354 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73356 iomem_addr[16]
.sym 73357 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 73358 iomem_addr[18]
.sym 73360 soc.spimemio.rd_addr[21]
.sym 73361 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 73362 iomem_addr[21]
.sym 73363 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 73366 iomem_addr[22]
.sym 73367 iomem_addr[21]
.sym 73368 soc.spimemio.rd_addr[21]
.sym 73369 soc.spimemio.rd_addr[22]
.sym 73374 soc.spimemio.dout_data[3]
.sym 73378 soc.spimemio.rd_addr[18]
.sym 73379 soc.spimemio.rd_addr[16]
.sym 73380 iomem_addr[16]
.sym 73381 iomem_addr[18]
.sym 73386 soc.spimemio.dout_data[2]
.sym 73390 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 73391 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 73392 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 73393 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 73396 iomem_addr[16]
.sym 73398 soc.spimemio.rd_addr[16]
.sym 73402 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 73403 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 73404 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 73405 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 73406 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73407 clk$SB_IO_IN_$glb_clk
.sym 73421 iomem_addr[11]
.sym 73422 iomem_addr[11]
.sym 73423 iomem_addr[17]
.sym 73426 iomem_addr[15]
.sym 73429 iomem_addr[12]
.sym 73432 soc.spimemio.rd_addr[16]
.sym 73433 flash_clk_SB_LUT4_I1_I2[3]
.sym 73434 soc.spimemio.dout_data[2]
.sym 73437 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[1]
.sym 73440 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73441 flash_clk_SB_LUT4_I1_I2[3]
.sym 73443 soc.spimemio_cfgreg_do[18]
.sym 73444 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73450 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I2[2]
.sym 73451 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73452 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 73454 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I2[3]
.sym 73455 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 73456 soc.spimemio.buffer[5]
.sym 73460 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 73462 soc.spimem_rdata[9]
.sym 73463 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73464 iomem_addr[5]
.sym 73465 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73469 soc.spimemio.rd_addr[5]
.sym 73470 soc.spimemio.rd_inc
.sym 73471 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73472 soc.spimem_rdata[5]
.sym 73473 iomem_addr[18]
.sym 73478 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73479 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73483 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73484 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73485 soc.spimem_rdata[5]
.sym 73486 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73489 iomem_addr[18]
.sym 73490 soc.spimemio.rd_inc
.sym 73492 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 73496 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73497 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73498 soc.spimem_rdata[9]
.sym 73501 iomem_addr[5]
.sym 73503 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73504 soc.spimemio.rd_inc
.sym 73507 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I2[3]
.sym 73508 soc.spimemio.rd_addr[5]
.sym 73509 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I2[2]
.sym 73510 iomem_addr[5]
.sym 73513 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73514 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73515 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 73521 soc.spimemio.buffer[5]
.sym 73525 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 73526 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73527 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73529 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 73530 clk$SB_IO_IN_$glb_clk
.sym 73542 soc.mem_rdata[29]
.sym 73543 soc.mem_rdata[25]
.sym 73544 iomem_addr[13]
.sym 73545 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 73546 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 73547 iomem_addr[20]
.sym 73548 soc.spimemio.rd_addr[18]
.sym 73549 iomem_addr[22]
.sym 73550 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 73551 iomem_addr[20]
.sym 73552 soc.spimemio.rd_addr[5]
.sym 73553 soc.spimemio.rd_addr[20]
.sym 73555 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 73558 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[3]
.sym 73563 soc.simpleuart_reg_div_do[25]
.sym 73573 soc.spimemio.buffer[16]
.sym 73576 soc.spimemio.buffer[9]
.sym 73577 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[2]
.sym 73579 soc.spimemio.buffer[8]
.sym 73580 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 73581 soc.spimemio.buffer[21]
.sym 73582 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73583 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 73584 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[3]
.sym 73585 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73586 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73587 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73594 soc.spimem_rdata[8]
.sym 73597 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[1]
.sym 73599 soc.spimem_rdata[21]
.sym 73608 soc.spimemio.buffer[16]
.sym 73612 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 73613 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[3]
.sym 73614 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[1]
.sym 73615 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[2]
.sym 73621 soc.spimemio.buffer[21]
.sym 73625 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73626 soc.spimem_rdata[8]
.sym 73627 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73633 soc.spimemio.buffer[9]
.sym 73639 soc.spimemio.buffer[8]
.sym 73642 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73643 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 73645 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 73648 soc.spimem_rdata[21]
.sym 73649 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73650 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73651 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73652 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 73653 clk$SB_IO_IN_$glb_clk
.sym 73665 soc.spimemio.dout_data[4]
.sym 73666 soc.mem_rdata[16]
.sym 73667 soc.spimemio.buffer[21]
.sym 73671 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73672 soc.spimemio.buffer[9]
.sym 73674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73676 iomem_wstrb[3]
.sym 73677 soc.spimemio.buffer[16]
.sym 73679 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 73680 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 73681 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 73683 soc.spimemio.dout_data[1]
.sym 73686 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 73687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 73688 soc.mem_rdata[16]
.sym 73689 soc.mem_rdata[31]
.sym 73690 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 73696 soc.spimem_rdata[16]
.sym 73697 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73699 soc.spimemio.dout_data[0]
.sym 73700 soc.spimem_rdata[4]
.sym 73702 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73704 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 73705 soc.spimemio_cfgreg_do[17]
.sym 73707 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 73708 flash_clk_SB_LUT4_I1_O[3]
.sym 73709 flash_clk_SB_LUT4_I1_O[0]
.sym 73710 flash_clk_SB_LUT4_I1_O[1]
.sym 73711 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 73713 flash_clk_SB_LUT4_I1_I2[3]
.sym 73714 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73715 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 73716 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[2]
.sym 73717 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73719 soc.simpleuart_reg_div_do[19]
.sym 73720 soc.spimemio_cfgreg_do[19]
.sym 73723 flash_clk_SB_LUT4_I1_O[2]
.sym 73727 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 73729 flash_clk_SB_LUT4_I1_O[0]
.sym 73730 flash_clk_SB_LUT4_I1_O[3]
.sym 73731 flash_clk_SB_LUT4_I1_O[2]
.sym 73732 flash_clk_SB_LUT4_I1_O[1]
.sym 73735 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73736 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 73737 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73741 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 73742 flash_clk_SB_LUT4_I1_I2[3]
.sym 73743 soc.spimemio_cfgreg_do[17]
.sym 73744 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 73747 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73748 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73749 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73750 soc.spimem_rdata[4]
.sym 73753 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 73754 soc.simpleuart_reg_div_do[19]
.sym 73755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73756 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 73759 flash_clk_SB_LUT4_I1_I2[3]
.sym 73760 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[2]
.sym 73761 soc.spimemio_cfgreg_do[19]
.sym 73762 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 73766 soc.spimemio.dout_data[0]
.sym 73771 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 73772 soc.spimem_rdata[16]
.sym 73773 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73775 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73776 clk$SB_IO_IN_$glb_clk
.sym 73788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 73791 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73792 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 73796 $PACKER_VCC_NET
.sym 73797 soc.simpleuart.recv_buf_data[2]
.sym 73798 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 73808 soc.spimemio.dout_data[6]
.sym 73809 soc.mem_rdata[24]
.sym 73810 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 73811 soc.spimemio.dout_data[5]
.sym 73813 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73822 iomem_rdata[4]
.sym 73825 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73826 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 73828 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 73829 soc.simpleuart_reg_div_do[22]
.sym 73830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 73833 soc.simpleuart_reg_div_do[25]
.sym 73835 soc.spimemio.dout_data[5]
.sym 73836 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 73837 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73839 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73840 soc.spimemio.dout_data[4]
.sym 73841 soc.simpleuart.recv_buf_data[2]
.sym 73842 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 73843 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 73845 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 73847 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 73848 soc.simpleuart_reg_div_do[2]
.sym 73850 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 73852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73853 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 73854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 73855 soc.simpleuart_reg_div_do[25]
.sym 73859 soc.simpleuart.recv_buf_data[2]
.sym 73860 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 73864 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73865 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 73866 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 73867 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 73870 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 73871 soc.simpleuart_reg_div_do[2]
.sym 73872 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 73873 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73878 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73879 iomem_rdata[4]
.sym 73883 soc.spimemio.dout_data[5]
.sym 73888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73889 soc.simpleuart_reg_div_do[22]
.sym 73890 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 73891 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 73896 soc.spimemio.dout_data[4]
.sym 73898 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73899 clk$SB_IO_IN_$glb_clk
.sym 73917 soc.spimem_rdata[24]
.sym 73919 soc.spimem_rdata[4]
.sym 73923 soc.spimem_rdata[3]
.sym 73930 flash_clk_SB_LUT4_I1_I2[3]
.sym 73932 soc.spimemio.buffer[13]
.sym 73933 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 73934 soc.spimemio.dout_data[2]
.sym 73935 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 73942 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 73945 soc.spimem_rdata[25]
.sym 73946 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73948 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 73950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 73951 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 73953 iomem_rdata_SB_DFFESR_Q_E
.sym 73954 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73956 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 73957 soc.simpleuart_reg_div_do[30]
.sym 73959 soc.simpleuart_reg_div_do[24]
.sym 73961 VIEW_LAPS$SB_IO_IN
.sym 73964 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 73965 soc.simpleuart_reg_div_do[29]
.sym 73969 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 73971 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 73972 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73973 soc.spimem_rdata[24]
.sym 73975 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 73976 soc.spimem_rdata[25]
.sym 73977 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 73981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 73982 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 73983 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 73984 soc.spimem_rdata[24]
.sym 73987 soc.simpleuart_reg_div_do[30]
.sym 73988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 73989 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 73990 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 73995 VIEW_LAPS$SB_IO_IN
.sym 73999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 74000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 74001 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 74002 soc.simpleuart_reg_div_do[29]
.sym 74011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 74012 soc.simpleuart_reg_div_do[24]
.sym 74013 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 74014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 74021 iomem_rdata_SB_DFFESR_Q_E
.sym 74022 clk$SB_IO_IN_$glb_clk
.sym 74023 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74032 flash_io2_di
.sym 74038 $PACKER_VCC_NET
.sym 74039 soc.spimem_rdata[25]
.sym 74042 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 74050 soc.mem_rdata[30]
.sym 74067 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 74069 soc.spimem_rdata[13]
.sym 74075 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 74077 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 74080 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 74081 soc.spimemio.dout_data[5]
.sym 74083 soc.spimem_rdata[29]
.sym 74085 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 74087 soc.spimem_rdata[30]
.sym 74089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 74091 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 74092 soc.spimemio.buffer[13]
.sym 74094 soc.spimemio.dout_data[2]
.sym 74096 soc.spimemio.dout_data[6]
.sym 74098 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 74100 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 74104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 74105 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 74106 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 74107 soc.spimem_rdata[13]
.sym 74112 soc.spimemio.dout_data[5]
.sym 74119 soc.spimemio.dout_data[2]
.sym 74124 soc.spimemio.buffer[13]
.sym 74128 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 74129 soc.spimem_rdata[30]
.sym 74130 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 74131 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 74136 soc.spimemio.dout_data[6]
.sym 74140 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 74141 soc.spimem_rdata[29]
.sym 74142 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 74143 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 74144 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 74145 clk$SB_IO_IN_$glb_clk
.sym 74159 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 74160 $PACKER_VCC_NET
.sym 74161 soc.mem_rdata[18]
.sym 74163 soc.spimemio.buffer[7]
.sym 74167 soc.mem_rdata[22]
.sym 74168 $PACKER_VCC_NET
.sym 74171 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 74174 soc.mem_rdata[31]
.sym 74178 soc.mem_rdata[30]
.sym 74180 soc.spimemio.dout_data[1]
.sym 74181 soc.mem_rdata[16]
.sym 74182 UP_DWN$SB_IO_IN
.sym 74189 soc.spimemio.buffer[14]
.sym 74190 soc.spimemio.buffer[23]
.sym 74196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 74197 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 74200 soc.spimemio.buffer[6]
.sym 74201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 74202 soc.spimemio.buffer[15]
.sym 74209 soc.spimemio.buffer[7]
.sym 74210 soc.spimemio.buffer[20]
.sym 74216 soc.spimem_rdata[6]
.sym 74218 soc.spimemio.dout_data[4]
.sym 74224 soc.spimemio.buffer[7]
.sym 74229 soc.spimemio.dout_data[4]
.sym 74233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 74234 soc.spimem_rdata[6]
.sym 74235 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 74236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 74240 soc.spimemio.buffer[23]
.sym 74248 soc.spimemio.buffer[6]
.sym 74252 soc.spimemio.buffer[20]
.sym 74258 soc.spimemio.buffer[14]
.sym 74265 soc.spimemio.buffer[15]
.sym 74267 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 74268 clk$SB_IO_IN_$glb_clk
.sym 74281 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74283 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 74286 soc.spimemio.buffer[23]
.sym 74288 $PACKER_VCC_NET
.sym 74302 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 74303 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 74313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 74314 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 74315 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 74316 soc.mem_rdata[22]
.sym 74317 soc.spimemio.dout_data[7]
.sym 74318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 74321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 74322 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 74323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 74324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 74325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 74327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 74330 soc.spimemio.dout_data[6]
.sym 74333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 74338 soc.mem_rdata[30]
.sym 74344 soc.mem_rdata[30]
.sym 74345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 74346 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 74347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 74352 soc.spimemio.dout_data[6]
.sym 74356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 74358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 74359 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 74368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 74369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 74371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 74374 soc.mem_rdata[22]
.sym 74375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 74382 soc.spimemio.dout_data[7]
.sym 74390 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 74391 clk$SB_IO_IN_$glb_clk
.sym 74419 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74423 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 74426 START_STOP$SB_IO_IN
.sym 74436 soc.mem_rdata[20]
.sym 74447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 74450 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74460 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 74462 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74464 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74479 soc.mem_rdata[20]
.sym 74480 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74481 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 74492 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74494 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 74526 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 74530 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 74540 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74542 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 74545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 74546 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 74547 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74548 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74549 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 74551 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 74557 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74558 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74559 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 74561 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 74565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 74568 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 74571 soc.mem_rdata[22]
.sym 74572 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74573 soc.cpu.mem_rdata_q[22]
.sym 74574 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 74576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 74577 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74580 soc.mem_rdata[20]
.sym 74581 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 74583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 74584 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 74587 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 74590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 74591 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74592 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74593 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 74596 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 74597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 74598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 74602 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74603 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74604 soc.cpu.mem_rdata_q[22]
.sym 74605 soc.mem_rdata[22]
.sym 74608 soc.mem_rdata[20]
.sym 74609 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74610 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74611 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 74615 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 74620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 74621 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74622 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74623 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 74626 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 74628 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 74632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 74633 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74634 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74635 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 74636 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74637 clk$SB_IO_IN_$glb_clk
.sym 74656 $PACKER_VCC_NET
.sym 74659 soc.cpu.mem_do_rinst
.sym 74666 soc.mem_rdata[16]
.sym 74667 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 74668 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 74670 soc.mem_rdata[30]
.sym 74671 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 74673 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74674 soc.mem_rdata[31]
.sym 74680 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74682 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 74683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 74685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 74686 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74688 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74689 soc.mem_valid
.sym 74692 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74693 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74694 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74695 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 74697 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74700 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74701 soc.mem_rdata[29]
.sym 74703 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74705 soc.mem_rdata[30]
.sym 74706 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 74709 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 74711 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 74713 soc.mem_valid
.sym 74714 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 74715 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 74716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 74719 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74720 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 74722 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 74726 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74728 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74731 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74732 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74733 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74734 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74737 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74738 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74739 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74740 soc.mem_rdata[29]
.sym 74743 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74744 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 74746 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 74749 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74751 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 74755 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74756 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74757 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74758 soc.mem_rdata[30]
.sym 74774 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74776 $PACKER_VCC_NET
.sym 74778 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74782 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 74786 soc.cpu.mem_rdata_q[19]
.sym 74788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 74789 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 74791 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 74792 soc.cpu.mem_rdata_q[17]
.sym 74793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 74794 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 74795 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 74796 soc.cpu.mem_rdata_q[16]
.sym 74803 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 74805 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 74808 soc.mem_rdata[31]
.sym 74810 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 74811 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74812 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74813 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 74814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74816 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 74817 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 74818 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74821 soc.mem_rdata[29]
.sym 74822 soc.mem_rdata[25]
.sym 74823 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 74826 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74827 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 74828 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74832 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74836 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 74837 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 74838 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 74839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 74842 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74843 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74844 soc.mem_rdata[31]
.sym 74845 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74848 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74849 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74850 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74851 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 74854 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 74856 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 74857 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74860 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74861 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74862 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 74863 soc.mem_rdata[25]
.sym 74866 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74867 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74868 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 74869 soc.mem_rdata[29]
.sym 74872 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74873 soc.mem_rdata[25]
.sym 74874 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 74875 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74878 soc.mem_rdata[25]
.sym 74882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74883 clk$SB_IO_IN_$glb_clk
.sym 74897 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 74899 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 74901 soc.cpu.mem_rdata_q[16]
.sym 74902 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 74907 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 74908 soc.cpu.trap_SB_LUT4_I2_O
.sym 74910 START_STOP$SB_IO_IN
.sym 74911 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74914 soc.cpu.mem_rdata_q[19]
.sym 74918 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 74919 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74926 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74929 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[3]
.sym 74930 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74932 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 74935 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 74936 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 74937 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74938 soc.cpu.mem_rdata_q[18]
.sym 74940 soc.mem_rdata[30]
.sym 74944 soc.mem_rdata[31]
.sym 74952 soc.cpu.mem_rdata_q[17]
.sym 74959 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74960 soc.cpu.mem_rdata_q[18]
.sym 74961 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74965 soc.mem_rdata[30]
.sym 74977 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 74978 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 74983 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 74984 soc.cpu.mem_rdata_q[17]
.sym 74985 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74990 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 74991 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[3]
.sym 74995 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 74996 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 74997 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 74998 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[3]
.sym 75004 soc.mem_rdata[31]
.sym 75005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 75006 clk$SB_IO_IN_$glb_clk
.sym 75020 $PACKER_GND_NET
.sym 75022 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 75024 $PACKER_VCC_NET
.sym 75026 soc.cpu.cpu_state[0]
.sym 75028 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 75029 $PACKER_VCC_NET
.sym 75030 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75033 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 75036 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 75037 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 75038 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 75042 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 75049 soc.cpu.mem_rdata_q[19]
.sym 75051 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 75052 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75053 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 75054 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 75055 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75057 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 75059 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 75061 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75062 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 75066 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75067 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 75068 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 75071 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75082 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 75083 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75084 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 75094 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75096 soc.cpu.mem_rdata_q[19]
.sym 75097 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 75100 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75101 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 75103 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 75106 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 75107 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75109 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 75112 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 75113 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75114 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75118 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75120 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 75121 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 75124 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 75126 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75127 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75129 clk$SB_IO_IN_$glb_clk
.sym 75139 soc.mem_rdata[16]
.sym 75145 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 75151 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 75154 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 75157 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 75159 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 75160 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 75163 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 75173 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 75174 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 75175 soc.cpu.mem_rdata_q[17]
.sym 75176 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 75177 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 75178 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]
.sym 75179 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 75181 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75182 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 75183 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 75184 soc.cpu.mem_rdata_q[18]
.sym 75185 soc.cpu.mem_rdata_q[16]
.sym 75186 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75187 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 75188 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 75189 soc.cpu.mem_rdata_q[3]
.sym 75191 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 75192 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 75194 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 75196 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 75197 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 75202 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 75203 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 75205 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 75206 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 75207 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 75211 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 75212 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 75213 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 75217 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 75218 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75219 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 75220 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 75223 soc.cpu.mem_rdata_q[3]
.sym 75224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]
.sym 75225 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 75226 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 75229 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 75230 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 75231 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 75232 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75235 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 75236 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 75237 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 75238 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 75241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]
.sym 75242 soc.cpu.mem_rdata_q[3]
.sym 75243 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 75244 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 75247 soc.cpu.mem_rdata_q[17]
.sym 75248 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 75249 soc.cpu.mem_rdata_q[18]
.sym 75250 soc.cpu.mem_rdata_q[16]
.sym 75252 clk$SB_IO_IN_$glb_clk
.sym 75270 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 75271 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 75274 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 75287 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 75288 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 75295 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 75298 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 75299 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 75301 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75303 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 75308 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75314 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 75315 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 75322 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75335 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 75336 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 75337 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75341 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 75347 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 75348 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 75349 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75361 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75364 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 75374 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75375 clk$SB_IO_IN_$glb_clk
.sym 75399 soc.mem_valid
.sym 75405 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 75406 START_STOP$SB_IO_IN
.sym 75419 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 75421 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 75424 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 75425 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 75426 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 75428 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 75429 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 75431 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75432 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 75433 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 75434 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 75438 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75439 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 75440 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75441 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 75443 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 75444 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 75447 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 75448 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 75451 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75452 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 75453 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 75457 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 75458 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75459 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 75460 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 75463 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75464 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 75465 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 75466 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 75469 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 75470 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 75472 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 75475 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 75477 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75478 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 75481 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 75482 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75484 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 75487 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 75488 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 75489 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 75490 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 75493 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 75494 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 75496 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75498 clk$SB_IO_IN_$glb_clk
.sym 75533 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 75551 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 75555 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 75557 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 75568 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75586 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 75587 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 75588 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75616 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 75617 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 75619 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 75623 UP_DWN$SB_IO_IN
.sym 75625 START_STOP$SB_IO_IN
.sym 75644 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 75697 clk$SB_IO_IN
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75704 $PACKER_VCC_NET
.sym 75715 flash_io3_oe
.sym 75719 clk$SB_IO_IN
.sym 75720 $PACKER_VCC_NET
.sym 75722 flash_io3_do
.sym 75723 flash_io1_do
.sym 75724 DBG[1]$SB_IO_OUT
.sym 75725 DBG[2]$SB_IO_OUT
.sym 75800 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 75801 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 75802 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 75803 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 75804 soc.spimemio.xfer.count[1]
.sym 75805 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 75806 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 75842 flash_clk_SB_LUT4_I1_I2[3]
.sym 75844 iomem_wdata[27]
.sym 75848 flash_io1_do
.sym 75849 flash_clk_SB_LUT4_I1_I2[3]
.sym 75850 flash_io0_do
.sym 75867 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 75870 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 75873 iomem_wdata[18]
.sym 75880 flash_io0_do_SB_LUT4_O_I2[2]
.sym 75888 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 75889 flash_io1_do_SB_LUT4_O_I2[1]
.sym 75937 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 75938 soc.spimemio.xfer_csb
.sym 75939 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 75940 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 75941 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 75942 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 75943 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 75944 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 75979 iomem_addr[5]
.sym 75980 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 75989 iomem_wdata[25]
.sym 75994 flash_io0_do_SB_LUT4_O_I2[2]
.sym 75995 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 75998 soc.spimemio_cfgreg_do[22]
.sym 76000 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 76039 soc.spimemio.xfer_io0_90
.sym 76040 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 76041 flash_io1_do_SB_LUT4_O_I2[1]
.sym 76042 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]
.sym 76043 flash_io0_do_SB_LUT4_O_I2[1]
.sym 76044 soc.spimemio.xfer_io1_90
.sym 76045 soc.spimemio.xfer_io0_do
.sym 76081 flash_io0_oe
.sym 76083 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 76084 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 76086 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 76087 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 76088 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 76089 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 76091 flash_io0_di
.sym 76092 flash_io1_di
.sym 76094 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 76096 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 76141 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 76142 soc.spimemio.xfer_io1_do
.sym 76143 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 76144 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 76145 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_I3[1]
.sym 76146 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 76147 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 76148 soc.spimemio.xfer.fetch
.sym 76184 flash_io1_di
.sym 76185 soc.spimemio.dout_data[4]
.sym 76190 iomem_wdata[4]
.sym 76191 soc.spimemio.din_valid
.sym 76193 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 76194 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 76195 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76196 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 76197 iomem_wdata[18]
.sym 76199 soc.spimemio.dout_data[5]
.sym 76200 iomem_addr[12]
.sym 76202 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 76204 soc.spimemio.dout_data[2]
.sym 76243 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 76244 soc.spimemio.xfer.obuffer[6]
.sym 76245 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 76246 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 76247 soc.spimemio.xfer.obuffer[4]
.sym 76248 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 76249 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 76250 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 76289 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 76296 soc.spimemio.dout_data[3]
.sym 76298 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 76301 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 76307 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 76348 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 76388 iomem_addr[4]
.sym 76395 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 76396 soc.spimemio.xfer.obuffer[6]
.sym 76398 flash_io1_oe
.sym 76401 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 76402 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76403 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76406 soc.spimemio_cfgreg_do[22]
.sym 76410 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76491 iomem_addr[7]
.sym 76502 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 76505 iomem_addr[10]
.sym 76506 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 76508 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 76510 soc.spimemio.din_data[7]
.sym 76511 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 76552 soc.spimemio.din_data[2]
.sym 76603 iomem_addr[12]
.sym 76607 soc.spimemio.dout_data[5]
.sym 76608 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 76609 soc.simpleuart.recv_pattern[0]
.sym 76612 soc.spimemio.dout_data[2]
.sym 76613 iomem_addr[17]
.sym 76614 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76651 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[1]
.sym 76652 soc.simpleuart.recv_pattern[0]
.sym 76653 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[0]
.sym 76654 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 76655 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[3]
.sym 76656 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_2_I2[2]
.sym 76657 soc.simpleuart.recv_pattern[1]
.sym 76658 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 76694 iomem_wstrb[2]
.sym 76696 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 76698 soc.spimemio.rd_inc
.sym 76699 iomem_addr[8]
.sym 76706 soc.spimemio.rd_valid
.sym 76707 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 76709 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 76710 soc.simpleuart.recv_pattern[1]
.sym 76711 soc.spimemio.rd_valid
.sym 76712 soc.spimemio.rd_inc
.sym 76713 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 76715 iomem_addr[13]
.sym 76753 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 76754 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 76755 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 76756 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[1]
.sym 76757 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 76758 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76759 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 76760 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_2_I2[3]
.sym 76795 iomem_addr[13]
.sym 76797 soc.spimemio.rd_addr[5]
.sym 76800 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 76802 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 76803 iomem_addr[12]
.sym 76804 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 76805 soc.spimemio.rd_valid_SB_LUT4_I2_I0[0]
.sym 76810 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76812 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 76814 soc.spimemio_cfgreg_do[22]
.sym 76816 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76855 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 76856 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 76857 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[3]
.sym 76858 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 76859 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 76860 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[3]
.sym 76861 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 76862 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 76900 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[1]
.sym 76902 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 76904 iomem_addr[7]
.sym 76911 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 76912 iomem_addr[11]
.sym 76914 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 76916 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 76957 soc.simpleuart.send_pattern[7]
.sym 76958 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 76959 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I2[3]
.sym 76960 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 76961 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[0]
.sym 76962 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 76963 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 76964 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 76999 iomem_addr[16]
.sym 77002 iomem_addr[14]
.sym 77004 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 77005 flash_io0_di
.sym 77007 iomem_addr[17]
.sym 77010 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[3]
.sym 77013 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 77015 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I3[2]
.sym 77016 soc.spimemio.dout_data[2]
.sym 77017 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 77019 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 77020 soc.spimemio.dout_data[5]
.sym 77021 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 77059 soc.spimemio.buffer[16]
.sym 77060 soc.spimemio.buffer[22]
.sym 77061 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 77062 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 77063 soc.spimemio.buffer[21]
.sym 77064 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 77065 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 77066 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 77101 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 77103 soc.spimemio.rd_addr[22]
.sym 77105 iomem_addr[5]
.sym 77106 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 77107 iomem_wdata[6]
.sym 77108 iomem_addr[19]
.sym 77109 iomem_addr[18]
.sym 77110 iomem_addr[23]
.sym 77111 iomem_wdata[7]
.sym 77112 soc.spimemio.rd_inc
.sym 77114 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 77118 soc.simpleuart.recv_pattern[1]
.sym 77120 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 77122 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 77124 soc.spimemio.buffer[22]
.sym 77162 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 77163 soc.mem_rdata[19]
.sym 77164 soc.spimemio.buffer[0]
.sym 77167 soc.spimemio.buffer[5]
.sym 77168 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 77205 soc.spimemio.dout_data[6]
.sym 77207 iomem_wdata[4]
.sym 77211 soc.spimemio.dout_data[5]
.sym 77212 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 77213 UART_TX$SB_IO_OUT
.sym 77215 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 77218 soc.spimemio_cfgreg_do[22]
.sym 77221 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 77222 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 77225 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77263 soc.spimem_rdata[3]
.sym 77264 soc.spimem_rdata[19]
.sym 77266 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 77268 soc.spimem_rdata[24]
.sym 77269 soc.spimem_rdata[4]
.sym 77270 soc.spimem_rdata[22]
.sym 77305 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 77313 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 77314 soc.simpleuart.recv_pattern[2]
.sym 77316 soc.mem_rdata[19]
.sym 77324 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 77328 soc.mem_valid
.sym 77365 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 77366 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 77367 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 77368 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 77369 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 77370 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 77371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77372 iomem_rdata[1]
.sym 77418 flash_io1_di
.sym 77422 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 77423 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 77424 soc.spimemio.dout_data[2]
.sym 77425 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 77427 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 77467 soc.spimemio.buffer[6]
.sym 77468 soc.mem_rdata[18]
.sym 77469 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 77470 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 77471 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 77472 soc.spimemio.buffer[7]
.sym 77473 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 77474 soc.mem_rdata[22]
.sym 77509 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 77512 soc.spimemio.dout_data[1]
.sym 77514 UP_DWN$SB_IO_IN
.sym 77515 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 77521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 77529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77530 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 77532 soc.mem_rdata[18]
.sym 77569 soc.simpleuart.send_dummy_SB_LUT4_I0_O[1]
.sym 77570 soc.spimemio.buffer[18]
.sym 77571 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 77572 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 77573 soc.mem_rdata[17]
.sym 77574 soc.spimemio.buffer[23]
.sym 77575 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 77576 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 77612 soc.spimemio.dout_data[6]
.sym 77624 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 77625 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 77626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 77629 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77633 soc.mem_rdata[22]
.sym 77673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 77678 soc.spimem_rdata[17]
.sym 77712 UP_DWN$SB_IO_IN
.sym 77714 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 77715 flash_clk_SB_LUT4_I1_I2[3]
.sym 77718 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 77720 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 77729 soc.mem_rdata[17]
.sym 77730 soc.mem_valid
.sym 77731 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 77732 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 77733 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 77735 soc.mem_rdata[29]
.sym 77736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 77773 soc.spimemio.buffer[17]
.sym 77774 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 77780 soc.spimemio.buffer[20]
.sym 77826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 77829 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 77831 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 77833 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 77834 soc.spimemio.buffer[20]
.sym 77876 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 77877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 77878 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 77879 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 77881 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 77920 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 77926 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 77927 soc.spimemio.dout_data[1]
.sym 77933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77936 soc.mem_rdata[18]
.sym 77938 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 77977 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 77978 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 77979 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 77980 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77981 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 77982 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 77983 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 77984 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 78027 soc.cpu.mem_rdata_q[19]
.sym 78031 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 78032 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 78033 soc.cpu.irq_state[1]
.sym 78034 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 78035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 78037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 78038 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 78041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 78079 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 78080 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 78081 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 78082 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 78083 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 78084 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 78085 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 78086 soc.cpu.mem_16bit_buffer[3]
.sym 78126 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 78132 soc.cpu.mem_rdata_q[19]
.sym 78133 soc.mem_rdata[17]
.sym 78134 soc.cpu.mem_rdata_q[18]
.sym 78136 soc.mem_rdata[29]
.sym 78139 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 78140 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 78141 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 78142 soc.mem_valid
.sym 78143 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 78181 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 78183 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 78184 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 78185 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 78186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 78187 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 78188 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 78223 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 78226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 78227 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 78230 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 78235 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 78236 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 78240 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 78242 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 78245 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 78246 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 78283 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 78284 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 78285 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78286 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 78287 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 78288 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 78289 soc.cpu.clear_prefetched_high_word
.sym 78290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 78326 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 78328 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 78329 soc.mem_rdata[16]
.sym 78332 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 78334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 78336 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 78338 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78341 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 78347 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 78348 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 78385 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 78386 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 78388 soc.cpu.mem_rdata_q[3]
.sym 78389 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 78390 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 78392 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 78427 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 78430 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 78433 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 78434 soc.cpu.mem_rdata_q[16]
.sym 78437 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 78439 soc.cpu.mem_do_rinst
.sym 78440 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 78441 soc.cpu.mem_do_rinst
.sym 78446 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 78449 soc.cpu.irq_state[1]
.sym 78450 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 78487 soc.mem_valid
.sym 78488 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 78489 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 78490 soc.cpu.trap_SB_LUT4_I2_1_O[0]
.sym 78491 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 78492 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 78493 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 78494 soc.cpu.trap_SB_LUT4_I2_1_O_SB_LUT4_O_I3[3]
.sym 78532 UART_RX_SB_LUT4_I1_I0[3]
.sym 78536 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 78550 soc.mem_valid
.sym 78551 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 78593 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 78634 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 78639 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 78648 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 78867 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78923 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 78924 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 78925 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 78926 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 78927 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[0]
.sym 78928 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[1]
.sym 78929 soc.spimemio.xfer.count[2]
.sym 78930 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[3]
.sym 78956 $PACKER_VCC_NET
.sym 78967 DBG_SB_DFFESR_Q_E
.sym 78982 flash_io0_do_SB_LUT4_O_I2[2]
.sym 78984 iomem_wdata[18]
.sym 78989 iomem_wdata[17]
.sym 78990 flash_io1_do_SB_LUT4_O_I2[1]
.sym 78993 flash_io1_do_SB_LUT4_O_I2[0]
.sym 78998 flash_io1_do_SB_LUT4_O_I2[1]
.sym 78999 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79001 flash_io1_do_SB_LUT4_O_I2[0]
.sym 79004 iomem_wdata[17]
.sym 79011 iomem_wdata[18]
.sym 79044 DBG_SB_DFFESR_Q_E
.sym 79045 clk$SB_IO_IN_$glb_clk
.sym 79046 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79052 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 79053 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 79054 soc.spimemio.xfer.count[3]
.sym 79055 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 79056 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[2]
.sym 79057 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 79058 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 79064 iomem_wdata[29]
.sym 79065 DBG_SB_DFFESR_Q_E
.sym 79068 iomem_wdata[25]
.sym 79069 iomem_wdata[28]
.sym 79070 iomem_wdata[22]
.sym 79071 iomem_wdata[30]
.sym 79072 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79088 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79093 $PACKER_VCC_NET
.sym 79096 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[2]
.sym 79097 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79102 $PACKER_VCC_NET
.sym 79105 $PACKER_GND_NET
.sym 79106 DBG[2]$SB_IO_OUT
.sym 79107 soc.spimemio.xfer_clk
.sym 79109 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 79110 iomem_wdata[17]
.sym 79111 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 79112 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79113 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 79117 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79130 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79132 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 79133 soc.spimemio.xfer.count[1]
.sym 79134 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 79136 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79138 soc.spimemio.xfer.count[0]
.sym 79140 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 79141 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79142 soc.spimemio.xfer.count[2]
.sym 79145 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79146 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79148 $PACKER_VCC_NET
.sym 79150 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 79151 soc.spimemio.xfer_clk
.sym 79153 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 79155 soc.spimemio.xfer.count[3]
.sym 79156 $PACKER_VCC_NET
.sym 79157 soc.spimemio.xfer.count[1]
.sym 79159 soc.spimemio.xfer_clk
.sym 79160 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 79162 soc.spimemio.xfer.count[0]
.sym 79163 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 79166 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 79168 soc.spimemio.xfer.count[1]
.sym 79169 $PACKER_VCC_NET
.sym 79170 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 79172 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 79173 soc.spimemio.xfer_clk
.sym 79174 soc.spimemio.xfer.count[2]
.sym 79175 $PACKER_VCC_NET
.sym 79176 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 79179 soc.spimemio.xfer_clk
.sym 79180 soc.spimemio.xfer.count[3]
.sym 79181 $PACKER_VCC_NET
.sym 79182 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 79187 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 79188 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79191 soc.spimemio.xfer.count[1]
.sym 79192 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79193 soc.spimemio.xfer_clk
.sym 79194 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 79197 soc.spimemio.xfer_clk
.sym 79198 soc.spimemio.xfer.count[1]
.sym 79199 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 79200 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79203 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 79205 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79206 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 79207 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79208 clk$SB_IO_IN_$glb_clk
.sym 79209 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79210 flash_csb$SB_IO_OUT
.sym 79211 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79212 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[2]
.sym 79213 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 79214 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 79215 soc.spimemio.din_valid_SB_LUT4_I0_I1[0]
.sym 79216 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 79217 soc.spimemio.xfer_clk
.sym 79224 soc.spimemio.xfer.count[0]
.sym 79226 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79228 iomem_wdata[28]
.sym 79232 iomem_wdata[29]
.sym 79234 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 79238 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79239 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 79240 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 79241 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79242 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79243 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 79244 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 79245 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79254 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 79255 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 79256 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 79260 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 79261 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 79262 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]
.sym 79264 soc.spimemio.xfer.count[1]
.sym 79265 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 79267 soc.spimemio.dout_data[2]
.sym 79268 $PACKER_VCC_NET
.sym 79269 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79271 $PACKER_GND_NET
.sym 79272 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79273 soc.spimemio.dout_data[4]
.sym 79275 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79278 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 79280 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79281 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 79282 soc.spimemio.xfer_clk
.sym 79285 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79286 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 79287 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 79291 $PACKER_GND_NET
.sym 79296 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 79297 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 79298 soc.spimemio.xfer_clk
.sym 79299 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79302 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 79303 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 79304 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 79308 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]
.sym 79309 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 79314 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 79315 soc.spimemio.xfer.count[1]
.sym 79316 $PACKER_VCC_NET
.sym 79320 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 79321 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 79322 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 79323 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 79326 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79327 soc.spimemio.dout_data[4]
.sym 79328 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79329 soc.spimemio.dout_data[2]
.sym 79330 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79331 clk$SB_IO_IN_$glb_clk
.sym 79332 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79333 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79334 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_I2[2]
.sym 79335 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 79336 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 79337 soc.spimemio.din_valid_SB_LUT4_I0_O[0]
.sym 79338 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79339 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 79340 soc.spimemio.xfer.next_fetch
.sym 79345 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79349 soc.spimemio.xfer_csb
.sym 79352 flash_csb$SB_IO_OUT
.sym 79353 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79354 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 79356 iomem_addr[12]
.sym 79357 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 79358 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79359 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79362 UART_RX_SB_LUT4_I1_I0[3]
.sym 79364 iomem_wdata[20]
.sym 79365 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 79366 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79367 soc.spimemio.xfer_clk
.sym 79374 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79375 soc.spimemio.xfer_io1_do
.sym 79377 soc.spimemio_cfgreg_do[22]
.sym 79379 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 79380 soc.spimemio.xfer_io0_do
.sym 79383 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 79386 UART_RX_SB_LUT4_I1_I0[3]
.sym 79390 soc.spimemio.xfer_io0_90
.sym 79393 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79395 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79396 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 79400 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 79401 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 79403 soc.spimemio.xfer_io1_90
.sym 79404 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 79407 soc.spimemio.xfer_io0_do
.sym 79413 UART_RX_SB_LUT4_I1_I0[3]
.sym 79414 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 79415 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 79419 soc.spimemio.xfer_io1_90
.sym 79420 soc.spimemio.xfer_io1_do
.sym 79422 soc.spimemio_cfgreg_do[22]
.sym 79425 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 79426 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 79427 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79428 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 79431 soc.spimemio.xfer_io0_90
.sym 79433 soc.spimemio.xfer_io0_do
.sym 79434 soc.spimemio_cfgreg_do[22]
.sym 79437 soc.spimemio.xfer_io1_do
.sym 79443 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 79444 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79445 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79446 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 79454 clk$SB_IO_IN_$glb_clk
.sym 79456 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79457 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 79458 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 79459 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 79461 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 79462 soc.spimemio.xfer.last_fetch
.sym 79463 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79470 iomem_addr[16]
.sym 79472 iomem_addr[16]
.sym 79475 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79476 iomem_wdata[24]
.sym 79480 $PACKER_VCC_NET
.sym 79482 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 79484 soc.spimemio.din_valid_SB_LUT4_I0_O[0]
.sym 79486 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79488 soc.spimemio.dout_data[0]
.sym 79489 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79490 soc.spimemio.dout_data[4]
.sym 79491 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 79497 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79498 soc.spimemio.xfer.obuffer[6]
.sym 79501 soc.spimemio.xfer.obuffer[4]
.sym 79502 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79504 soc.spimemio.xfer.next_fetch
.sym 79505 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79506 soc.spimemio.xfer.obuffer[6]
.sym 79510 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79511 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 79512 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79519 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79522 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79524 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 79526 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 79528 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 79530 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79531 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79533 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 79536 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79537 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79538 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79539 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 79542 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 79544 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 79549 soc.spimemio.xfer.obuffer[4]
.sym 79551 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 79554 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 79555 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79556 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79557 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 79560 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79561 soc.spimemio.xfer.obuffer[4]
.sym 79562 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 79563 soc.spimemio.xfer.obuffer[6]
.sym 79566 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79567 soc.spimemio.xfer.obuffer[6]
.sym 79568 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79569 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79572 soc.spimemio.xfer.next_fetch
.sym 79577 clk$SB_IO_IN_$glb_clk
.sym 79578 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79579 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 79580 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 79582 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 79583 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 79584 soc.spimemio.xfer.obuffer[2]
.sym 79585 soc.spimemio.xfer.obuffer[1]
.sym 79586 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 79598 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79604 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79611 soc.spimemio.din_data[1]
.sym 79614 $PACKER_GND_NET
.sym 79621 soc.spimemio.din_data[5]
.sym 79622 soc.spimemio.din_data[4]
.sym 79623 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 79624 soc.spimemio.xfer.obuffer[4]
.sym 79625 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 79626 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79630 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 79631 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79633 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79634 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79636 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79638 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 79639 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 79641 soc.spimemio.din_data[6]
.sym 79643 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79646 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79647 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 79649 soc.spimemio.xfer.obuffer[2]
.sym 79650 soc.spimemio.xfer.obuffer[1]
.sym 79651 soc.spimemio.xfer.obuffer[0]
.sym 79653 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79654 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79656 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 79659 soc.spimemio.din_data[6]
.sym 79660 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 79661 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 79662 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79665 soc.spimemio.xfer.obuffer[2]
.sym 79666 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 79667 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79668 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79671 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79672 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79673 soc.spimemio.xfer.obuffer[1]
.sym 79674 soc.spimemio.xfer.obuffer[4]
.sym 79677 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79678 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 79679 soc.spimemio.din_data[4]
.sym 79683 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79685 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79686 soc.spimemio.xfer.obuffer[0]
.sym 79689 soc.spimemio.xfer.obuffer[2]
.sym 79690 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 79691 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79692 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 79695 soc.spimemio.din_data[5]
.sym 79696 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 79697 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 79698 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79699 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79700 clk$SB_IO_IN_$glb_clk
.sym 79703 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 79704 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 79705 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 79706 soc.spimemio.xfer.dummy_count[0]
.sym 79707 soc.spimemio.xfer.dummy_count[3]
.sym 79708 soc.spimemio.xfer.dummy_count[1]
.sym 79709 soc.spimemio.xfer.dummy_count[2]
.sym 79714 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 79718 soc.spimemio.din_data[4]
.sym 79720 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79721 iomem_addr[10]
.sym 79725 soc.spimemio.din_data[5]
.sym 79726 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79727 soc.spimemio.din_data[6]
.sym 79729 soc.spimemio.din_data[3]
.sym 79730 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79731 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 79732 soc.spimemio.din_data[2]
.sym 79734 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 79735 iomem_wstrb[1]
.sym 79736 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 79737 flash_clk_SB_LUT4_I1_I2[3]
.sym 79743 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79751 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 79770 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79772 soc.spimemio.din_data[7]
.sym 79794 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 79795 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 79797 soc.spimemio.din_data[7]
.sym 79822 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79823 clk$SB_IO_IN_$glb_clk
.sym 79829 soc.spimemio.xfer.obuffer[0]
.sym 79839 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 79849 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 79852 iomem_wdata[0]
.sym 79853 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[31]
.sym 79855 iomem_addr[8]
.sym 79856 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79857 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79860 iomem_wdata[20]
.sym 79949 soc.spimemio.rd_addr[2]
.sym 79965 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 79967 soc.spimemio.din_data[0]
.sym 79973 soc.spimemio.dout_data[0]
.sym 79975 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 79977 iomem_wdata[31]
.sym 79979 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 79982 soc.spimemio.dout_data[4]
.sym 79983 $PACKER_VCC_NET
.sym 79995 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 79997 iomem_addr[10]
.sym 80000 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 80002 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 80005 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 80013 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 80040 iomem_addr[10]
.sym 80041 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 80042 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 80043 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 80068 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 80069 clk$SB_IO_IN_$glb_clk
.sym 80070 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 80071 soc.spimemio.rd_valid_SB_LUT4_I2_I0[0]
.sym 80072 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 80073 soc.spimemio.rd_addr[8]
.sym 80074 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 80075 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 80076 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 80077 soc.spimemio.rd_addr[4]
.sym 80078 soc.spimemio.rd_addr[13]
.sym 80093 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 80096 soc.spimemio.dout_data[7]
.sym 80098 $PACKER_GND_NET
.sym 80099 soc.spimemio.dout_data[3]
.sym 80100 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 80101 soc.spimemio.dout_data[7]
.sym 80102 iomem_addr[14]
.sym 80104 iomem_addr[14]
.sym 80105 iomem_addr[10]
.sym 80106 iomem_addr[15]
.sym 80112 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[1]
.sym 80115 iomem_addr[12]
.sym 80116 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[3]
.sym 80118 soc.simpleuart.recv_pattern[1]
.sym 80121 soc.spimemio.rd_addr[2]
.sym 80123 iomem_addr[12]
.sym 80126 iomem_addr[17]
.sym 80128 iomem_addr[2]
.sym 80129 soc.simpleuart.recv_pattern[2]
.sym 80130 soc.spimemio.rd_addr[8]
.sym 80131 iomem_addr[6]
.sym 80133 soc.spimemio.rd_addr[17]
.sym 80135 soc.spimemio.rd_addr[12]
.sym 80136 soc.spimemio.rd_valid
.sym 80137 soc.spimemio.rd_addr[6]
.sym 80138 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[0]
.sym 80139 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 80140 iomem_addr[8]
.sym 80142 soc.spimemio.rd_addr[4]
.sym 80143 iomem_addr[4]
.sym 80145 soc.spimemio.rd_addr[2]
.sym 80146 iomem_addr[17]
.sym 80147 iomem_addr[2]
.sym 80148 soc.spimemio.rd_addr[17]
.sym 80154 soc.simpleuart.recv_pattern[1]
.sym 80157 iomem_addr[4]
.sym 80158 soc.spimemio.rd_addr[12]
.sym 80159 iomem_addr[12]
.sym 80160 soc.spimemio.rd_addr[4]
.sym 80163 iomem_addr[6]
.sym 80164 soc.spimemio.rd_addr[6]
.sym 80165 iomem_addr[8]
.sym 80166 soc.spimemio.rd_addr[8]
.sym 80169 soc.spimemio.rd_addr[8]
.sym 80170 soc.spimemio.rd_addr[4]
.sym 80171 iomem_addr[4]
.sym 80172 iomem_addr[8]
.sym 80175 iomem_addr[12]
.sym 80177 soc.spimemio.rd_addr[12]
.sym 80178 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[3]
.sym 80184 soc.simpleuart.recv_pattern[2]
.sym 80187 soc.spimemio.rd_valid
.sym 80188 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[1]
.sym 80189 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[0]
.sym 80190 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[3]
.sym 80191 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 80192 clk$SB_IO_IN_$glb_clk
.sym 80193 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80194 soc.spimemio.rd_addr[10]
.sym 80195 soc.spimemio.rd_addr[15]
.sym 80196 soc.spimemio.rd_addr[9]
.sym 80197 soc.spimemio.rd_addr[14]
.sym 80198 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 80199 soc.spimemio.rd_addr[17]
.sym 80200 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 80201 soc.spimemio.rd_addr[12]
.sym 80206 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80208 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 80214 iomem_addr[7]
.sym 80215 soc.spimemio.rd_addr[7]
.sym 80218 iomem_addr[20]
.sym 80219 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 80220 soc.cpu.trap_SB_LUT4_I2_O
.sym 80221 iomem_wdata[2]
.sym 80222 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 80223 iomem_addr[18]
.sym 80224 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 80225 iomem_addr[19]
.sym 80226 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 80228 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 80229 flash_clk_SB_LUT4_I1_I2[3]
.sym 80237 soc.spimemio.rd_valid
.sym 80238 iomem_addr[3]
.sym 80239 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 80240 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[3]
.sym 80241 iomem_addr[13]
.sym 80242 soc.spimemio.rd_addr[13]
.sym 80243 iomem_addr[7]
.sym 80244 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 80246 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 80247 iomem_wdata[31]
.sym 80248 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_2_I2[2]
.sym 80249 soc.spimemio.rd_addr[4]
.sym 80250 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_2_I2[3]
.sym 80251 iomem_addr[6]
.sym 80252 soc.spimemio.rd_addr[15]
.sym 80254 soc.spimemio.rd_addr[14]
.sym 80255 soc.spimemio.rd_addr[3]
.sym 80256 iomem_addr[4]
.sym 80259 soc.spimemio.rd_addr[7]
.sym 80262 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 80263 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 80264 iomem_addr[14]
.sym 80265 soc.spimemio.rd_addr[6]
.sym 80266 iomem_addr[15]
.sym 80268 iomem_addr[6]
.sym 80269 soc.spimemio.rd_addr[14]
.sym 80270 iomem_addr[14]
.sym 80271 soc.spimemio.rd_addr[6]
.sym 80274 soc.spimemio.rd_addr[15]
.sym 80275 iomem_addr[13]
.sym 80276 soc.spimemio.rd_addr[13]
.sym 80277 iomem_addr[15]
.sym 80281 iomem_addr[4]
.sym 80282 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 80283 soc.spimemio.rd_addr[4]
.sym 80286 soc.spimemio.rd_addr[6]
.sym 80287 soc.spimemio.rd_valid
.sym 80288 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[3]
.sym 80289 iomem_addr[6]
.sym 80293 iomem_addr[3]
.sym 80294 soc.spimemio.rd_addr[3]
.sym 80300 iomem_wdata[31]
.sym 80304 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_2_I2[2]
.sym 80305 iomem_addr[7]
.sym 80306 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_2_I2[3]
.sym 80307 soc.spimemio.rd_addr[7]
.sym 80310 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 80311 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 80313 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 80314 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 80315 clk$SB_IO_IN_$glb_clk
.sym 80316 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80317 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 80318 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 80319 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 80320 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 80321 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 80322 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 80323 soc.spimemio.rd_addr[16]
.sym 80324 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 80328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 80334 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 80336 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I3[2]
.sym 80341 soc.spimemio.rd_addr[3]
.sym 80345 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 80346 soc.cpu.mem_la_firstword_xfer
.sym 80347 iomem_addr[9]
.sym 80348 flash_io0_do_SB_LUT4_O_I2[2]
.sym 80349 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80350 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[31]
.sym 80352 iomem_wdata[0]
.sym 80358 soc.spimemio.rd_addr[10]
.sym 80359 soc.spimemio.rd_addr[15]
.sym 80360 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 80361 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 80363 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 80364 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 80365 soc.spimemio.rd_addr[12]
.sym 80366 soc.spimemio.rd_addr[10]
.sym 80367 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 80368 soc.spimemio.rd_addr[9]
.sym 80369 soc.spimemio.rd_addr[14]
.sym 80370 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 80371 soc.spimemio.rd_addr[17]
.sym 80372 iomem_addr[14]
.sym 80373 iomem_addr[9]
.sym 80374 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80375 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 80376 iomem_addr[17]
.sym 80380 iomem_addr[12]
.sym 80381 iomem_addr[10]
.sym 80382 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 80383 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 80385 iomem_addr[15]
.sym 80386 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 80388 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 80391 soc.spimemio.rd_addr[14]
.sym 80392 soc.spimemio.rd_addr[12]
.sym 80393 iomem_addr[12]
.sym 80394 iomem_addr[14]
.sym 80397 soc.spimemio.rd_addr[15]
.sym 80398 soc.spimemio.rd_addr[10]
.sym 80399 iomem_addr[10]
.sym 80400 iomem_addr[15]
.sym 80404 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 80405 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 80406 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 80409 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 80410 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 80412 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 80415 iomem_addr[17]
.sym 80416 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 80417 soc.spimemio.rd_addr[17]
.sym 80418 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 80421 soc.spimemio.rd_addr[10]
.sym 80422 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80423 iomem_addr[10]
.sym 80424 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 80428 soc.spimemio.rd_addr[9]
.sym 80429 iomem_addr[9]
.sym 80430 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 80433 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 80434 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 80435 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 80436 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 80440 soc.spimemio.rd_addr[19]
.sym 80441 soc.spimemio.rd_addr[22]
.sym 80442 soc.spimemio.rd_addr[11]
.sym 80443 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 80444 soc.spimemio.rd_addr[23]
.sym 80445 soc.spimemio.rd_addr[20]
.sym 80446 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 80447 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 80451 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 80452 soc.spimemio.rd_inc
.sym 80460 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 80465 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 80466 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 80467 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80469 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80470 soc.spimemio.dout_data[4]
.sym 80471 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80472 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80473 soc.spimemio.dout_data[0]
.sym 80475 $PACKER_VCC_NET
.sym 80481 iomem_addr[19]
.sym 80483 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 80484 iomem_addr[18]
.sym 80485 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80487 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 80488 iomem_addr[11]
.sym 80490 iomem_wdata[6]
.sym 80491 iomem_addr[23]
.sym 80492 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 80493 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[0]
.sym 80494 iomem_wdata[7]
.sym 80495 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 80496 iomem_addr[5]
.sym 80497 soc.spimemio.rd_addr[19]
.sym 80498 soc.spimemio.rd_addr[22]
.sym 80499 soc.spimemio.rd_addr[11]
.sym 80500 iomem_addr[22]
.sym 80501 soc.spimemio.rd_addr[23]
.sym 80502 soc.spimemio.rd_addr[20]
.sym 80505 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 80506 soc.spimemio.rd_addr[22]
.sym 80507 soc.spimemio.rd_addr[18]
.sym 80508 iomem_addr[20]
.sym 80509 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80510 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80511 soc.spimemio.rd_addr[5]
.sym 80512 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 80514 iomem_wdata[6]
.sym 80516 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 80517 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[0]
.sym 80520 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 80521 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 80522 iomem_addr[11]
.sym 80523 soc.spimemio.rd_addr[11]
.sym 80526 soc.spimemio.rd_addr[22]
.sym 80527 iomem_addr[22]
.sym 80528 soc.spimemio.rd_addr[23]
.sym 80529 iomem_addr[23]
.sym 80532 soc.spimemio.rd_addr[20]
.sym 80533 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 80535 iomem_addr[20]
.sym 80538 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 80539 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 80540 iomem_wdata[7]
.sym 80541 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80544 iomem_addr[22]
.sym 80545 iomem_addr[19]
.sym 80546 soc.spimemio.rd_addr[22]
.sym 80547 soc.spimemio.rd_addr[19]
.sym 80550 soc.spimemio.rd_addr[19]
.sym 80551 iomem_addr[18]
.sym 80552 iomem_addr[19]
.sym 80553 soc.spimemio.rd_addr[18]
.sym 80556 soc.spimemio.rd_addr[5]
.sym 80557 iomem_addr[5]
.sym 80558 iomem_addr[23]
.sym 80559 soc.spimemio.rd_addr[23]
.sym 80560 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 80561 clk$SB_IO_IN_$glb_clk
.sym 80562 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80563 UART_TX$SB_IO_OUT
.sym 80564 soc.simpleuart.send_pattern[1]
.sym 80568 soc.simpleuart.send_pattern[4]
.sym 80569 soc.simpleuart.send_pattern[3]
.sym 80570 soc.simpleuart.send_pattern[2]
.sym 80574 soc.mem_rdata[19]
.sym 80575 soc.simpleuart.send_pattern[7]
.sym 80577 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 80587 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 80588 iomem_addr[11]
.sym 80589 soc.spimemio.dout_data[7]
.sym 80590 $PACKER_GND_NET
.sym 80591 soc.spimemio.dout_data[3]
.sym 80596 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 80597 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 80598 soc.spimemio.dout_data[7]
.sym 80605 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 80606 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80607 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 80611 soc.spimemio.dout_data[6]
.sym 80612 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I3[2]
.sym 80615 soc.spimemio.dout_data[5]
.sym 80618 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 80620 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[31]
.sym 80622 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80624 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 80627 iomem_wstrb[3]
.sym 80630 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80631 UART_RX_SB_LUT4_I1_I0[3]
.sym 80633 soc.spimemio.dout_data[0]
.sym 80635 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 80639 soc.spimemio.dout_data[0]
.sym 80645 soc.spimemio.dout_data[6]
.sym 80649 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80650 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 80651 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[31]
.sym 80652 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80656 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80657 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 80658 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 80663 soc.spimemio.dout_data[5]
.sym 80667 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I3[2]
.sym 80668 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80670 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 80673 UART_RX_SB_LUT4_I1_I0[3]
.sym 80674 iomem_wstrb[3]
.sym 80676 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 80679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 80680 UART_RX_SB_LUT4_I1_I0[3]
.sym 80681 iomem_wstrb[3]
.sym 80683 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80684 clk$SB_IO_IN_$glb_clk
.sym 80688 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 80690 soc.simpleuart.recv_buf_data[2]
.sym 80703 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 80710 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 80711 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 80712 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 80713 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 80714 soc.spimemio.buffer[5]
.sym 80716 soc.cpu.trap_SB_LUT4_I2_O
.sym 80717 flash_clk_SB_LUT4_I1_I2[3]
.sym 80718 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 80719 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 80720 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 80721 iomem_wdata[2]
.sym 80727 soc.spimemio.dout_data[5]
.sym 80728 soc.spimem_rdata[19]
.sym 80732 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 80738 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 80740 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80742 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 80743 soc.spimemio.dout_data[0]
.sym 80749 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 80751 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 80752 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 80753 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 80754 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 80755 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80766 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80767 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 80768 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 80772 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 80773 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 80774 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 80775 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 80779 soc.spimemio.dout_data[0]
.sym 80796 soc.spimemio.dout_data[5]
.sym 80803 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80804 soc.spimem_rdata[19]
.sym 80805 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 80806 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 80807 clk$SB_IO_IN_$glb_clk
.sym 80813 soc.spimemio.buffer[19]
.sym 80830 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 80834 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80835 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 80837 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 80838 soc.cpu.mem_la_firstword_xfer
.sym 80839 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 80841 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80844 UART_RX_SB_LUT4_I1_I0[3]
.sym 80852 soc.spimemio.buffer[22]
.sym 80860 soc.spimemio.buffer[3]
.sym 80862 flash_io1_di
.sym 80864 soc.spimemio.buffer[4]
.sym 80869 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 80875 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 80877 flash_clk_SB_LUT4_I1_I2[3]
.sym 80878 soc.spimemio.buffer[19]
.sym 80879 soc.spimemio.dout_data[0]
.sym 80886 soc.spimemio.buffer[3]
.sym 80889 soc.spimemio.buffer[19]
.sym 80901 flash_io1_di
.sym 80902 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 80903 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 80904 flash_clk_SB_LUT4_I1_I2[3]
.sym 80914 soc.spimemio.dout_data[0]
.sym 80920 soc.spimemio.buffer[4]
.sym 80928 soc.spimemio.buffer[22]
.sym 80929 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 80930 clk$SB_IO_IN_$glb_clk
.sym 80934 soc.spimem_rdata[1]
.sym 80939 soc.spimem_rdata[25]
.sym 80942 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 80943 soc.mem_valid
.sym 80946 soc.spimemio.buffer[3]
.sym 80952 soc.spimemio.buffer[4]
.sym 80958 soc.spimemio.dout_data[4]
.sym 80959 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 80961 soc.spimemio.buffer[6]
.sym 80962 $PACKER_VCC_NET
.sym 80963 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80965 soc.spimemio.dout_data[0]
.sym 80967 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 80975 soc.spimemio_cfgreg_do[22]
.sym 80976 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 80977 flash_io2_di
.sym 80979 UP_DWN$SB_IO_IN
.sym 80980 iomem_rdata[1]
.sym 80982 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 80983 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 80986 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 80987 flash_clk_SB_LUT4_I1_I2[3]
.sym 80988 soc.spimem_rdata[22]
.sym 80989 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 80990 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 80991 soc.spimem_rdata[1]
.sym 80993 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 80994 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 80995 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 80999 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81000 iomem_rdata_SB_DFFESR_Q_E
.sym 81001 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 81002 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 81006 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 81007 flash_clk_SB_LUT4_I1_I2[3]
.sym 81008 soc.spimemio_cfgreg_do[22]
.sym 81009 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 81012 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 81013 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81014 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81019 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81021 iomem_rdata[1]
.sym 81024 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81025 soc.spimem_rdata[22]
.sym 81027 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81030 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81031 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81032 soc.spimem_rdata[1]
.sym 81033 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81036 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 81037 flash_io2_di
.sym 81038 flash_clk_SB_LUT4_I1_I2[3]
.sym 81039 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 81042 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 81043 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 81044 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 81045 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 81051 UP_DWN$SB_IO_IN
.sym 81052 iomem_rdata_SB_DFFESR_Q_E
.sym 81053 clk$SB_IO_IN_$glb_clk
.sym 81054 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 81056 soc.spimemio.buffer[1]
.sym 81057 soc.spimemio.buffer[2]
.sym 81081 soc.spimemio.dout_data[7]
.sym 81082 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 81085 soc.mem_rdata[22]
.sym 81086 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 81087 soc.mem_rdata[16]
.sym 81088 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 81089 $PACKER_GND_NET
.sym 81090 soc.spimemio.dout_data[7]
.sym 81096 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 81097 soc.spimemio.dout_data[7]
.sym 81099 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 81100 soc.spimemio.dout_data[6]
.sym 81104 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81105 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 81106 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 81107 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81108 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 81109 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 81111 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81114 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 81115 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 81118 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 81119 soc.spimem_rdata[2]
.sym 81120 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 81122 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 81123 soc.spimem_rdata[18]
.sym 81124 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 81125 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81131 soc.spimemio.dout_data[6]
.sym 81135 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 81136 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 81137 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 81138 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81141 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81143 soc.spimem_rdata[18]
.sym 81144 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81147 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81148 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81149 soc.spimem_rdata[2]
.sym 81150 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81153 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81154 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 81155 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81161 soc.spimemio.dout_data[7]
.sym 81165 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 81166 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 81167 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 81168 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 81171 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 81172 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 81173 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 81174 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81175 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 81176 clk$SB_IO_IN_$glb_clk
.sym 81181 soc.spimem_rdata[18]
.sym 81185 soc.spimem_rdata[2]
.sym 81194 soc.mem_rdata[18]
.sym 81202 soc.mem_rdata[17]
.sym 81203 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 81204 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 81205 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 81207 soc.cpu.trap_SB_LUT4_I2_O
.sym 81210 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 81211 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81219 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 81221 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 81222 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 81223 soc.spimemio.dout_data[2]
.sym 81226 flash_clk_SB_LUT4_I1_I2[3]
.sym 81227 soc.simpleuart.send_dummy_SB_LUT4_I0_O[1]
.sym 81229 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 81231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 81233 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81234 soc.spimem_rdata[17]
.sym 81236 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81237 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 81239 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 81240 iomem_rdata[2]
.sym 81241 soc.spimemio.dout_data[7]
.sym 81244 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81245 soc.simpleuart.send_dummy
.sym 81246 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 81247 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 81249 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81250 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 81252 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 81253 soc.simpleuart.send_dummy
.sym 81254 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 81255 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 81261 soc.spimemio.dout_data[2]
.sym 81265 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81267 iomem_rdata[2]
.sym 81270 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81272 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 81273 soc.spimem_rdata[17]
.sym 81276 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81277 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 81278 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 81279 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 81285 soc.spimemio.dout_data[7]
.sym 81288 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 81289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 81290 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 81291 soc.simpleuart.send_dummy_SB_LUT4_I0_O[1]
.sym 81294 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 81296 flash_clk_SB_LUT4_I1_I2[3]
.sym 81298 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 81299 clk$SB_IO_IN_$glb_clk
.sym 81303 soc.simpleuart.send_dummy
.sym 81305 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 81325 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 81329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 81331 UART_RX_SB_LUT4_I1_I0[3]
.sym 81332 soc.mem_rdata[20]
.sym 81333 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 81334 soc.cpu.mem_la_firstword_xfer
.sym 81335 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 81350 soc.spimemio.buffer[17]
.sym 81351 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 81366 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 81370 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 81387 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 81388 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 81390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 81417 soc.spimemio.buffer[17]
.sym 81421 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 81422 clk$SB_IO_IN_$glb_clk
.sym 81426 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 81428 soc.simpleuart.send_bitcnt[3]
.sym 81429 soc.simpleuart.send_bitcnt[2]
.sym 81430 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 81431 soc.simpleuart.send_bitcnt[1]
.sym 81449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 81450 soc.spimemio.dout_data[4]
.sym 81452 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81458 $PACKER_VCC_NET
.sym 81467 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 81468 soc.spimemio.dout_data[4]
.sym 81470 soc.spimemio.dout_data[1]
.sym 81479 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 81484 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 81494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 81501 soc.spimemio.dout_data[1]
.sym 81504 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 81506 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 81507 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 81542 soc.spimemio.dout_data[4]
.sym 81544 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 81545 clk$SB_IO_IN_$glb_clk
.sym 81550 $PACKER_VCC_NET
.sym 81572 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 81573 $PACKER_GND_NET
.sym 81574 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81575 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 81579 soc.mem_rdata[16]
.sym 81589 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 81590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81593 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 81599 soc.cpu.mem_rdata_q[19]
.sym 81601 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 81602 soc.mem_rdata[20]
.sym 81604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 81607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81610 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 81611 soc.mem_rdata[19]
.sym 81612 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81616 soc.mem_valid
.sym 81627 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81629 soc.mem_rdata[19]
.sym 81630 soc.cpu.mem_rdata_q[19]
.sym 81633 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 81634 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81636 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 81639 soc.mem_valid
.sym 81642 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 81646 soc.mem_rdata[20]
.sym 81658 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 81659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 81667 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81668 clk$SB_IO_IN_$glb_clk
.sym 81671 soc.cpu.last_mem_valid
.sym 81677 $PACKER_GND_NET
.sym 81691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81694 soc.cpu.trap_SB_LUT4_I2_O
.sym 81696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81699 soc.mem_rdata[17]
.sym 81700 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 81701 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81703 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 81705 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 81711 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 81714 soc.mem_rdata[18]
.sym 81715 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81716 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 81717 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81718 soc.cpu.mem_16bit_buffer[3]
.sym 81720 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81721 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 81723 soc.cpu.mem_rdata_q[19]
.sym 81725 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 81727 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81728 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 81731 soc.mem_rdata[19]
.sym 81732 soc.cpu.mem_rdata_q[18]
.sym 81735 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 81737 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81738 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 81739 soc.cpu.mem_rdata_q[3]
.sym 81741 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81744 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81745 soc.cpu.mem_rdata_q[3]
.sym 81746 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81747 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 81750 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81751 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81752 soc.cpu.mem_rdata_q[19]
.sym 81753 soc.mem_rdata[19]
.sym 81756 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81757 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81758 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 81759 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 81762 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 81763 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 81765 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81768 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81769 soc.mem_rdata[18]
.sym 81770 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81771 soc.cpu.mem_rdata_q[18]
.sym 81774 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 81775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 81776 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81777 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81781 soc.mem_rdata[18]
.sym 81782 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81783 soc.cpu.mem_rdata_q[18]
.sym 81786 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 81787 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 81788 soc.cpu.mem_16bit_buffer[3]
.sym 81789 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 81793 soc.cpu.mem_la_firstword_reg
.sym 81794 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 81796 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81798 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 81799 soc.cpu.trap_SB_LUT4_I2_O
.sym 81817 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 81820 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81821 soc.cpu.mem_la_firstword_xfer
.sym 81822 UART_RX_SB_LUT4_I1_I0[3]
.sym 81824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81826 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 81827 soc.cpu.mem_rdata_q[17]
.sym 81828 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 81834 soc.cpu.mem_rdata_q[17]
.sym 81836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81839 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81840 soc.mem_rdata[18]
.sym 81842 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 81844 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81848 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81851 soc.mem_rdata[16]
.sym 81852 soc.cpu.mem_rdata_q[16]
.sym 81853 soc.mem_rdata[19]
.sym 81854 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81859 soc.mem_rdata[17]
.sym 81861 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81862 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81865 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 81867 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81868 soc.mem_rdata[16]
.sym 81869 soc.cpu.mem_rdata_q[16]
.sym 81870 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81873 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81875 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81876 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 81879 soc.mem_rdata[17]
.sym 81880 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81881 soc.cpu.mem_rdata_q[17]
.sym 81882 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81886 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81888 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 81891 soc.mem_rdata[17]
.sym 81893 soc.cpu.mem_rdata_q[17]
.sym 81894 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81897 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 81898 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81899 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81905 soc.mem_rdata[18]
.sym 81909 soc.mem_rdata[19]
.sym 81913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81914 clk$SB_IO_IN_$glb_clk
.sym 81916 soc.cpu.mem_la_firstword_xfer
.sym 81919 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81920 iomem_wstrb[1]
.sym 81921 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81922 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 81923 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 81934 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81942 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 81943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81944 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 81946 soc.cpu.mem_rdata_q[3]
.sym 81949 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 81950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81951 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 81958 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81960 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 81961 soc.mem_rdata[17]
.sym 81962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 81965 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 81966 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 81968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 81969 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 81970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 81971 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81972 soc.mem_rdata[16]
.sym 81975 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 81980 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 81981 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81982 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81985 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 81986 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 81990 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 81991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 81992 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81993 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 81996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81998 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 81999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 82002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 82003 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 82004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 82005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 82010 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 82011 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 82014 soc.mem_rdata[17]
.sym 82021 soc.mem_rdata[16]
.sym 82026 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 82027 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 82029 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 82032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 82033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 82034 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 82035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 82036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 82037 clk$SB_IO_IN_$glb_clk
.sym 82039 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 82040 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 82042 soc.cpu.clear_prefetched_high_word_q
.sym 82044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 82045 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 82055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 82056 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 82063 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 82064 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82065 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 82066 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 82067 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 82070 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 82072 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 82074 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 82080 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 82082 soc.mem_rdata[29]
.sym 82085 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 82088 soc.cpu.mem_rdata_q[16]
.sym 82090 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82092 soc.mem_rdata[16]
.sym 82095 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 82096 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 82097 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 82099 soc.cpu.clear_prefetched_high_word_q
.sym 82102 soc.cpu.irq_state[1]
.sym 82103 UART_RX_SB_LUT4_I1_I0[3]
.sym 82104 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82106 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 82107 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 82109 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 82110 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 82111 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82113 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 82114 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 82116 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 82119 soc.cpu.clear_prefetched_high_word_q
.sym 82121 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 82122 soc.cpu.irq_state[1]
.sym 82125 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82126 soc.cpu.mem_rdata_q[16]
.sym 82128 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82132 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 82133 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82138 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 82139 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 82140 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82143 soc.mem_rdata[16]
.sym 82145 soc.cpu.mem_rdata_q[16]
.sym 82146 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82149 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 82150 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 82151 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 82152 UART_RX_SB_LUT4_I1_I0[3]
.sym 82156 soc.mem_rdata[29]
.sym 82159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 82160 clk$SB_IO_IN_$glb_clk
.sym 82162 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 82163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 82164 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 82165 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 82166 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 82167 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 82168 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 82186 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 82188 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82190 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82192 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 82196 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 82205 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 82208 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82211 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 82214 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 82217 UART_RX_SB_LUT4_I1_I0[3]
.sym 82221 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82223 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 82224 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82227 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 82228 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 82229 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 82232 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 82236 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 82238 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 82239 UART_RX_SB_LUT4_I1_I0[3]
.sym 82243 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 82244 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82245 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 82254 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 82260 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82261 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 82262 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 82266 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82278 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 82282 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82283 clk$SB_IO_IN_$glb_clk
.sym 82285 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 82286 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 82287 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 82288 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 82289 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 82290 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 82291 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 82292 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 82297 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 82300 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 82305 soc.cpu.mem_rdata_q[3]
.sym 82311 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 82314 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 82318 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 82320 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 82328 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 82329 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 82330 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 82331 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 82332 soc.cpu.mem_do_rinst
.sym 82334 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 82337 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 82338 soc.cpu.mem_do_rinst
.sym 82340 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 82342 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 82343 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 82345 soc.cpu.trap_SB_LUT4_I2_1_O[0]
.sym 82348 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82349 soc.cpu.trap_SB_LUT4_I2_1_O_SB_LUT4_O_I3[3]
.sym 82350 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82351 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82352 soc.cpu.mem_state[0]
.sym 82353 soc.cpu.mem_state[1]
.sym 82355 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 82359 soc.cpu.mem_state[1]
.sym 82360 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 82361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 82362 soc.cpu.mem_state[0]
.sym 82365 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82368 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 82371 soc.cpu.mem_state[1]
.sym 82372 soc.cpu.mem_state[0]
.sym 82373 soc.cpu.mem_do_rinst
.sym 82374 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 82377 soc.cpu.mem_state[0]
.sym 82378 soc.cpu.mem_state[1]
.sym 82379 soc.cpu.trap_SB_LUT4_I2_1_O_SB_LUT4_O_I3[3]
.sym 82380 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82384 soc.cpu.trap_SB_LUT4_I2_1_O[0]
.sym 82386 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 82389 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82390 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 82391 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 82392 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 82396 soc.cpu.mem_do_rinst
.sym 82397 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82401 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82402 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 82403 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82404 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 82405 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 82406 clk$SB_IO_IN_$glb_clk
.sym 82407 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 82410 soc.cpu.mem_state[0]
.sym 82411 soc.cpu.mem_state[1]
.sym 82427 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 82471 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 82506 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 82732 DBG[1]$SB_IO_OUT
.sym 82739 DBG[1]$SB_IO_OUT
.sym 82758 soc.spimemio.config_clk
.sym 82786 iomem_wdata[21]
.sym 82787 iomem_wdata[17]
.sym 82788 DBG[2]$SB_IO_OUT
.sym 82789 iomem_addr[11]
.sym 82798 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82799 soc.spimemio.xfer.count[3]
.sym 82801 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[2]
.sym 82802 soc.spimemio.xfer.count[2]
.sym 82803 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[3]
.sym 82805 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 82807 soc.spimemio.xfer.count[3]
.sym 82808 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[0]
.sym 82809 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[1]
.sym 82815 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 82816 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[2]
.sym 82818 soc.spimemio.xfer_clk
.sym 82822 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 82823 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 82825 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 82826 soc.spimemio.xfer.count[2]
.sym 82827 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 82829 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 82830 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[0]
.sym 82831 soc.spimemio.xfer_clk
.sym 82832 soc.spimemio.xfer.count[3]
.sym 82835 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[2]
.sym 82836 soc.spimemio.xfer.count[2]
.sym 82837 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 82838 soc.spimemio.xfer.count[3]
.sym 82841 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[1]
.sym 82842 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[2]
.sym 82843 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 82844 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 82847 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 82848 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 82850 soc.spimemio.xfer_clk
.sym 82853 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 82855 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 82860 soc.spimemio.xfer_clk
.sym 82861 soc.spimemio.xfer.count[2]
.sym 82865 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[2]
.sym 82866 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[3]
.sym 82867 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[1]
.sym 82868 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[0]
.sym 82871 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[2]
.sym 82872 soc.spimemio.xfer.count[2]
.sym 82873 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 82875 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82876 clk$SB_IO_IN_$glb_clk
.sym 82877 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 82883 soc.spimemio.xfer.count[0]
.sym 82884 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 82885 flash_clk$SB_IO_OUT
.sym 82895 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 82896 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 82897 soc.memory.rdata_1[27]
.sym 82898 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 82902 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 82903 soc.memory.rdata_1[30]
.sym 82917 flash_clk$SB_IO_OUT
.sym 82926 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 82931 $PACKER_VCC_NET
.sym 82935 flash_clk$SB_IO_OUT
.sym 82942 flash_csb$SB_IO_OUT
.sym 82943 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 82944 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 82947 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 82961 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 82962 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 82963 $PACKER_VCC_NET
.sym 82964 soc.spimemio.xfer.count[1]
.sym 82965 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 82966 soc.spimemio.xfer_clk
.sym 82967 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 82969 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 82970 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82972 soc.spimemio.xfer.count[1]
.sym 82973 soc.spimemio.xfer.count[2]
.sym 82975 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82977 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 82979 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 82980 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[2]
.sym 82983 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 82984 soc.spimemio.xfer.count[0]
.sym 82985 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 82986 soc.spimemio.xfer.count[3]
.sym 82989 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 82990 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 82991 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 82993 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 82994 soc.spimemio.xfer.count[1]
.sym 82997 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 82998 soc.spimemio.xfer_clk
.sym 82999 $PACKER_VCC_NET
.sym 83000 soc.spimemio.xfer.count[2]
.sym 83001 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 83004 $PACKER_VCC_NET
.sym 83005 soc.spimemio.xfer_clk
.sym 83006 soc.spimemio.xfer.count[3]
.sym 83007 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 83010 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83012 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 83013 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83016 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 83017 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 83018 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 83019 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 83022 soc.spimemio.xfer.count[1]
.sym 83023 soc.spimemio.xfer.count[3]
.sym 83025 soc.spimemio.xfer.count[0]
.sym 83029 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[2]
.sym 83031 soc.spimemio.xfer.count[2]
.sym 83034 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 83035 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 83036 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 83037 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83038 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 83039 clk$SB_IO_IN_$glb_clk
.sym 83040 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83041 soc.spimemio.config_csb
.sym 83055 UART_RX_SB_LUT4_I1_I0[3]
.sym 83057 iomem_wdata[31]
.sym 83058 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 83059 iomem_wdata[31]
.sym 83060 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83061 iomem_wdata[20]
.sym 83065 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83068 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 83072 iomem_wdata[5]
.sym 83074 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 83082 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83083 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 83084 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 83085 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83086 soc.spimemio.din_valid_SB_LUT4_I0_O[0]
.sym 83087 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 83088 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 83090 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83091 soc.spimemio.xfer.count[0]
.sym 83093 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 83094 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 83095 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 83096 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 83097 soc.spimemio.xfer_csb
.sym 83100 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 83102 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 83103 soc.spimemio.xfer.count[1]
.sym 83104 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 83105 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 83106 soc.spimemio.config_csb
.sym 83109 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83111 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83113 soc.spimemio.xfer_clk
.sym 83116 flash_io0_do_SB_LUT4_O_I2[2]
.sym 83117 soc.spimemio.xfer_csb
.sym 83118 soc.spimemio.config_csb
.sym 83121 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83122 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 83127 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 83128 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 83129 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83130 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 83133 soc.spimemio.xfer.count[1]
.sym 83134 soc.spimemio.xfer_clk
.sym 83135 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 83136 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 83139 soc.spimemio.xfer.count[0]
.sym 83140 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 83141 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 83142 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 83145 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 83146 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 83147 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 83148 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 83151 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 83153 soc.spimemio.din_valid_SB_LUT4_I0_O[0]
.sym 83158 soc.spimemio.xfer_clk
.sym 83160 soc.spimemio.xfer_csb
.sym 83161 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83162 clk$SB_IO_IN_$glb_clk
.sym 83163 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83176 iomem_wdata[16]
.sym 83180 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83182 iomem_wdata[18]
.sym 83189 iomem_addr[6]
.sym 83191 iomem_addr[9]
.sym 83193 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 83194 iomem_wstrb[2]
.sym 83197 iomem_addr[2]
.sym 83198 iomem_addr[2]
.sym 83199 iomem_wstrb[3]
.sym 83206 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_I2[2]
.sym 83209 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 83210 soc.spimemio.din_valid_SB_LUT4_I0_I1[0]
.sym 83211 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 83212 soc.spimemio.xfer_clk
.sym 83214 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 83215 soc.spimemio.din_ddr
.sym 83222 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 83224 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 83225 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83227 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 83230 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 83232 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83234 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 83235 soc.spimemio.din_valid
.sym 83238 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 83239 soc.spimemio.din_valid_SB_LUT4_I0_I1[0]
.sym 83240 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 83241 soc.spimemio.din_valid
.sym 83244 soc.spimemio.xfer_clk
.sym 83245 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 83246 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 83247 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 83250 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 83251 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_I2[2]
.sym 83252 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 83253 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 83257 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 83258 soc.spimemio.din_ddr
.sym 83262 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 83263 soc.spimemio.din_valid_SB_LUT4_I0_I1[0]
.sym 83264 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 83265 soc.spimemio.din_valid
.sym 83271 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 83274 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 83275 soc.spimemio.din_ddr
.sym 83280 soc.spimemio.din_valid_SB_LUT4_I0_I1[0]
.sym 83283 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 83284 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83285 clk$SB_IO_IN_$glb_clk
.sym 83286 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83290 soc.spimemio.xfer.xfer_ddr_q
.sym 83299 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83301 soc.spimemio.din_ddr
.sym 83303 iomem_wdata[17]
.sym 83304 iomem_wdata[21]
.sym 83308 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83310 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 83312 soc.spimemio.dout_data[2]
.sym 83316 $PACKER_VCC_NET
.sym 83317 soc.spimemio.dout_data[1]
.sym 83318 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 83319 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83321 flash_clk$SB_IO_OUT
.sym 83330 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 83331 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 83333 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 83335 soc.spimemio.xfer.next_fetch
.sym 83336 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83341 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 83342 soc.spimemio.xfer_clk
.sym 83343 soc.spimemio.xfer.fetch
.sym 83354 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 83355 soc.spimemio.xfer.xfer_ddr_q
.sym 83358 soc.spimemio.xfer.last_fetch
.sym 83364 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 83367 soc.spimemio.xfer_clk
.sym 83374 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 83376 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 83379 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 83381 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 83391 soc.spimemio.xfer.next_fetch
.sym 83392 soc.spimemio.xfer.fetch
.sym 83393 soc.spimemio.xfer.last_fetch
.sym 83394 soc.spimemio.xfer.xfer_ddr_q
.sym 83397 soc.spimemio.xfer.fetch
.sym 83404 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 83405 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83408 clk$SB_IO_IN_$glb_clk
.sym 83409 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 83421 iomem_wstrb[1]
.sym 83422 iomem_wdata[26]
.sym 83424 iomem_wdata[30]
.sym 83429 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 83430 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 83433 iomem_wdata[27]
.sym 83434 $PACKER_GND_NET
.sym 83435 soc.spimemio.din_data[0]
.sym 83437 iomem_wdata[1]
.sym 83439 flash_csb$SB_IO_OUT
.sym 83442 soc.spimemio.xfer.obuffer[0]
.sym 83445 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83452 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83453 soc.spimemio.xfer.obuffer[0]
.sym 83455 soc.spimemio.xfer.dummy_count[0]
.sym 83456 soc.spimemio.xfer.dummy_count[3]
.sym 83459 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83461 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 83462 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83463 $PACKER_VCC_NET
.sym 83465 soc.spimemio.xfer.dummy_count[1]
.sym 83466 soc.spimemio.xfer.dummy_count[2]
.sym 83467 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83468 soc.spimemio.din_data[1]
.sym 83476 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 83477 soc.spimemio.din_data[2]
.sym 83479 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 83480 soc.spimemio.xfer.obuffer[2]
.sym 83481 soc.spimemio.xfer.obuffer[1]
.sym 83482 soc.spimemio.din_data[3]
.sym 83485 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83486 soc.spimemio.xfer.dummy_count[0]
.sym 83487 $PACKER_VCC_NET
.sym 83490 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 83491 soc.spimemio.xfer.obuffer[0]
.sym 83492 soc.spimemio.xfer.obuffer[1]
.sym 83493 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83502 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83503 soc.spimemio.din_data[3]
.sym 83504 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 83508 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83509 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 83510 soc.spimemio.xfer.obuffer[2]
.sym 83511 soc.spimemio.xfer.obuffer[1]
.sym 83514 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83516 soc.spimemio.din_data[2]
.sym 83517 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 83520 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83521 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83522 soc.spimemio.xfer.obuffer[0]
.sym 83523 soc.spimemio.din_data[1]
.sym 83526 soc.spimemio.xfer.dummy_count[1]
.sym 83527 soc.spimemio.xfer.dummy_count[0]
.sym 83528 soc.spimemio.xfer.dummy_count[3]
.sym 83529 soc.spimemio.xfer.dummy_count[2]
.sym 83530 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83531 clk$SB_IO_IN_$glb_clk
.sym 83549 iomem_wdata[19]
.sym 83554 iomem_addr[8]
.sym 83561 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 83564 iomem_wdata[5]
.sym 83565 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 83566 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 83567 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 83574 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 83576 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83577 $PACKER_VCC_NET
.sym 83578 soc.spimemio.din_data[1]
.sym 83579 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83580 soc.spimemio.xfer.dummy_count[1]
.sym 83581 soc.spimemio.din_rd
.sym 83583 $PACKER_VCC_NET
.sym 83585 soc.spimemio.din_valid_SB_LUT4_I0_O[0]
.sym 83586 soc.spimemio.xfer.dummy_count[0]
.sym 83587 soc.spimemio.xfer.dummy_count[3]
.sym 83589 soc.spimemio.din_rd
.sym 83592 soc.spimemio.din_data[3]
.sym 83594 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83595 soc.spimemio.din_data[0]
.sym 83597 soc.spimemio.xfer.dummy_count[2]
.sym 83599 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 83600 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83601 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83605 soc.spimemio.din_data[2]
.sym 83606 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 83608 soc.spimemio.xfer.dummy_count[0]
.sym 83609 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83612 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 83614 soc.spimemio.xfer.dummy_count[1]
.sym 83615 $PACKER_VCC_NET
.sym 83616 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 83618 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 83620 soc.spimemio.xfer.dummy_count[2]
.sym 83621 $PACKER_VCC_NET
.sym 83622 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 83625 $PACKER_VCC_NET
.sym 83626 soc.spimemio.xfer.dummy_count[3]
.sym 83628 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 83631 soc.spimemio.din_rd
.sym 83632 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83633 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 83634 soc.spimemio.din_data[0]
.sym 83637 soc.spimemio.din_rd
.sym 83638 soc.spimemio.din_data[3]
.sym 83639 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83640 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83643 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 83644 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83645 soc.spimemio.din_data[1]
.sym 83646 soc.spimemio.din_rd
.sym 83649 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83650 soc.spimemio.din_rd
.sym 83651 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83652 soc.spimemio.din_data[2]
.sym 83653 soc.spimemio.din_valid_SB_LUT4_I0_O[0]
.sym 83654 clk$SB_IO_IN_$glb_clk
.sym 83655 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83671 soc.spimemio.din_valid_SB_LUT4_I0_O[0]
.sym 83673 $PACKER_VCC_NET
.sym 83677 soc.spimemio.din_rd
.sym 83680 soc.spimemio.xfer.obuffer[0]
.sym 83681 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 83682 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 83683 iomem_addr[9]
.sym 83684 iomem_addr[2]
.sym 83685 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 83686 iomem_addr[4]
.sym 83687 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 83688 iomem_addr[6]
.sym 83689 iomem_addr[2]
.sym 83690 iomem_wstrb[2]
.sym 83691 iomem_wstrb[3]
.sym 83697 soc.spimemio.din_data[0]
.sym 83701 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83715 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83756 soc.spimemio.din_data[0]
.sym 83776 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83777 clk$SB_IO_IN_$glb_clk
.sym 83778 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 83779 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 83782 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[1]
.sym 83783 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 83786 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 83790 iomem_wdata[20]
.sym 83793 iomem_addr[15]
.sym 83794 iomem_addr[10]
.sym 83796 iomem_addr[14]
.sym 83803 $PACKER_VCC_NET
.sym 83804 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 83805 soc.spimemio.dout_data[2]
.sym 83806 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 83807 $PACKER_VCC_NET
.sym 83808 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 83809 soc.spimemio.dout_data[1]
.sym 83839 soc.spimemio.rd_inc
.sym 83844 iomem_addr[2]
.sym 83845 soc.spimemio.rd_addr[2]
.sym 83859 soc.spimemio.rd_inc
.sym 83861 iomem_addr[2]
.sym 83862 soc.spimemio.rd_addr[2]
.sym 83899 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 83900 clk$SB_IO_IN_$glb_clk
.sym 83903 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 83904 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 83905 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 83906 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 83907 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 83908 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 83909 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 83917 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 83927 iomem_addr[11]
.sym 83928 soc.spimemio.rd_inc
.sym 83929 soc.spimemio.rd_inc
.sym 83930 iomem_wdata[1]
.sym 83931 iomem_addr[17]
.sym 83932 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 83933 iomem_addr[12]
.sym 83934 iomem_addr[15]
.sym 83937 $PACKER_GND_NET
.sym 83944 soc.spimemio.rd_addr[2]
.sym 83945 soc.spimemio.rd_inc
.sym 83946 iomem_addr[7]
.sym 83947 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 83950 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 83952 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 83954 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 83955 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 83957 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 83958 iomem_addr[8]
.sym 83959 iomem_addr[13]
.sym 83960 iomem_addr[4]
.sym 83961 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 83962 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 83963 iomem_addr[5]
.sym 83964 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 83965 iomem_addr[2]
.sym 83966 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 83969 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 83970 iomem_addr[19]
.sym 83972 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 83973 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 83974 iomem_addr[9]
.sym 83976 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 83977 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 83978 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 83979 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 83982 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 83983 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 83984 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 83985 iomem_addr[13]
.sym 83988 iomem_addr[8]
.sym 83990 soc.spimemio.rd_inc
.sym 83991 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 83994 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 83995 iomem_addr[9]
.sym 83996 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 83997 iomem_addr[19]
.sym 84000 iomem_addr[2]
.sym 84001 soc.spimemio.rd_addr[2]
.sym 84006 iomem_addr[7]
.sym 84007 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 84008 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 84009 iomem_addr[5]
.sym 84012 soc.spimemio.rd_inc
.sym 84013 iomem_addr[4]
.sym 84014 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 84019 iomem_addr[13]
.sym 84020 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 84021 soc.spimemio.rd_inc
.sym 84022 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 84023 clk$SB_IO_IN_$glb_clk
.sym 84025 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 84026 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 84027 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 84028 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 84029 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 84030 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 84031 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 84032 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 84040 soc.spimemio.rd_addr[3]
.sym 84041 iomem_addr[9]
.sym 84046 soc.spimemio.rd_addr[6]
.sym 84049 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 84050 iomem_addr[13]
.sym 84051 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 84052 soc.spimemio.rd_addr[18]
.sym 84053 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 84054 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84055 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84056 iomem_wdata[5]
.sym 84057 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 84058 iomem_wstrb[1]
.sym 84059 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 84060 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 84066 iomem_addr[13]
.sym 84068 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 84069 iomem_addr[14]
.sym 84073 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 84074 soc.spimemio.rd_addr[10]
.sym 84075 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 84080 iomem_addr[10]
.sym 84081 soc.spimemio.rd_addr[13]
.sym 84082 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 84084 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 84086 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 84087 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 84088 soc.spimemio.rd_inc
.sym 84089 soc.spimemio.rd_inc
.sym 84091 iomem_addr[17]
.sym 84092 iomem_addr[9]
.sym 84093 iomem_addr[12]
.sym 84094 iomem_addr[15]
.sym 84097 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 84099 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 84100 iomem_addr[10]
.sym 84101 soc.spimemio.rd_inc
.sym 84105 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 84106 soc.spimemio.rd_inc
.sym 84107 iomem_addr[15]
.sym 84111 soc.spimemio.rd_inc
.sym 84112 iomem_addr[9]
.sym 84114 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 84117 iomem_addr[14]
.sym 84118 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 84120 soc.spimemio.rd_inc
.sym 84123 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 84124 iomem_addr[15]
.sym 84125 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 84126 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 84130 iomem_addr[17]
.sym 84131 soc.spimemio.rd_inc
.sym 84132 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 84135 iomem_addr[13]
.sym 84136 soc.spimemio.rd_addr[10]
.sym 84137 soc.spimemio.rd_addr[13]
.sym 84138 iomem_addr[10]
.sym 84141 soc.spimemio.rd_inc
.sym 84142 iomem_addr[12]
.sym 84144 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 84145 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 84146 clk$SB_IO_IN_$glb_clk
.sym 84148 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 84149 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84150 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 84151 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 84152 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 84153 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 84154 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 84155 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 84165 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 84170 iomem_addr[3]
.sym 84173 soc.spimemio.rd_addr[9]
.sym 84174 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 84176 iomem_wdata[3]
.sym 84177 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 84178 iomem_wstrb[3]
.sym 84179 iomem_addr[9]
.sym 84181 soc.spimemio.rd_addr[11]
.sym 84182 iomem_wstrb[2]
.sym 84189 soc.spimemio.rd_addr[9]
.sym 84190 iomem_addr[18]
.sym 84191 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 84192 iomem_addr[19]
.sym 84193 iomem_addr[20]
.sym 84194 soc.spimemio.rd_inc
.sym 84195 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 84196 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 84198 iomem_addr[18]
.sym 84199 soc.spimemio.rd_addr[11]
.sym 84200 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 84201 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 84202 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 84203 iomem_addr[9]
.sym 84205 iomem_addr[16]
.sym 84206 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84207 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 84208 iomem_addr[12]
.sym 84209 iomem_addr[11]
.sym 84212 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 84213 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 84216 iomem_addr[14]
.sym 84217 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 84219 iomem_addr[17]
.sym 84222 soc.spimemio.rd_addr[9]
.sym 84223 soc.spimemio.rd_addr[11]
.sym 84224 iomem_addr[11]
.sym 84225 iomem_addr[9]
.sym 84228 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 84229 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 84230 iomem_addr[18]
.sym 84231 iomem_addr[16]
.sym 84234 iomem_addr[20]
.sym 84235 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84236 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 84237 iomem_addr[19]
.sym 84240 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 84241 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 84242 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 84243 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 84246 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 84247 iomem_addr[17]
.sym 84248 iomem_addr[20]
.sym 84249 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 84252 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 84253 iomem_addr[18]
.sym 84254 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 84255 iomem_addr[14]
.sym 84258 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 84259 soc.spimemio.rd_inc
.sym 84260 iomem_addr[16]
.sym 84264 iomem_addr[12]
.sym 84267 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 84268 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 84269 clk$SB_IO_IN_$glb_clk
.sym 84276 soc.simpleuart.send_pattern[6]
.sym 84277 soc.simpleuart.send_pattern[5]
.sym 84286 iomem_addr[11]
.sym 84294 soc.spimemio.rd_addr[21]
.sym 84295 $PACKER_VCC_NET
.sym 84297 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84299 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 84301 soc.spimemio.dout_data[1]
.sym 84302 soc.spimemio.dout_data[2]
.sym 84303 $PACKER_VCC_NET
.sym 84306 iomem_wstrb[2]
.sym 84312 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 84313 iomem_wstrb[2]
.sym 84321 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84322 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 84324 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 84325 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 84328 iomem_wstrb[1]
.sym 84329 soc.spimemio.rd_inc
.sym 84330 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 84332 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 84333 iomem_addr[11]
.sym 84334 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 84336 iomem_addr[20]
.sym 84337 soc.spimemio.rd_inc
.sym 84338 iomem_wstrb[3]
.sym 84340 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 84341 iomem_addr[19]
.sym 84342 iomem_addr[22]
.sym 84343 iomem_addr[23]
.sym 84345 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84346 soc.spimemio.rd_inc
.sym 84347 iomem_addr[19]
.sym 84351 iomem_addr[22]
.sym 84353 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 84354 soc.spimemio.rd_inc
.sym 84357 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 84358 iomem_addr[11]
.sym 84359 soc.spimemio.rd_inc
.sym 84363 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 84364 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 84365 iomem_addr[22]
.sym 84366 iomem_addr[23]
.sym 84369 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 84371 iomem_addr[23]
.sym 84372 soc.spimemio.rd_inc
.sym 84375 iomem_addr[20]
.sym 84376 soc.spimemio.rd_inc
.sym 84377 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 84381 iomem_wstrb[1]
.sym 84382 iomem_wstrb[2]
.sym 84383 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 84384 iomem_wstrb[3]
.sym 84387 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 84388 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 84390 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 84391 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 84392 clk$SB_IO_IN_$glb_clk
.sym 84394 soc.spimemio.buffer[9]
.sym 84404 $PACKER_VCC_NET
.sym 84412 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 84422 iomem_wdata[1]
.sym 84429 $PACKER_GND_NET
.sym 84437 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 84439 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 84440 iomem_wdata[1]
.sym 84444 soc.simpleuart.send_pattern[1]
.sym 84445 iomem_wdata[0]
.sym 84448 iomem_wdata[3]
.sym 84449 soc.simpleuart.send_pattern[5]
.sym 84450 soc.simpleuart.send_pattern[2]
.sym 84452 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 84457 soc.simpleuart.send_pattern[3]
.sym 84464 soc.simpleuart.send_pattern[4]
.sym 84466 iomem_wdata[2]
.sym 84470 soc.simpleuart.send_pattern[1]
.sym 84471 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 84474 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 84476 iomem_wdata[0]
.sym 84477 soc.simpleuart.send_pattern[2]
.sym 84498 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 84499 iomem_wdata[3]
.sym 84500 soc.simpleuart.send_pattern[5]
.sym 84504 soc.simpleuart.send_pattern[4]
.sym 84505 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 84506 iomem_wdata[2]
.sym 84510 iomem_wdata[1]
.sym 84511 soc.simpleuart.send_pattern[3]
.sym 84512 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 84514 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 84515 clk$SB_IO_IN_$glb_clk
.sym 84516 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 84545 iomem_wstrb[1]
.sym 84547 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 84563 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 84576 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 84581 UART_RX_SB_LUT4_I1_I0[3]
.sym 84589 soc.simpleuart.recv_pattern[2]
.sym 84604 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 84606 UART_RX_SB_LUT4_I1_I0[3]
.sym 84615 soc.simpleuart.recv_pattern[2]
.sym 84637 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 84638 clk$SB_IO_IN_$glb_clk
.sym 84639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84641 soc.spimemio.buffer[3]
.sym 84647 soc.spimemio.buffer[4]
.sym 84658 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 84670 iomem_wstrb[3]
.sym 84671 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 84673 iomem_wstrb[2]
.sym 84686 soc.spimemio.dout_data[3]
.sym 84708 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 84741 soc.spimemio.dout_data[3]
.sym 84760 soc.spimemio.buffer_SB_DFFE_Q_E
.sym 84761 clk$SB_IO_IN_$glb_clk
.sym 84787 $PACKER_VCC_NET
.sym 84789 soc.spimemio.dout_data[1]
.sym 84794 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84795 soc.spimemio.dout_data[2]
.sym 84798 $PACKER_VCC_NET
.sym 84813 soc.spimemio.buffer[1]
.sym 84831 soc.spimemio.dout_data[1]
.sym 84849 soc.spimemio.buffer[1]
.sym 84880 soc.spimemio.dout_data[1]
.sym 84883 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 84884 clk$SB_IO_IN_$glb_clk
.sym 84897 iomem_wstrb[1]
.sym 84899 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 84921 $PACKER_GND_NET
.sym 84949 soc.spimemio.dout_data[1]
.sym 84954 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 84955 soc.spimemio.dout_data[2]
.sym 84967 soc.spimemio.dout_data[1]
.sym 84975 soc.spimemio.dout_data[2]
.sym 85006 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 85007 clk$SB_IO_IN_$glb_clk
.sym 85037 iomem_wstrb[1]
.sym 85041 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 85044 $PACKER_VCC_NET
.sym 85051 soc.spimemio.buffer[18]
.sym 85060 soc.spimemio.buffer[2]
.sym 85101 soc.spimemio.buffer[18]
.sym 85125 soc.spimemio.buffer[2]
.sym 85129 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 85130 clk$SB_IO_IN_$glb_clk
.sym 85162 $PACKER_VCC_NET
.sym 85164 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 85165 iomem_wstrb[2]
.sym 85166 iomem_wstrb[3]
.sym 85175 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 85179 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 85193 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 85199 soc.simpleuart.send_dummy
.sym 85218 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 85230 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 85231 soc.simpleuart.send_dummy
.sym 85252 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 85253 clk$SB_IO_IN_$glb_clk
.sym 85254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 85255 soc.simpleuart.send_bitcnt[0]
.sym 85290 $PACKER_VCC_NET
.sym 85298 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 85299 $PACKER_VCC_NET
.sym 85300 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 85301 soc.simpleuart.send_bitcnt[2]
.sym 85303 soc.simpleuart.send_bitcnt[1]
.sym 85307 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 85308 soc.simpleuart.send_bitcnt[3]
.sym 85316 soc.simpleuart.send_bitcnt[3]
.sym 85320 soc.simpleuart.send_bitcnt[0]
.sym 85322 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 85325 soc.simpleuart.send_bitcnt[2]
.sym 85327 soc.simpleuart.send_bitcnt[1]
.sym 85328 $nextpnr_ICESTORM_LC_44$O
.sym 85330 soc.simpleuart.send_bitcnt[0]
.sym 85334 $nextpnr_ICESTORM_LC_45$I3
.sym 85336 soc.simpleuart.send_bitcnt[1]
.sym 85337 $PACKER_VCC_NET
.sym 85340 $nextpnr_ICESTORM_LC_45$COUT
.sym 85342 $PACKER_VCC_NET
.sym 85344 $nextpnr_ICESTORM_LC_45$I3
.sym 85346 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 85348 soc.simpleuart.send_bitcnt[2]
.sym 85349 $PACKER_VCC_NET
.sym 85353 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 85354 soc.simpleuart.send_bitcnt[3]
.sym 85355 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 85356 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 85359 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 85360 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 85361 soc.simpleuart.send_bitcnt[2]
.sym 85362 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 85365 soc.simpleuart.send_bitcnt[3]
.sym 85366 soc.simpleuart.send_bitcnt[1]
.sym 85367 soc.simpleuart.send_bitcnt[2]
.sym 85368 soc.simpleuart.send_bitcnt[0]
.sym 85371 soc.simpleuart.send_bitcnt[1]
.sym 85372 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 85373 soc.simpleuart.send_bitcnt[0]
.sym 85374 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 85375 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 85376 clk$SB_IO_IN_$glb_clk
.sym 85377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 85398 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 85400 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 85405 $PACKER_GND_NET
.sym 85526 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 85527 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 85528 $PACKER_VCC_NET
.sym 85531 $PACKER_GND_NET
.sym 85533 iomem_wstrb[1]
.sym 85536 soc.cpu.cpu_state[0]
.sym 85569 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 85582 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 85622 clk$SB_IO_IN_$glb_clk
.sym 85623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 85629 display.refresh_timer_state[0]
.sym 85648 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 85649 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 85650 iomem_wstrb[3]
.sym 85652 iomem_wstrb[2]
.sym 85655 soc.cpu.mem_do_rinst
.sym 85666 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 85668 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 85671 soc.cpu.mem_do_rinst
.sym 85674 soc.cpu.last_mem_valid
.sym 85681 soc.cpu.mem_la_firstword_reg
.sym 85689 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85690 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 85692 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 85696 soc.cpu.cpu_state[0]
.sym 85698 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 85704 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85705 soc.cpu.last_mem_valid
.sym 85707 soc.cpu.mem_la_firstword_reg
.sym 85717 soc.cpu.cpu_state[0]
.sym 85728 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 85731 soc.cpu.mem_do_rinst
.sym 85735 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 85736 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 85745 clk$SB_IO_IN_$glb_clk
.sym 85746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 85747 iomem_wstrb[2]
.sym 85748 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 85749 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 85751 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 85752 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 85754 iomem_wstrb[3]
.sym 85773 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 85774 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 85779 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 85788 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 85790 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 85793 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 85796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 85797 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 85799 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 85800 iomem_wstrb[1]
.sym 85802 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 85806 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 85809 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 85810 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 85815 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 85816 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 85817 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85818 soc.cpu.clear_prefetched_high_word
.sym 85819 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 85821 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 85823 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 85839 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 85841 soc.cpu.clear_prefetched_high_word
.sym 85842 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 85845 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 85846 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 85847 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 85848 iomem_wstrb[1]
.sym 85851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 85852 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 85857 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 85858 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 85859 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 85860 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 85863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 85864 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 85865 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 85866 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 85867 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 85868 clk$SB_IO_IN_$glb_clk
.sym 85896 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 85912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85914 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 85917 soc.cpu.clear_prefetched_high_word
.sym 85919 soc.cpu.mem_la_firstword_xfer
.sym 85920 UART_RX_SB_LUT4_I1_I0[3]
.sym 85922 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 85928 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 85929 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 85931 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 85935 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 85937 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 85938 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 85939 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 85944 UART_RX_SB_LUT4_I1_I0[3]
.sym 85946 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 85947 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 85950 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 85952 soc.cpu.mem_la_firstword_xfer
.sym 85953 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 85963 soc.cpu.clear_prefetched_high_word
.sym 85974 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 85975 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 85976 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 85977 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 85981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85983 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 85991 clk$SB_IO_IN_$glb_clk
.sym 86006 UART_RX_SB_LUT4_I1_I0[3]
.sym 86026 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 86034 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 86035 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 86036 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 86037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 86039 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 86040 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 86043 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 86044 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 86047 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 86048 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 86055 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 86056 soc.cpu.clear_prefetched_high_word
.sym 86059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 86061 UART_RX_SB_LUT4_I1_I0[3]
.sym 86069 soc.cpu.clear_prefetched_high_word
.sym 86070 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 86073 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 86074 UART_RX_SB_LUT4_I1_I0[3]
.sym 86080 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 86081 UART_RX_SB_LUT4_I1_I0[3]
.sym 86085 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 86088 UART_RX_SB_LUT4_I1_I0[3]
.sym 86091 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 86092 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 86093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 86094 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 86098 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 86099 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 86100 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 86104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 86113 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 86114 clk$SB_IO_IN_$glb_clk
.sym 86115 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 86128 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 86132 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 86147 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 86148 soc.cpu.mem_do_rinst
.sym 86158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 86159 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 86160 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 86161 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 86162 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 86163 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 86167 soc.cpu.mem_state[0]
.sym 86168 soc.cpu.mem_state[1]
.sym 86169 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 86171 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 86174 soc.cpu.mem_do_rinst
.sym 86175 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 86177 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 86184 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 86186 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 86190 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 86191 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 86192 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 86193 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 86196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 86202 soc.cpu.mem_state[1]
.sym 86203 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 86205 soc.cpu.mem_state[0]
.sym 86208 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 86209 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 86210 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 86211 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 86214 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 86215 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 86216 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 86217 soc.cpu.mem_do_rinst
.sym 86220 soc.cpu.mem_state[0]
.sym 86223 soc.cpu.mem_state[1]
.sym 86226 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 86228 soc.cpu.mem_state[1]
.sym 86229 soc.cpu.mem_state[0]
.sym 86232 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 86235 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 86236 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 86237 clk$SB_IO_IN_$glb_clk
.sym 86238 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 86283 soc.cpu.mem_state[1]
.sym 86284 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 86291 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 86302 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 86306 soc.cpu.mem_state[0]
.sym 86307 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 86325 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 86326 soc.cpu.mem_state[0]
.sym 86327 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 86328 soc.cpu.mem_state[1]
.sym 86331 soc.cpu.mem_state[1]
.sym 86332 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 86333 soc.cpu.mem_state[0]
.sym 86334 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 86359 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 86360 clk$SB_IO_IN_$glb_clk
.sym 86361 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 86563 DBG[2]$SB_IO_OUT
.sym 86583 DBG[2]$SB_IO_OUT
.sym 86586 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 86589 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 86590 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 86591 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I3[2]
.sym 86608 iomem_addr[10]
.sym 86617 iomem_addr[14]
.sym 86618 iomem_addr[15]
.sym 86619 soc.memory.rdata_0[21]
.sym 86620 flash_clk$SB_IO_OUT
.sym 86638 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 86657 iomem_wdata[4]
.sym 86687 iomem_wdata[4]
.sym 86706 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 86707 clk$SB_IO_IN_$glb_clk
.sym 86708 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86714 soc.memory.wen[2]
.sym 86716 soc.memory.wen[3]
.sym 86729 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 86730 soc.memory.rdata_0[19]
.sym 86731 iomem_wdata[23]
.sym 86732 iomem_wdata[23]
.sym 86735 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 86738 flash_io0_do
.sym 86740 flash_io1_do
.sym 86744 soc.memory.rdata_0[29]
.sym 86748 flash_io1_oe
.sym 86754 flash_io0_oe
.sym 86755 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 86758 flash_io1_di
.sym 86759 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86761 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 86762 soc.memory.wen[2]
.sym 86763 flash_io0_di
.sym 86766 soc.memory.wen[3]
.sym 86767 flash_io1_di
.sym 86768 iomem_addr[16]
.sym 86772 flash_io0_di
.sym 86774 soc.memory.rdata_1[29]
.sym 86776 flash_io1_di
.sym 86778 iomem_wdata[4]
.sym 86783 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 86792 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 86796 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 86798 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86800 $PACKER_VCC_NET
.sym 86802 soc.spimemio.config_clk
.sym 86810 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 86813 soc.spimemio.xfer_clk
.sym 86814 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86815 soc.spimemio.xfer.count[0]
.sym 86816 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 86817 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 86821 soc.spimemio.xfer_clk
.sym 86829 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 86830 soc.spimemio.xfer.count[0]
.sym 86831 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 86832 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 86835 soc.spimemio.xfer.count[0]
.sym 86836 $PACKER_VCC_NET
.sym 86837 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 86838 soc.spimemio.xfer_clk
.sym 86841 soc.spimemio.config_clk
.sym 86843 flash_io0_do_SB_LUT4_O_I2[2]
.sym 86844 soc.spimemio.xfer_clk
.sym 86869 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 86870 clk$SB_IO_IN_$glb_clk
.sym 86871 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 86885 iomem_addr[2]
.sym 86886 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 86887 iomem_addr[2]
.sym 86888 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 86889 iomem_wstrb[3]
.sym 86891 iomem_addr[6]
.sym 86892 flash_clk_SB_LUT4_I1_I2[3]
.sym 86893 iomem_addr[9]
.sym 86894 flash_clk_SB_LUT4_I1_I2[3]
.sym 86901 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 86904 iomem_wstrb[2]
.sym 86906 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 86924 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 86943 iomem_wdata[5]
.sym 86947 iomem_wdata[5]
.sym 86992 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 86993 clk$SB_IO_IN_$glb_clk
.sym 86994 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 87008 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 87013 iomem_addr[6]
.sym 87017 iomem_addr[4]
.sym 87021 flash_io1_oe
.sym 87025 iomem_addr[4]
.sym 87026 iomem_addr[13]
.sym 87028 iomem_addr[12]
.sym 87131 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 87138 $PACKER_GND_NET
.sym 87144 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 87147 iomem_addr[7]
.sym 87186 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 87211 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 87239 clk$SB_IO_IN_$glb_clk
.sym 87251 iomem_wdata[3]
.sym 87266 iomem_addr[16]
.sym 87273 flash_io1_di
.sym 87274 flash_io0_di
.sym 87276 soc.spimemio.dout_data[4]
.sym 87391 soc.spimemio.dout_data[3]
.sym 87393 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 87394 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 87396 iomem_wstrb[2]
.sym 87512 iomem_addr[12]
.sym 87518 iomem_addr[13]
.sym 87634 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 87636 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 87652 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 87653 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 87654 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 87660 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 87661 iomem_addr[4]
.sym 87662 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[1]
.sym 87665 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 87671 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 87673 iomem_addr[10]
.sym 87674 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 87675 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 87676 iomem_addr[8]
.sym 87677 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 87678 iomem_addr[12]
.sym 87679 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 87680 iomem_addr[11]
.sym 87684 iomem_addr[10]
.sym 87685 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 87686 iomem_addr[8]
.sym 87687 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 87702 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 87703 iomem_addr[12]
.sym 87704 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 87705 iomem_addr[11]
.sym 87708 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 87709 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 87710 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 87711 iomem_addr[4]
.sym 87726 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 87727 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[1]
.sym 87728 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 87729 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 87750 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 87757 soc.spimemio.dout_data[4]
.sym 87758 iomem_addr[16]
.sym 87765 flash_io1_di
.sym 87767 flash_io0_di
.sym 87776 soc.spimemio.rd_addr[8]
.sym 87780 soc.spimemio.rd_addr[3]
.sym 87784 soc.spimemio.rd_addr[6]
.sym 87788 soc.spimemio.rd_addr[4]
.sym 87791 soc.spimemio.rd_addr[2]
.sym 87797 soc.spimemio.rd_addr[7]
.sym 87799 soc.spimemio.rd_addr[2]
.sym 87800 soc.spimemio.rd_addr[9]
.sym 87805 soc.spimemio.rd_addr[5]
.sym 87806 $nextpnr_ICESTORM_LC_47$O
.sym 87808 soc.spimemio.rd_addr[2]
.sym 87812 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 87814 soc.spimemio.rd_addr[3]
.sym 87816 soc.spimemio.rd_addr[2]
.sym 87818 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 87820 soc.spimemio.rd_addr[4]
.sym 87822 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 87824 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 87826 soc.spimemio.rd_addr[5]
.sym 87828 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 87830 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 87832 soc.spimemio.rd_addr[6]
.sym 87834 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 87836 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 87839 soc.spimemio.rd_addr[7]
.sym 87840 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 87842 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 87845 soc.spimemio.rd_addr[8]
.sym 87846 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 87848 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 87851 soc.spimemio.rd_addr[9]
.sym 87852 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 87872 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 87880 iomem_wstrb[2]
.sym 87881 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 87882 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 87883 soc.spimemio.dout_data[3]
.sym 87892 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 87898 soc.spimemio.rd_addr[15]
.sym 87900 soc.spimemio.rd_addr[14]
.sym 87902 soc.spimemio.rd_addr[17]
.sym 87904 soc.spimemio.rd_addr[12]
.sym 87905 soc.spimemio.rd_addr[10]
.sym 87918 soc.spimemio.rd_addr[11]
.sym 87920 soc.spimemio.rd_addr[13]
.sym 87927 soc.spimemio.rd_addr[16]
.sym 87929 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 87931 soc.spimemio.rd_addr[10]
.sym 87933 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 87935 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 87938 soc.spimemio.rd_addr[11]
.sym 87939 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 87941 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[11]
.sym 87943 soc.spimemio.rd_addr[12]
.sym 87945 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 87947 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[12]
.sym 87950 soc.spimemio.rd_addr[13]
.sym 87951 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[11]
.sym 87953 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[13]
.sym 87955 soc.spimemio.rd_addr[14]
.sym 87957 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[12]
.sym 87959 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[14]
.sym 87962 soc.spimemio.rd_addr[15]
.sym 87963 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[13]
.sym 87965 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[15]
.sym 87967 soc.spimemio.rd_addr[16]
.sym 87969 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[14]
.sym 87971 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 87974 soc.spimemio.rd_addr[17]
.sym 87975 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[15]
.sym 88006 iomem_wdata[4]
.sym 88015 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 88024 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 88027 soc.spimemio.rd_addr[18]
.sym 88032 soc.spimemio.rd_addr[21]
.sym 88034 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 88037 soc.spimemio.rd_addr[22]
.sym 88041 iomem_addr[16]
.sym 88042 iomem_addr[14]
.sym 88044 soc.spimemio.rd_addr[19]
.sym 88048 soc.spimemio.rd_addr[23]
.sym 88049 soc.spimemio.rd_addr[20]
.sym 88052 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[17]
.sym 88054 soc.spimemio.rd_addr[18]
.sym 88056 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 88058 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[18]
.sym 88061 soc.spimemio.rd_addr[19]
.sym 88062 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[17]
.sym 88064 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[19]
.sym 88067 soc.spimemio.rd_addr[20]
.sym 88068 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[18]
.sym 88070 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[20]
.sym 88073 soc.spimemio.rd_addr[21]
.sym 88074 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[19]
.sym 88076 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[21]
.sym 88078 soc.spimemio.rd_addr[22]
.sym 88080 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[20]
.sym 88082 $nextpnr_ICESTORM_LC_48$I3
.sym 88085 soc.spimemio.rd_addr[23]
.sym 88086 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[21]
.sym 88092 $nextpnr_ICESTORM_LC_48$I3
.sym 88095 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 88096 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 88097 iomem_addr[16]
.sym 88098 iomem_addr[14]
.sym 88144 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 88149 iomem_wdata[5]
.sym 88156 soc.simpleuart.send_pattern[6]
.sym 88159 soc.simpleuart.send_pattern[7]
.sym 88161 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 88166 iomem_wdata[4]
.sym 88172 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 88207 soc.simpleuart.send_pattern[7]
.sym 88208 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 88209 iomem_wdata[5]
.sym 88213 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 88214 soc.simpleuart.send_pattern[6]
.sym 88215 iomem_wdata[4]
.sym 88222 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 88223 clk$SB_IO_IN_$glb_clk
.sym 88224 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 88236 iomem_wstrb[2]
.sym 88254 soc.spimemio.dout_data[4]
.sym 88257 flash_io1_di
.sym 88276 soc.spimemio.dout_data[1]
.sym 88284 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 88302 soc.spimemio.dout_data[1]
.sym 88345 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 88346 clk$SB_IO_IN_$glb_clk
.sym 88360 soc.spimemio.buffer[9]
.sym 88372 iomem_wstrb[2]
.sym 88375 soc.spimemio.dout_data[3]
.sym 88514 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 88524 soc.spimemio.dout_data[4]
.sym 88535 soc.spimemio.dout_data[3]
.sym 88551 soc.spimemio.dout_data[3]
.sym 88589 soc.spimemio.dout_data[4]
.sym 88591 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 88592 clk$SB_IO_IN_$glb_clk
.sym 88864 iomem_wstrb[2]
.sym 89138 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 89140 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 89147 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 89151 soc.simpleuart.send_bitcnt[0]
.sym 89160 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 89161 soc.simpleuart.send_bitcnt[0]
.sym 89162 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 89206 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_O
.sym 89207 clk$SB_IO_IN_$glb_clk
.sym 89208 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 89356 iomem_wstrb[2]
.sym 89480 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 89488 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 89525 display.refresh_timer_state[0]
.sym 89560 display.refresh_timer_state[0]
.sym 89576 clk$SB_IO_IN_$glb_clk
.sym 89577 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 89621 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 89624 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 89627 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 89631 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 89632 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 89635 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 89638 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 89639 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 89640 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 89641 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 89642 iomem_wstrb[3]
.sym 89643 iomem_wstrb[2]
.sym 89644 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 89646 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 89647 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 89648 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 89652 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 89653 iomem_wstrb[2]
.sym 89654 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 89655 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 89658 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 89661 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 89664 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 89665 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 89676 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 89677 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 89678 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 89679 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 89682 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 89683 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 89684 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 89685 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 89694 iomem_wstrb[3]
.sym 89695 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 89696 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 89697 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 89698 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 89699 clk$SB_IO_IN_$glb_clk
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90397 $PACKER_VCC_NET
.sym 90403 flash_io1_do
.sym 90408 flash_io0_oe
.sym 90409 flash_io0_do
.sym 90411 flash_io1_oe
.sym 90413 $PACKER_VCC_NET
.sym 90416 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 90417 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 90418 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 90419 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 90420 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 90421 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 90422 soc.memory.ram01_WREN
.sym 90423 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 90448 soc.memory.rdata_1[22]
.sym 90449 soc.memory.rdata_0[28]
.sym 90450 iomem_addr[16]
.sym 90451 iomem_addr[10]
.sym 90459 flash_clk_SB_LUT4_I1_I2[3]
.sym 90462 soc.memory.rdata_1[19]
.sym 90464 soc.memory.rdata_0[19]
.sym 90468 flash_clk_SB_LUT4_I1_I2[3]
.sym 90473 soc.memory.rdata_0[29]
.sym 90476 soc.memory.rdata_1[29]
.sym 90478 soc.memory.rdata_0[30]
.sym 90479 iomem_addr[16]
.sym 90483 soc.memory.rdata_0[27]
.sym 90485 soc.memory.rdata_1[27]
.sym 90489 soc.memory.rdata_1[30]
.sym 90497 flash_clk_SB_LUT4_I1_I2[3]
.sym 90498 soc.memory.rdata_1[27]
.sym 90499 iomem_addr[16]
.sym 90500 soc.memory.rdata_0[27]
.sym 90515 soc.memory.rdata_1[30]
.sym 90516 iomem_addr[16]
.sym 90517 soc.memory.rdata_0[30]
.sym 90518 flash_clk_SB_LUT4_I1_I2[3]
.sym 90521 iomem_addr[16]
.sym 90522 soc.memory.rdata_1[29]
.sym 90523 flash_clk_SB_LUT4_I1_I2[3]
.sym 90524 soc.memory.rdata_0[29]
.sym 90527 soc.memory.rdata_1[19]
.sym 90528 flash_clk_SB_LUT4_I1_I2[3]
.sym 90529 soc.memory.rdata_0[19]
.sym 90530 iomem_addr[16]
.sym 90545 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 90547 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 90548 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 90550 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 90551 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 90559 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 90560 flash_clk_SB_LUT4_I1_I2[3]
.sym 90562 soc.memory.rdata_0[22]
.sym 90564 flash_clk_SB_LUT4_I1_I2[3]
.sym 90565 iomem_wdata[27]
.sym 90566 soc.memory.rdata_0[16]
.sym 90567 flash_clk_SB_LUT4_I1_I2[3]
.sym 90572 soc.memory.rdata_0[30]
.sym 90577 soc.memory.rdata_0[27]
.sym 90578 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 90585 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 90588 soc.memory.rdata_1[23]
.sym 90589 soc.memory.rdata_1[19]
.sym 90590 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I3[2]
.sym 90592 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 90596 soc.memory.wen[3]
.sym 90597 flash_csb$SB_IO_OUT
.sym 90599 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 90600 soc.memory.rdata_1[31]
.sym 90601 iomem_addr[16]
.sym 90604 iomem_addr[16]
.sym 90606 iomem_wdata[24]
.sym 90632 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 90635 iomem_wstrb[3]
.sym 90649 iomem_wstrb[2]
.sym 90662 iomem_wstrb[2]
.sym 90663 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 90672 iomem_wstrb[3]
.sym 90673 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 90716 iomem_addr[12]
.sym 90718 iomem_addr[13]
.sym 90719 soc.memory.rdata_0[29]
.sym 90720 iomem_addr[5]
.sym 90724 iomem_addr[4]
.sym 90725 iomem_wdata[25]
.sym 90729 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 90838 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 90839 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 90841 soc.memory.wen[3]
.sym 90844 iomem_addr[7]
.sym 90847 soc.memory.wen[2]
.sym 90854 iomem_addr[10]
.sym 90856 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 90857 iomem_addr[7]
.sym 90965 soc.memory.rdata_1[29]
.sym 90976 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 90977 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I3[2]
.sym 90982 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 91098 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 91221 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 91349 iomem_addr[7]
.sym 91469 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I3[2]
.sym 91475 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 91476 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 91963 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94234 flash_csb$SB_IO_OUT
.sym 94242 flash_clk$SB_IO_OUT
.sym 94271 soc.memory.rdata_1[20]
.sym 94272 $PACKER_VCC_NET
.sym 94273 iomem_wdata[18]
.sym 94274 iomem_wdata[24]
.sym 94281 soc.memory.rdata_1[16]
.sym 94283 soc.memory.rdata_1[17]
.sym 94284 soc.memory.rdata_1[20]
.sym 94285 soc.memory.rdata_1[18]
.sym 94288 flash_clk_SB_LUT4_I1_I2[3]
.sym 94289 soc.memory.rdata_1[26]
.sym 94290 soc.memory.rdata_0[22]
.sym 94292 flash_clk_SB_LUT4_I1_I2[3]
.sym 94293 soc.memory.rdata_0[18]
.sym 94294 soc.memory.rdata_0[16]
.sym 94296 soc.memory.rdata_0[17]
.sym 94297 soc.memory.rdata_0[20]
.sym 94298 soc.memory.wen[2]
.sym 94300 soc.memory.wen[3]
.sym 94301 soc.memory.rdata_1[22]
.sym 94302 soc.memory.rdata_0[28]
.sym 94304 iomem_addr[16]
.sym 94306 soc.memory.rdata_0[26]
.sym 94310 soc.memory.rdata_1[28]
.sym 94314 soc.memory.rdata_0[26]
.sym 94315 iomem_addr[16]
.sym 94316 flash_clk_SB_LUT4_I1_I2[3]
.sym 94317 soc.memory.rdata_1[26]
.sym 94320 iomem_addr[16]
.sym 94321 soc.memory.rdata_1[17]
.sym 94322 flash_clk_SB_LUT4_I1_I2[3]
.sym 94323 soc.memory.rdata_0[17]
.sym 94326 flash_clk_SB_LUT4_I1_I2[3]
.sym 94327 iomem_addr[16]
.sym 94328 soc.memory.rdata_1[18]
.sym 94329 soc.memory.rdata_0[18]
.sym 94332 flash_clk_SB_LUT4_I1_I2[3]
.sym 94333 soc.memory.rdata_1[16]
.sym 94334 iomem_addr[16]
.sym 94335 soc.memory.rdata_0[16]
.sym 94338 soc.memory.rdata_0[20]
.sym 94339 soc.memory.rdata_1[20]
.sym 94340 flash_clk_SB_LUT4_I1_I2[3]
.sym 94341 iomem_addr[16]
.sym 94344 soc.memory.rdata_0[28]
.sym 94345 flash_clk_SB_LUT4_I1_I2[3]
.sym 94346 iomem_addr[16]
.sym 94347 soc.memory.rdata_1[28]
.sym 94351 soc.memory.wen[2]
.sym 94353 soc.memory.wen[3]
.sym 94356 flash_clk_SB_LUT4_I1_I2[3]
.sym 94357 soc.memory.rdata_1[22]
.sym 94358 iomem_addr[16]
.sym 94359 soc.memory.rdata_0[22]
.sym 94395 iomem_wdata[30]
.sym 94397 iomem_wdata[28]
.sym 94398 iomem_wdata[22]
.sym 94399 iomem_wdata[25]
.sym 94400 soc.memory.rdata_0[17]
.sym 94402 iomem_wdata[29]
.sym 94403 soc.memory.rdata_1[26]
.sym 94408 iomem_wdata[20]
.sym 94409 soc.memory.rdata_0[23]
.sym 94410 soc.memory.rdata_0[25]
.sym 94412 soc.memory.rdata_0[26]
.sym 94417 soc.memory.rdata_1[28]
.sym 94418 iomem_wdata[19]
.sym 94419 iomem_wdata[31]
.sym 94420 soc.memory.rdata_1[16]
.sym 94421 iomem_addr[3]
.sym 94422 soc.memory.rdata_1[17]
.sym 94424 soc.memory.rdata_1[18]
.sym 94425 soc.memory.ram01_WREN
.sym 94427 iomem_wdata[16]
.sym 94429 soc.memory.rdata_0[18]
.sym 94433 soc.memory.rdata_0[20]
.sym 94443 soc.memory.rdata_0[31]
.sym 94445 soc.memory.rdata_0[24]
.sym 94447 soc.memory.rdata_0[21]
.sym 94450 soc.memory.rdata_0[25]
.sym 94451 soc.memory.rdata_0[23]
.sym 94454 soc.memory.rdata_1[23]
.sym 94456 flash_clk_SB_LUT4_I1_I2[3]
.sym 94458 iomem_addr[16]
.sym 94463 soc.memory.rdata_1[21]
.sym 94464 soc.memory.rdata_1[24]
.sym 94466 soc.memory.rdata_1[25]
.sym 94467 soc.memory.rdata_1[31]
.sym 94468 iomem_addr[16]
.sym 94470 flash_clk_SB_LUT4_I1_I2[3]
.sym 94479 soc.memory.rdata_0[21]
.sym 94480 iomem_addr[16]
.sym 94481 soc.memory.rdata_1[21]
.sym 94482 flash_clk_SB_LUT4_I1_I2[3]
.sym 94491 soc.memory.rdata_0[31]
.sym 94492 flash_clk_SB_LUT4_I1_I2[3]
.sym 94493 iomem_addr[16]
.sym 94494 soc.memory.rdata_1[31]
.sym 94497 iomem_addr[16]
.sym 94498 soc.memory.rdata_0[25]
.sym 94499 flash_clk_SB_LUT4_I1_I2[3]
.sym 94500 soc.memory.rdata_1[25]
.sym 94509 iomem_addr[16]
.sym 94510 soc.memory.rdata_1[23]
.sym 94511 soc.memory.rdata_0[23]
.sym 94512 flash_clk_SB_LUT4_I1_I2[3]
.sym 94515 soc.memory.rdata_0[24]
.sym 94516 flash_clk_SB_LUT4_I1_I2[3]
.sym 94517 soc.memory.rdata_1[24]
.sym 94518 iomem_addr[16]
.sym 94550 iomem_wdata[28]
.sym 94551 soc.memory.rdata_0[30]
.sym 94552 iomem_addr[10]
.sym 94553 soc.memory.rdata_0[27]
.sym 94555 soc.memory.rdata_0[31]
.sym 94556 iomem_wdata[29]
.sym 94557 soc.memory.rdata_0[24]
.sym 94558 iomem_addr[7]
.sym 94562 soc.memory.rdata_1[30]
.sym 94563 iomem_wdata[26]
.sym 94564 iomem_wdata[27]
.sym 94565 soc.memory.rdata_1[21]
.sym 94566 soc.memory.rdata_1[24]
.sym 94567 iomem_wdata[30]
.sym 94568 soc.memory.rdata_1[25]
.sym 94569 iomem_wdata[26]
.sym 94570 soc.memory.rdata_1[26]
.sym 94571 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 94572 soc.memory.rdata_1[27]
.sym 94573 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 94692 soc.memory.rdata_1[19]
.sym 94694 soc.memory.rdata_1[23]
.sym 94695 soc.memory.wen[3]
.sym 94700 iomem_addr[12]
.sym 94702 soc.memory.rdata_1[28]
.sym 94706 iomem_addr[9]
.sym 94707 iomem_addr[8]
.sym 94710 iomem_wdata[19]
.sym 94833 soc.memory.rdata_1[31]
.sym 94844 iomem_addr[3]
.sym 94848 $PACKER_VCC_NET
.sym 94984 iomem_addr[15]
.sym 94985 iomem_addr[11]
.sym 94987 iomem_addr[14]
.sym 94989 iomem_addr[10]
.sym 95118 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 95128 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 95266 iomem_addr[9]
.sym 95399 iomem_addr[3]
.sym 95545 iomem_addr[11]
.sym 95674 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 96230 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 98492 clk$SB_IO_IN_$glb_clk
.sym 98497 iomem_wdata[22]
.sym 98498 iomem_wdata[28]
.sym 98500 iomem_wdata[26]
.sym 98501 iomem_wdata[29]
.sym 98502 iomem_wdata[20]
.sym 98503 iomem_wdata[19]
.sym 98504 iomem_wdata[30]
.sym 98505 iomem_wdata[22]
.sym 98508 iomem_wdata[25]
.sym 98510 iomem_wdata[20]
.sym 98511 iomem_wdata[19]
.sym 98512 iomem_wdata[31]
.sym 98513 iomem_wdata[23]
.sym 98514 iomem_wdata[23]
.sym 98515 iomem_wdata[18]
.sym 98516 iomem_wdata[24]
.sym 98517 iomem_wdata[21]
.sym 98518 iomem_wdata[17]
.sym 98519 iomem_wdata[16]
.sym 98523 iomem_wdata[18]
.sym 98525 iomem_wdata[21]
.sym 98526 iomem_wdata[17]
.sym 98527 iomem_wdata[16]
.sym 98528 iomem_wdata[27]
.sym 98529 iomem_wdata[16]
.sym 98530 iomem_wdata[24]
.sym 98531 iomem_wdata[16]
.sym 98532 iomem_wdata[17]
.sym 98533 iomem_wdata[25]
.sym 98534 iomem_wdata[17]
.sym 98535 iomem_wdata[18]
.sym 98536 iomem_wdata[26]
.sym 98537 iomem_wdata[18]
.sym 98538 iomem_wdata[19]
.sym 98539 iomem_wdata[27]
.sym 98540 iomem_wdata[19]
.sym 98541 iomem_wdata[20]
.sym 98542 iomem_wdata[28]
.sym 98543 iomem_wdata[20]
.sym 98544 iomem_wdata[21]
.sym 98545 iomem_wdata[29]
.sym 98546 iomem_wdata[21]
.sym 98547 iomem_wdata[22]
.sym 98548 iomem_wdata[30]
.sym 98549 iomem_wdata[22]
.sym 98550 iomem_wdata[23]
.sym 98551 iomem_wdata[31]
.sym 98552 iomem_wdata[23]
.sym 98600 soc.memory.rdata_0[16]
.sym 98601 soc.memory.rdata_0[17]
.sym 98602 soc.memory.rdata_0[18]
.sym 98603 soc.memory.rdata_0[19]
.sym 98604 soc.memory.rdata_0[20]
.sym 98605 soc.memory.rdata_0[21]
.sym 98606 soc.memory.rdata_0[22]
.sym 98607 soc.memory.rdata_0[23]
.sym 98620 iomem_addr[5]
.sym 98639 iomem_wdata[26]
.sym 98696 clk$SB_IO_IN_$glb_clk
.sym 98705 iomem_addr[3]
.sym 98706 iomem_wdata[28]
.sym 98708 iomem_addr[8]
.sym 98710 iomem_wdata[29]
.sym 98712 iomem_addr[7]
.sym 98713 iomem_addr[3]
.sym 98714 iomem_wdata[31]
.sym 98715 iomem_wdata[24]
.sym 98716 iomem_addr[10]
.sym 98717 iomem_wdata[25]
.sym 98718 iomem_wdata[30]
.sym 98719 iomem_addr[9]
.sym 98720 iomem_addr[13]
.sym 98721 iomem_addr[2]
.sym 98722 iomem_wdata[26]
.sym 98723 iomem_wdata[27]
.sym 98724 iomem_addr[4]
.sym 98725 iomem_addr[6]
.sym 98726 iomem_addr[12]
.sym 98727 iomem_addr[11]
.sym 98728 iomem_addr[5]
.sym 98729 iomem_addr[15]
.sym 98730 iomem_addr[14]
.sym 98731 iomem_addr[2]
.sym 98733 iomem_addr[10]
.sym 98734 iomem_addr[2]
.sym 98735 iomem_wdata[24]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[25]
.sym 98739 iomem_addr[12]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[26]
.sym 98742 iomem_addr[13]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[27]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[28]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[29]
.sym 98751 iomem_addr[2]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[30]
.sym 98754 iomem_addr[3]
.sym 98755 iomem_addr[9]
.sym 98756 iomem_wdata[31]
.sym 98796 soc.memory.rdata_0[24]
.sym 98797 soc.memory.rdata_0[25]
.sym 98798 soc.memory.rdata_0[26]
.sym 98799 soc.memory.rdata_0[27]
.sym 98800 soc.memory.rdata_0[28]
.sym 98801 soc.memory.rdata_0[29]
.sym 98802 soc.memory.rdata_0[30]
.sym 98803 soc.memory.rdata_0[31]
.sym 98815 iomem_wdata[31]
.sym 98817 iomem_addr[8]
.sym 98874 soc.memory.wen[3]
.sym 98877 iomem_addr[13]
.sym 98878 soc.memory.ram01_WREN
.sym 98879 iomem_addr[16]
.sym 98880 iomem_addr[10]
.sym 98881 iomem_addr[14]
.sym 98882 iomem_addr[15]
.sym 98885 iomem_addr[12]
.sym 98886 soc.memory.ram01_WREN
.sym 98888 iomem_addr[11]
.sym 98890 iomem_addr[6]
.sym 98893 iomem_addr[7]
.sym 98894 iomem_addr[4]
.sym 98895 iomem_addr[5]
.sym 98896 soc.memory.wen[2]
.sym 98898 iomem_addr[9]
.sym 98899 iomem_addr[8]
.sym 98900 soc.memory.wen[3]
.sym 98901 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98904 soc.memory.wen[2]
.sym 98905 soc.memory.wen[2]
.sym 98906 iomem_addr[12]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[2]
.sym 98909 iomem_addr[13]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[3]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[3]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[2]
.sym 98918 soc.memory.ram01_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[2]
.sym 98921 soc.memory.ram01_WREN
.sym 98922 iomem_addr[9]
.sym 98923 soc.memory.wen[3]
.sym 98924 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[3]
.sym 98927 iomem_addr[16]
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_1[16]
.sym 98969 soc.memory.rdata_1[17]
.sym 98970 soc.memory.rdata_1[18]
.sym 98971 soc.memory.rdata_1[19]
.sym 98972 soc.memory.rdata_1[20]
.sym 98973 soc.memory.rdata_1[21]
.sym 98974 soc.memory.rdata_1[22]
.sym 98975 soc.memory.rdata_1[23]
.sym 99064 $PACKER_GND_NET
.sym 99065 $PACKER_VCC_NET
.sym 99072 $PACKER_GND_NET
.sym 99073 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_1[24]
.sym 99141 soc.memory.rdata_1[25]
.sym 99142 soc.memory.rdata_1[26]
.sym 99143 soc.memory.rdata_1[27]
.sym 99144 soc.memory.rdata_1[28]
.sym 99145 soc.memory.rdata_1[29]
.sym 99146 soc.memory.rdata_1[30]
.sym 99147 soc.memory.rdata_1[31]
.sym 103393 soc.memory.rdata_0[6]
.sym 103394 soc.memory.rdata_1[6]
.sym 103395 iomem_addr[16]
.sym 103396 flash_clk_SB_LUT4_I1_I2[3]
.sym 103397 soc.memory.rdata_0[14]
.sym 103398 soc.memory.rdata_1[14]
.sym 103399 iomem_addr[16]
.sym 103400 flash_clk_SB_LUT4_I1_I2[3]
.sym 103401 soc.memory.rdata_0[4]
.sym 103402 soc.memory.rdata_1[4]
.sym 103403 iomem_addr[16]
.sym 103404 flash_clk_SB_LUT4_I1_I2[3]
.sym 103405 soc.memory.rdata_0[0]
.sym 103406 soc.memory.rdata_1[0]
.sym 103407 iomem_addr[16]
.sym 103408 flash_clk_SB_LUT4_I1_I2[3]
.sym 103409 soc.memory.rdata_0[3]
.sym 103410 soc.memory.rdata_1[3]
.sym 103411 iomem_addr[16]
.sym 103412 flash_clk_SB_LUT4_I1_I2[3]
.sym 103413 soc.memory.rdata_0[2]
.sym 103414 soc.memory.rdata_1[2]
.sym 103415 iomem_addr[16]
.sym 103416 flash_clk_SB_LUT4_I1_I2[3]
.sym 103417 soc.memory.rdata_0[10]
.sym 103418 soc.memory.rdata_1[10]
.sym 103419 iomem_addr[16]
.sym 103420 flash_clk_SB_LUT4_I1_I2[3]
.sym 103421 soc.memory.rdata_0[11]
.sym 103422 soc.memory.rdata_1[11]
.sym 103423 iomem_addr[16]
.sym 103424 flash_clk_SB_LUT4_I1_I2[3]
.sym 103429 soc.memory.rdata_0[15]
.sym 103430 soc.memory.rdata_1[15]
.sym 103431 iomem_addr[16]
.sym 103432 flash_clk_SB_LUT4_I1_I2[3]
.sym 103437 soc.memory.rdata_0[8]
.sym 103438 soc.memory.rdata_1[8]
.sym 103439 iomem_addr[16]
.sym 103440 flash_clk_SB_LUT4_I1_I2[3]
.sym 103441 soc.memory.rdata_0[12]
.sym 103442 soc.memory.rdata_1[12]
.sym 103443 iomem_addr[16]
.sym 103444 flash_clk_SB_LUT4_I1_I2[3]
.sym 103458 soc.cpu.reg_sh[0]
.sym 103462 soc.cpu.reg_sh[1]
.sym 103463 $PACKER_VCC_NET
.sym 103466 $PACKER_VCC_NET
.sym 103468 $nextpnr_ICESTORM_LC_36$I3
.sym 103470 soc.cpu.reg_sh[2]
.sym 103471 $PACKER_VCC_NET
.sym 103474 $PACKER_VCC_NET
.sym 103476 $nextpnr_ICESTORM_LC_37$I3
.sym 103478 soc.cpu.reg_sh[3]
.sym 103479 $PACKER_VCC_NET
.sym 103484 $nextpnr_ICESTORM_LC_38$I3
.sym 103488 soc.cpu.reg_sh[3]
.sym 103490 soc.cpu.reg_sh[2]
.sym 103494 soc.cpu.reg_sh[3]
.sym 103495 $PACKER_VCC_NET
.sym 103497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 103498 soc.cpu.reg_sh[4]
.sym 103499 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 103500 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 103502 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 103503 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 103504 soc.cpu.cpu_state[4]
.sym 103505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 103506 soc.cpu.reg_sh[3]
.sym 103507 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 103508 soc.cpu.reg_sh[2]
.sym 103512 soc.cpu.reg_sh[4]
.sym 103514 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 103515 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 103516 soc.cpu.cpu_state[4]
.sym 103517 soc.cpu.reg_sh[4]
.sym 103518 soc.cpu.reg_sh[1]
.sym 103519 soc.cpu.reg_sh[0]
.sym 103520 soc.cpu.reg_sh[3]
.sym 103522 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 103523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 103524 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 103533 soc.cpu.mem_la_wdata[5]
.sym 103541 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 103545 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 103546 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 103547 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 103548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 103549 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 103553 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103554 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103555 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 103556 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 103557 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103558 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 103559 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 103560 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[3]
.sym 103562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 103563 soc.cpu.cpu_state[4]
.sym 103564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 103565 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103566 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103567 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 103568 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 103569 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103570 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 103571 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 103572 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 103573 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103574 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 103575 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 103576 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[3]
.sym 103577 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103578 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103579 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 103580 soc.cpu.mem_la_wdata[5]
.sym 103581 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103582 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103583 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 103584 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 103585 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 103586 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 103587 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 103588 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 103590 soc.cpu.alu_out_SB_LUT4_O_16_I1[0]
.sym 103591 soc.cpu.alu_out_SB_LUT4_O_16_I1[1]
.sym 103592 soc.cpu.alu_out_SB_LUT4_O_16_I1[2]
.sym 103593 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103594 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103595 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 103596 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 103597 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103598 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 103600 soc.cpu.mem_la_wdata[6]
.sym 103601 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103602 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103603 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 103604 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 103605 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103606 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 103607 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 103608 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[3]
.sym 103610 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 103611 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 103614 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103615 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 103616 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 103620 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 103621 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 103622 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 103623 soc.cpu.instr_sub
.sym 103624 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103626 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 103627 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 103628 $PACKER_VCC_NET
.sym 103629 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103630 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 103631 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 103632 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 103633 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103634 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103635 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 103636 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 103639 soc.cpu.alu_out_SB_LUT4_O_28_I2[0]
.sym 103640 soc.cpu.alu_out_SB_LUT4_O_28_I2[1]
.sym 103641 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 103642 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 103643 soc.cpu.instr_sub
.sym 103644 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103645 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 103646 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 103647 soc.cpu.instr_sub
.sym 103648 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103652 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 103656 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 103657 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 103658 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 103659 soc.cpu.instr_sub
.sym 103660 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103663 soc.cpu.alu_out_SB_LUT4_O_24_I2[0]
.sym 103664 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 103668 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 103672 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 103676 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 103680 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 103684 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 103688 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 103692 soc.cpu.mem_la_wdata[6]
.sym 103696 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 103700 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 103701 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 103702 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 103703 soc.cpu.instr_sub
.sym 103704 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103708 soc.cpu.mem_la_wdata[5]
.sym 103712 soc.cpu.mem_la_wdata[1]
.sym 103714 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 103715 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 103718 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 103719 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 103722 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 103723 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 103726 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 103727 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 103730 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 103731 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 103734 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 103735 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 103738 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 103739 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 103742 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 103743 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 103746 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 103747 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 103750 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 103751 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 103754 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 103755 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 103758 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 103759 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 103762 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 103763 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.sym 103766 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 103767 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.sym 103770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 103771 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.sym 103774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 103775 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 103778 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 103779 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 103782 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 103783 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 103786 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 103787 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 103790 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 103791 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.sym 103794 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 103795 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.sym 103798 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 103799 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.sym 103802 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 103803 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.sym 103806 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 103807 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.sym 103810 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 103811 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24]
.sym 103814 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 103815 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.sym 103818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 103819 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.sym 103822 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 103823 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.sym 103826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 103827 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28]
.sym 103830 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 103831 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.sym 103834 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 103835 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.sym 103837 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[31]
.sym 103838 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 103839 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31]
.sym 103840 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I0[30]
.sym 103844 $nextpnr_ICESTORM_LC_5$I3
.sym 103845 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 103846 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 103847 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 103848 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 103852 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 103857 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 103858 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103859 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103860 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103873 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103874 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 103875 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 103876 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 103877 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103878 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103879 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 103880 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 103881 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103882 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 103883 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 103884 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[3]
.sym 103887 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 103888 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 103889 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103890 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103891 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 103892 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 103895 soc.cpu.alu_out_SB_LUT4_O_6_I2[0]
.sym 103896 soc.cpu.alu_out_SB_LUT4_O_6_I2[1]
.sym 103907 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 103908 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 103909 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103910 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 103911 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 103912 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 103913 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 103914 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 103915 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 103916 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 103917 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103918 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103919 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 103920 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 103921 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103922 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 103923 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 103924 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[3]
.sym 103929 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103930 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103931 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 103932 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 103935 soc.cpu.alu_out_SB_LUT4_O_7_I2[0]
.sym 103936 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 103941 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 103942 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 103943 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 103944 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 103961 soc.cpu.cpu_state[3]
.sym 103969 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 103981 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 103982 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 103983 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 103984 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 103993 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 103994 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 103995 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 103996 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 104001 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 104002 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 104003 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 104004 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 104007 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 104008 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 104010 soc.cpu.latched_store
.sym 104011 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 104012 soc.cpu.reg_next_pc[0]
.sym 104018 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 104019 UART_RX_SB_LUT4_I1_I0[3]
.sym 104020 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 104023 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 104024 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 104025 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 104026 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 104027 soc.cpu.cpu_state[1]
.sym 104028 UART_RX_SB_LUT4_I1_I0[3]
.sym 104031 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104032 soc.cpu.cpu_state[3]
.sym 104034 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 104035 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104036 UART_RX_SB_LUT4_I1_I0[3]
.sym 104037 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 104038 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 104039 UART_RX_SB_LUT4_I1_I0[3]
.sym 104040 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 104042 UART_RX_SB_LUT4_I1_I0[3]
.sym 104043 soc.cpu.mem_do_rinst
.sym 104044 soc.cpu.reg_next_pc[0]
.sym 104050 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 104051 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 104052 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 104057 soc.cpu.cpu_state[3]
.sym 104058 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 104059 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 104060 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 104063 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 104064 soc.cpu.cpu_state[3]
.sym 104066 soc.cpu.cpu_state[0]
.sym 104067 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104068 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 104070 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 104071 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[1]
.sym 104072 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_I3_O[2]
.sym 104073 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 104074 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 104075 soc.cpu.cpu_state[2]
.sym 104076 UART_RX_SB_LUT4_I1_I0[3]
.sym 104078 soc.cpu.cpu_state[1]
.sym 104079 soc.cpu.cpu_state[2]
.sym 104080 soc.cpu.cpu_state[4]
.sym 104083 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 104084 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 104089 soc.cpu.cpu_state[0]
.sym 104090 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 104091 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 104092 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104094 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104095 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 104096 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 104097 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 104098 soc.cpu.cpu_state[2]
.sym 104099 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 104100 UART_RX_SB_LUT4_I1_I0[3]
.sym 104102 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 104103 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 104104 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 104105 display.refresh_timer_state[4]
.sym 104106 display.refresh_timer_state[5]
.sym 104107 display.refresh_timer_state[6]
.sym 104108 display.refresh_timer_state[7]
.sym 104114 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 104115 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 104116 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 104117 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[0]
.sym 104118 soc.cpu.cpu_state[2]
.sym 104119 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 104120 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[3]
.sym 104122 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 104123 UART_RX_SB_LUT4_I1_I0[3]
.sym 104124 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 104127 soc.cpu.cpu_state[1]
.sym 104128 UART_RX_SB_LUT4_I1_I0[3]
.sym 104130 display.refresh_timer_state[0]
.sym 104134 display.refresh_timer_state[1]
.sym 104135 $PACKER_VCC_NET
.sym 104136 display.refresh_timer_state[0]
.sym 104138 display.refresh_timer_state[2]
.sym 104139 $PACKER_VCC_NET
.sym 104140 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104142 display.refresh_timer_state[3]
.sym 104143 $PACKER_VCC_NET
.sym 104144 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104146 display.refresh_timer_state[4]
.sym 104147 $PACKER_VCC_NET
.sym 104148 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104150 display.refresh_timer_state[5]
.sym 104151 $PACKER_VCC_NET
.sym 104152 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104154 display.refresh_timer_state[6]
.sym 104155 $PACKER_VCC_NET
.sym 104156 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104158 display.refresh_timer_state[7]
.sym 104159 $PACKER_VCC_NET
.sym 104160 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104162 display.refresh_timer_state[8]
.sym 104163 $PACKER_VCC_NET
.sym 104164 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104166 display.refresh_timer_state[9]
.sym 104167 $PACKER_VCC_NET
.sym 104168 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104170 display.refresh_timer_state[10]
.sym 104171 $PACKER_VCC_NET
.sym 104172 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104174 display.refresh_timer_state[11]
.sym 104175 $PACKER_VCC_NET
.sym 104176 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104178 display.refresh_timer_state[12]
.sym 104179 $PACKER_VCC_NET
.sym 104180 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104182 display.refresh_timer_state[13]
.sym 104183 $PACKER_VCC_NET
.sym 104184 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104186 display.refresh_timer_state[14]
.sym 104187 $PACKER_VCC_NET
.sym 104188 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104190 display.refresh_timer_state[15]
.sym 104191 $PACKER_VCC_NET
.sym 104192 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104194 display.refresh_timer_state[16]
.sym 104195 $PACKER_VCC_NET
.sym 104196 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104198 display.refresh_timer_state[17]
.sym 104199 $PACKER_VCC_NET
.sym 104200 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104202 display.refresh_timer_state[18]
.sym 104203 $PACKER_VCC_NET
.sym 104204 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104206 display.refresh_timer_state[19]
.sym 104207 $PACKER_VCC_NET
.sym 104208 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104210 display.refresh_timer_state[20]
.sym 104211 $PACKER_VCC_NET
.sym 104212 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104214 display.refresh_timer_state[21]
.sym 104215 $PACKER_VCC_NET
.sym 104216 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104218 display.refresh_timer_state[22]
.sym 104219 $PACKER_VCC_NET
.sym 104220 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104222 display.refresh_timer_state[23]
.sym 104223 $PACKER_VCC_NET
.sym 104224 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104228 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 104229 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 104230 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 104231 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 104232 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 104236 display.refresh_timer_state_SB_LUT4_O_I3
.sym 104237 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 104238 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 104239 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 104240 display.refresh_timer_state_SB_LUT4_O_I3
.sym 104244 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 104245 display.refresh_timer_state[16]
.sym 104246 display.refresh_timer_state[17]
.sym 104247 display.refresh_timer_state[18]
.sym 104248 display.refresh_timer_state[19]
.sym 104249 display.refresh_timer_state[20]
.sym 104250 display.refresh_timer_state[21]
.sym 104251 display.refresh_timer_state[22]
.sym 104252 display.refresh_timer_state[23]
.sym 104256 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 104258 display.second_timer_state[0]
.sym 104262 display.second_timer_state[1]
.sym 104263 $PACKER_VCC_NET
.sym 104264 display.second_timer_state[0]
.sym 104266 display.second_timer_state[2]
.sym 104267 $PACKER_VCC_NET
.sym 104268 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104270 display.second_timer_state[3]
.sym 104271 $PACKER_VCC_NET
.sym 104272 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104274 display.second_timer_state[4]
.sym 104275 $PACKER_VCC_NET
.sym 104276 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104278 display.second_timer_state[5]
.sym 104279 $PACKER_VCC_NET
.sym 104280 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104282 display.second_timer_state[6]
.sym 104283 $PACKER_VCC_NET
.sym 104284 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104286 display.second_timer_state[7]
.sym 104287 $PACKER_VCC_NET
.sym 104288 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104290 display.second_timer_state[8]
.sym 104291 $PACKER_VCC_NET
.sym 104292 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104294 display.second_timer_state[9]
.sym 104295 $PACKER_VCC_NET
.sym 104296 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104298 display.second_timer_state[10]
.sym 104299 $PACKER_VCC_NET
.sym 104300 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104302 display.second_timer_state[11]
.sym 104303 $PACKER_VCC_NET
.sym 104304 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104306 display.second_timer_state[12]
.sym 104307 $PACKER_VCC_NET
.sym 104308 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104310 display.second_timer_state[13]
.sym 104311 $PACKER_VCC_NET
.sym 104312 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104314 display.second_timer_state[14]
.sym 104315 $PACKER_VCC_NET
.sym 104316 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104318 display.second_timer_state[15]
.sym 104319 $PACKER_VCC_NET
.sym 104320 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104322 display.second_timer_state[16]
.sym 104323 $PACKER_VCC_NET
.sym 104324 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104326 display.second_timer_state[17]
.sym 104327 $PACKER_VCC_NET
.sym 104328 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104330 display.second_timer_state[18]
.sym 104331 $PACKER_VCC_NET
.sym 104332 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104334 display.second_timer_state[19]
.sym 104335 $PACKER_VCC_NET
.sym 104336 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104338 display.second_timer_state[20]
.sym 104339 $PACKER_VCC_NET
.sym 104340 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104342 display.second_timer_state[21]
.sym 104343 $PACKER_VCC_NET
.sym 104344 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104346 display.second_timer_state[22]
.sym 104347 $PACKER_VCC_NET
.sym 104348 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104349 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 104351 $PACKER_VCC_NET
.sym 104352 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104356 display.second_toggle_SB_LUT4_O_I3
.sym 104357 soc.memory.rdata_0[9]
.sym 104358 soc.memory.rdata_1[9]
.sym 104359 iomem_addr[16]
.sym 104360 flash_clk_SB_LUT4_I1_I2[3]
.sym 104369 soc.memory.rdata_0[5]
.sym 104370 soc.memory.rdata_1[5]
.sym 104371 iomem_addr[16]
.sym 104372 flash_clk_SB_LUT4_I1_I2[3]
.sym 104373 soc.memory.rdata_0[7]
.sym 104374 soc.memory.rdata_1[7]
.sym 104375 iomem_addr[16]
.sym 104376 flash_clk_SB_LUT4_I1_I2[3]
.sym 104381 COLHI$SB_IO_OUT
.sym 104385 iomem_wdata[7]
.sym 104389 iomem_wdata[3]
.sym 104393 iomem_wdata[5]
.sym 104409 iomem_wdata[1]
.sym 104418 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 104423 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 104426 $PACKER_VCC_NET
.sym 104427 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 104431 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 104435 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 104438 $PACKER_VCC_NET
.sym 104440 $nextpnr_ICESTORM_LC_40$I3
.sym 104442 soc.cpu.reg_sh[2]
.sym 104443 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 104444 $nextpnr_ICESTORM_LC_40$COUT
.sym 104445 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 104446 soc.cpu.reg_sh[2]
.sym 104447 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 104448 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 104449 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 104450 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 104451 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104452 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 104456 soc.cpu.reg_sh[2]
.sym 104457 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 104458 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 104459 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 104460 soc.cpu.mem_la_wdata[5]
.sym 104465 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 104466 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 104467 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 104473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 104474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 104475 soc.cpu.cpu_state[4]
.sym 104476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 104480 soc.cpu.reg_sh[0]
.sym 104481 soc.cpu.pcpi_rs2[11]
.sym 104482 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 104483 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 104484 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 104485 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 104486 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 104487 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 104488 soc.cpu.mem_la_wdata[6]
.sym 104489 soc.cpu.mem_la_wdata[2]
.sym 104494 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 104495 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 104496 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 104497 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 104498 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 104499 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 104500 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 104506 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 104507 soc.cpu.pcpi_rs2[11]
.sym 104508 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[3]
.sym 104509 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 104510 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 104511 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104512 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 104513 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104514 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 104515 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 104516 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 104519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 104520 soc.cpu.pcpi_rs2[12]
.sym 104523 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 104524 soc.cpu.mem_la_wdata[6]
.sym 104525 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104526 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104527 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 104528 soc.cpu.pcpi_rs2[12]
.sym 104530 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 104531 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 104532 soc.cpu.cpu_state[4]
.sym 104533 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104534 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 104535 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 104536 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 104537 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 104538 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 104539 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 104540 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 104543 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 104544 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 104545 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 104546 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 104547 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 104548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 104549 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 104550 soc.cpu.alu_out_SB_LUT4_O_18_I1[1]
.sym 104551 soc.cpu.alu_out_SB_LUT4_O_18_I1[2]
.sym 104552 soc.cpu.alu_out_SB_LUT4_O_18_I1[3]
.sym 104553 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 104554 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 104555 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 104556 soc.cpu.alu_out_SB_LUT4_O_25_I1[3]
.sym 104557 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104558 soc.cpu.alu_out_SB_LUT4_O_18_I1[0]
.sym 104559 soc.cpu.alu_out_SB_LUT4_O_18_I2[2]
.sym 104560 soc.cpu.alu_out_SB_LUT4_O_18_I2[3]
.sym 104561 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104562 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 104563 soc.cpu.alu_out_SB_LUT4_O_25_I2[2]
.sym 104564 soc.cpu.alu_out_SB_LUT4_O_25_I2[3]
.sym 104565 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 104566 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 104567 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 104568 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104569 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104570 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104571 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 104572 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 104573 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 104574 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 104575 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 104576 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 104577 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 104578 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 104579 soc.cpu.instr_sub
.sym 104580 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104581 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 104582 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 104583 soc.cpu.instr_sub
.sym 104584 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104587 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 104588 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 104589 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 104590 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 104591 soc.cpu.instr_sub
.sym 104592 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104593 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 104594 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 104595 soc.cpu.instr_sub
.sym 104596 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104597 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 104598 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 104599 soc.cpu.instr_sub
.sym 104600 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104603 soc.cpu.alu_out_SB_LUT4_O_27_I2[0]
.sym 104604 soc.cpu.alu_out_SB_LUT4_O_27_I2[1]
.sym 104605 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 104606 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 104607 soc.cpu.instr_sub
.sym 104608 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104612 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 104616 soc.cpu.pcpi_rs2[11]
.sym 104620 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 104624 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 104628 soc.cpu.mem_la_wdata[2]
.sym 104632 soc.cpu.pcpi_rs2[12]
.sym 104636 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 104640 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 104642 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 104643 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 104646 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 104647 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 104648 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[0]
.sym 104650 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 104651 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 104652 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[1]
.sym 104654 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 104655 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 104656 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[2]
.sym 104658 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 104659 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[4]
.sym 104660 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[3]
.sym 104662 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 104663 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[5]
.sym 104664 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[4]
.sym 104666 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 104667 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[6]
.sym 104668 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[5]
.sym 104670 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 104671 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[7]
.sym 104672 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[6]
.sym 104674 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 104675 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[8]
.sym 104676 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[7]
.sym 104678 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 104679 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[9]
.sym 104680 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[8]
.sym 104682 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 104683 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[10]
.sym 104684 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[9]
.sym 104686 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 104687 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[11]
.sym 104688 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[10]
.sym 104690 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 104691 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[12]
.sym 104692 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[11]
.sym 104694 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 104695 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[13]
.sym 104696 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[12]
.sym 104698 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 104699 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[14]
.sym 104700 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[13]
.sym 104702 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 104703 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[15]
.sym 104704 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[14]
.sym 104706 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 104707 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[16]
.sym 104708 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[15]
.sym 104710 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 104711 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[17]
.sym 104712 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[16]
.sym 104714 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 104715 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[18]
.sym 104716 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[17]
.sym 104718 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 104719 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[19]
.sym 104720 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[18]
.sym 104722 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 104723 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[20]
.sym 104724 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[19]
.sym 104726 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 104727 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[21]
.sym 104728 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[20]
.sym 104730 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 104731 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[22]
.sym 104732 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[21]
.sym 104734 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 104735 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[23]
.sym 104736 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[22]
.sym 104738 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 104739 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[24]
.sym 104740 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[23]
.sym 104742 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 104743 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[25]
.sym 104744 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[24]
.sym 104746 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 104747 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[26]
.sym 104748 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[25]
.sym 104750 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 104751 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[27]
.sym 104752 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[26]
.sym 104754 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 104755 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[28]
.sym 104756 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[27]
.sym 104758 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 104759 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[29]
.sym 104760 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[28]
.sym 104762 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 104763 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[30]
.sym 104764 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[29]
.sym 104766 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 104767 soc.cpu.instr_bne_SB_LUT4_I2_O_SB_LUT4_O_I2[31]
.sym 104768 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[30]
.sym 104770 soc.cpu.instr_bgeu
.sym 104771 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 104772 soc.cpu.instr_bgeu_SB_LUT4_I1_I3[31]
.sym 104776 soc.cpu.pcpi_rs2[23]
.sym 104777 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 104778 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 104779 soc.cpu.instr_sub
.sym 104780 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104784 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 104788 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 104789 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 104790 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 104791 soc.cpu.instr_sub
.sym 104792 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104796 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 104800 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 104804 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 104808 soc.cpu.pcpi_rs2[26]
.sym 104812 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 104813 soc.cpu.instr_bne_SB_LUT4_I2_I3[0]
.sym 104814 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 104815 soc.cpu.instr_bne
.sym 104816 soc.cpu.instr_bne_SB_LUT4_I2_I3[3]
.sym 104817 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 104818 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 104819 soc.cpu.instr_sub
.sym 104820 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104821 soc.cpu.instr_bgeu_SB_LUT4_I1_O[0]
.sym 104822 soc.cpu.instr_bne_SB_LUT4_I2_O[1]
.sym 104823 soc.cpu.instr_bne_SB_LUT4_I2_O[2]
.sym 104824 soc.cpu.instr_bne_SB_LUT4_I2_I3[3]
.sym 104825 soc.cpu.instr_bgeu_SB_LUT4_I1_O[0]
.sym 104826 soc.cpu.instr_bge
.sym 104827 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 104828 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 104829 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 104830 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 104831 soc.cpu.instr_sub
.sym 104832 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104834 soc.cpu.irq_pending_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 104835 soc.cpu.irq_pending[1]
.sym 104836 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I2[2]
.sym 104839 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104840 soc.cpu.irq_state[1]
.sym 104846 soc.cpu.reg_sh[2]
.sym 104847 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 104848 soc.cpu.cpu_state[4]
.sym 104851 soc.cpu.irq_mask[1]
.sym 104852 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104854 soc.cpu.irq_state[1]
.sym 104855 UART_RX_SB_LUT4_I1_I0[3]
.sym 104856 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104858 soc.cpu.reg_sh[2]
.sym 104859 soc.cpu.cpu_state[4]
.sym 104860 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 104861 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 104862 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 104863 soc.cpu.irq_pending[2]
.sym 104864 UART_RX_SB_LUT4_I1_I0[3]
.sym 104865 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 104866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 104867 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104868 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 104869 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 104870 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 104871 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104872 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 104873 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 104874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 104875 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104876 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 104877 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 104878 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 104879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104880 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 104883 soc.cpu.irq_state[1]
.sym 104884 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 104885 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 104886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 104887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 104889 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 104897 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 104898 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 104899 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104900 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 104901 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 104902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 104903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104904 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 104905 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 104906 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 104907 soc.cpu.cpu_state[4]
.sym 104908 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 104909 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 104910 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 104911 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104912 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 104913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 104914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 104915 soc.cpu.cpu_state[4]
.sym 104916 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 104919 soc.cpu.irq_state[1]
.sym 104920 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 104921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 104922 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 104923 soc.cpu.cpu_state[4]
.sym 104924 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 104925 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 104926 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 104927 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104928 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 104930 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 104931 soc.cpu.cpu_state[1]
.sym 104932 UART_RX_SB_LUT4_I1_I0[3]
.sym 104933 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 104934 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 104935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 104937 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 104938 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 104939 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 104941 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 104942 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 104943 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 104945 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 104946 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 104947 soc.cpu.cpu_state[4]
.sym 104948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 104949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 104950 soc.cpu.cpu_state[4]
.sym 104951 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 104952 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 104953 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 104954 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 104955 soc.cpu.cpu_state[4]
.sym 104956 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 104957 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 104958 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 104959 soc.cpu.cpu_state[4]
.sym 104960 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 104961 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 104962 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 104963 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 104964 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 104965 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104966 soc.cpu.instr_jalr
.sym 104967 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 104968 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 104969 soc.cpu.instr_retirq
.sym 104970 UART_RX_SB_LUT4_I1_I0[3]
.sym 104971 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 104972 soc.cpu.cpu_state[2]
.sym 104973 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104974 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104975 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 104976 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 104978 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104979 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 104980 soc.cpu.cpu_state[3]
.sym 104981 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 104982 soc.cpu.cpu_state[6]
.sym 104983 soc.cpu.cpu_state[2]
.sym 104984 soc.cpu.cpu_state[4]
.sym 104985 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104986 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 104987 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 104988 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[3]
.sym 104989 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 104990 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 104991 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 104992 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 104993 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 104994 soc.cpu.irq_mask[1]
.sym 104995 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 104996 soc.cpu.cpu_state[2]
.sym 104997 soc.cpu.cpu_state[3]
.sym 104998 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104999 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_I2[2]
.sym 105000 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 105002 soc.cpu.instr_bgeu
.sym 105003 soc.cpu.instr_bge
.sym 105004 soc.cpu.instr_bne
.sym 105006 soc.cpu.cpu_state[2]
.sym 105007 soc.cpu.cpu_state[4]
.sym 105008 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105010 soc.cpu.cpu_state[3]
.sym 105011 soc.cpu.cpu_state[0]
.sym 105012 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 105013 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 105014 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 105015 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105016 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105018 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 105019 soc.cpu.cpu_state[4]
.sym 105020 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 105021 soc.cpu.irq_mask[1]
.sym 105022 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 105023 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 105024 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 105025 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 105026 UART_RX_SB_LUT4_I1_I0[3]
.sym 105027 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 105028 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 105030 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 105031 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 105032 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 105034 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105035 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105036 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 105037 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 105038 soc.cpu.cpu_state[2]
.sym 105039 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 105040 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 105041 soc.cpu.cpu_state[4]
.sym 105042 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 105043 soc.cpu.cpu_state[2]
.sym 105044 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 105045 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 105046 soc.cpu.cpu_state[1]
.sym 105047 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 105048 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 105051 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 105052 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 105053 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 105054 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[1]
.sym 105055 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 105056 soc.cpu.cpu_state[2]
.sym 105057 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105058 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[1]
.sym 105059 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105060 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 105061 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105062 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 105063 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 105064 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105065 soc.cpu.is_sll_srl_sra
.sym 105066 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105067 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105068 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105069 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105070 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 105071 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 105072 soc.cpu.latched_compr_SB_DFFE_Q_E[2]
.sym 105074 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 105075 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105076 soc.cpu.is_sll_srl_sra
.sym 105077 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105078 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 105079 soc.cpu.latched_stalu_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 105080 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 105081 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105082 UART_RX_SB_LUT4_I1_I0[3]
.sym 105083 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 105084 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 105087 soc.cpu.alu_out_SB_LUT4_O_15_I2[0]
.sym 105088 soc.cpu.alu_out_SB_LUT4_O_15_I2[1]
.sym 105091 soc.cpu.cpu_state[2]
.sym 105092 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105093 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 105094 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 105095 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 105096 UART_RX_SB_LUT4_I1_I0[3]
.sym 105099 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 105100 UART_RX_SB_LUT4_I1_I0[3]
.sym 105103 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 105104 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 105105 $PACKER_GND_NET
.sym 105110 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 105111 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 105112 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O[3]
.sym 105113 display.refresh_timer_state[0]
.sym 105114 display.refresh_timer_state[1]
.sym 105115 display.refresh_timer_state[2]
.sym 105116 display.refresh_timer_state[3]
.sym 105117 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105118 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 105119 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 105120 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 105122 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 105123 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 105124 soc.cpu.cpu_state[5]
.sym 105125 soc.cpu.instr_sw_SB_LUT4_I0_O[0]
.sym 105126 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 105127 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 105128 soc.cpu.instr_sw_SB_LUT4_I0_O[3]
.sym 105130 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 105131 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 105132 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 105133 soc.cpu.cpu_state[6]
.sym 105134 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 105135 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 105136 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 105138 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 105139 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 105140 soc.cpu.cpu_state[6]
.sym 105141 display.refresh_timer_state[12]
.sym 105142 display.refresh_timer_state[13]
.sym 105143 display.refresh_timer_state[14]
.sym 105144 display.refresh_timer_state[15]
.sym 105146 soc.cpu.resetn_SB_LUT4_I3_O
.sym 105147 reset_cnt[0]
.sym 105149 soc.cpu.cpu_state[5]
.sym 105150 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 105151 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 105152 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 105154 soc.cpu.resetn_SB_LUT4_I3_O
.sym 105155 reset_cnt[0]
.sym 105159 reset_cnt[1]
.sym 105160 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 105163 reset_cnt[2]
.sym 105164 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 105167 reset_cnt[3]
.sym 105168 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 105171 reset_cnt[4]
.sym 105172 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 105175 reset_cnt[5]
.sym 105176 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 105177 reset_cnt[2]
.sym 105178 reset_cnt[3]
.sym 105179 reset_cnt[4]
.sym 105180 reset_cnt[5]
.sym 105182 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 105183 reset_cnt[0]
.sym 105184 reset_cnt[1]
.sym 105188 display.second_timer_state_SB_LUT4_O_11_I3
.sym 105192 display.second_timer_state_SB_LUT4_O_10_I3
.sym 105194 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105195 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105196 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105200 display.second_timer_state_SB_LUT4_O_9_I3
.sym 105204 display.second_timer_state_SB_LUT4_O_13_I3
.sym 105207 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105208 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105211 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105212 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105217 display.second_timer_state[0]
.sym 105224 display.second_timer_state_SB_LUT4_O_14_I3
.sym 105225 display.second_timer_state_SB_LUT4_O_11_I3
.sym 105226 display.second_timer_state_SB_LUT4_O_10_I3
.sym 105227 display.second_timer_state_SB_LUT4_O_9_I3
.sym 105228 display.second_timer_state_SB_LUT4_O_8_I3
.sym 105229 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 105230 display.second_timer_state_SB_LUT4_O_14_I3
.sym 105231 display.second_timer_state_SB_LUT4_O_13_I3
.sym 105232 display.second_timer_state_SB_LUT4_O_12_I3
.sym 105236 display.second_timer_state_SB_LUT4_O_8_I3
.sym 105240 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 105244 display.second_timer_state_SB_LUT4_O_12_I3
.sym 105246 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 105247 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 105248 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 105249 display.second_timer_state[8]
.sym 105250 display.second_timer_state[10]
.sym 105251 display.second_timer_state[13]
.sym 105252 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 105256 display.second_timer_state_SB_LUT4_O_6_I3
.sym 105257 display.second_timer_state[14]
.sym 105258 display.second_timer_state[15]
.sym 105259 display.second_timer_state[19]
.sym 105260 display.second_timer_state[22]
.sym 105264 display.second_timer_state_SB_LUT4_O_7_I3
.sym 105265 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105266 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105267 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105268 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 105272 display.second_timer_state_SB_LUT4_O_5_I3
.sym 105274 soc.cpu.instr_blt
.sym 105275 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 105276 soc.cpu.instr_slt
.sym 105277 display.second_timer_state_SB_LUT4_O_7_I3
.sym 105278 display.second_timer_state_SB_LUT4_O_6_I3
.sym 105279 display.second_timer_state_SB_LUT4_O_5_I3
.sym 105280 display.second_timer_state_SB_LUT4_O_4_I3
.sym 105288 display.second_timer_state_SB_LUT4_O_2_I3
.sym 105292 display.second_timer_state_SB_LUT4_O_I3
.sym 105296 display.second_timer_state_SB_LUT4_O_4_I3
.sym 105300 display.second_timer_state_SB_LUT4_O_3_I3
.sym 105301 display.second_timer_state_SB_LUT4_O_3_I3
.sym 105302 display.second_timer_state_SB_LUT4_O_2_I3
.sym 105303 display.second_timer_state_SB_LUT4_O_1_I3
.sym 105304 display.second_timer_state_SB_LUT4_O_I3
.sym 105308 display.second_timer_state_SB_LUT4_O_1_I3
.sym 105311 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105312 soc.cpu.instr_slt_SB_LUT4_I1_O[1]
.sym 105313 iomem_wdata[11]
.sym 105317 iomem_wdata[12]
.sym 105321 gpio_out[9]
.sym 105322 gpio_out[13]
.sym 105323 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 105324 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 105325 gpio_out[11]
.sym 105326 gpio_out[15]
.sym 105327 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 105328 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 105333 iomem_wdata[9]
.sym 105337 iomem_wdata[15]
.sym 105341 iomem_wdata[13]
.sym 105345 iomem_wdata[14]
.sym 105349 gpio_out[3]
.sym 105350 gpio_out[7]
.sym 105351 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 105352 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 105353 gpio_out[8]
.sym 105354 gpio_out[12]
.sym 105355 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 105356 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 105361 iomem_wdata[10]
.sym 105365 iomem_wdata[8]
.sym 105369 gpio_out[10]
.sym 105370 gpio_out[14]
.sym 105371 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 105372 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 105373 gpio_out[1]
.sym 105374 gpio_out[5]
.sym 105375 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 105376 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 105377 gpio_out[0]
.sym 105378 gpio_out[4]
.sym 105379 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 105380 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 105381 iomem_wdata[4]
.sym 105385 iomem_wdata[6]
.sym 105389 iomem_wdata[0]
.sym 105400 soc.cpu.reg_sh[1]
.sym 105401 iomem_wdata[2]
.sym 105405 gpio_out[2]
.sym 105406 gpio_out[6]
.sym 105407 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 105408 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 105409 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 105410 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 105411 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 105412 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 105413 soc.cpu.pcpi_rs2[12]
.sym 105414 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 105415 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 105416 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 105421 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 105422 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 105423 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 105424 soc.cpu.mem_la_wdata[1]
.sym 105425 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 105430 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 105431 soc.cpu.pcpi_rs2[12]
.sym 105432 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[3]
.sym 105434 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 105435 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 105436 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[3]
.sym 105437 soc.cpu.mem_la_wdata[1]
.sym 105441 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105442 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105443 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 105444 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 105446 soc.cpu.reg_sh[0]
.sym 105447 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 105448 soc.cpu.cpu_state[4]
.sym 105451 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105452 soc.cpu.cpu_state[4]
.sym 105453 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105454 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 105455 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 105456 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[3]
.sym 105457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 105458 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105459 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105460 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105461 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105462 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 105463 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 105464 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 105465 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 105466 soc.cpu.reg_sh[1]
.sym 105467 soc.cpu.cpu_state[4]
.sym 105468 soc.cpu.reg_sh[0]
.sym 105469 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105470 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105471 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 105472 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 105473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 105474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 105475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105476 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105477 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 105478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 105479 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105480 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105483 UART_RX_SB_LUT4_I1_I0[3]
.sym 105484 soc.cpu.cpu_state[2]
.sym 105486 soc.cpu.cpuregs_raddr2[3]
.sym 105487 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 105488 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105489 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 105490 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 105491 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105492 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 105493 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 105494 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 105495 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 105496 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 105499 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 105500 soc.cpu.mem_la_wdata[5]
.sym 105501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 105502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 105503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105504 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105505 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 105506 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 105507 soc.cpu.cpu_state[4]
.sym 105508 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 105509 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 105510 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 105511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105512 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 105514 soc.cpu.cpuregs_raddr2[2]
.sym 105515 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 105516 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 105518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 105519 soc.cpu.cpu_state[4]
.sym 105520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 105521 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 105522 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 105523 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 105524 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 105525 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[0]
.sym 105526 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[1]
.sym 105527 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[2]
.sym 105528 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[3]
.sym 105529 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105530 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 105531 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105532 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 105533 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 105534 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 105535 soc.cpu.cpu_state[4]
.sym 105536 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 105537 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 105538 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 105539 soc.cpu.instr_sub
.sym 105540 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105541 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 105542 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 105543 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 105544 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 105545 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 105546 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 105547 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 105548 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 105550 soc.cpu.decoded_imm[3]
.sym 105551 soc.cpu.reg_op2_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 105552 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105554 soc.cpu.decoded_imm[2]
.sym 105555 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 105556 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105557 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105558 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 105559 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105560 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 105561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 105562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 105563 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105564 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105565 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105566 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 105567 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105568 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 105569 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 105570 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 105571 soc.cpu.cpu_state[4]
.sym 105572 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 105573 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 105574 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 105575 soc.cpu.instr_sub
.sym 105576 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105578 soc.cpu.cpuregs_raddr2[4]
.sym 105579 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 105580 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105581 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 105582 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105583 soc.cpu.instr_sub
.sym 105584 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105585 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 105586 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 105587 soc.cpu.instr_sub
.sym 105588 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105589 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 105590 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 105591 soc.cpu.cpu_state[4]
.sym 105592 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 105593 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105594 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 105595 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105596 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 105597 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 105598 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 105602 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 105603 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 105606 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 105607 soc.cpu.mem_la_wdata[1]
.sym 105608 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 105610 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 105611 soc.cpu.mem_la_wdata[2]
.sym 105612 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 105614 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 105615 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[2]
.sym 105616 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 105618 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 105619 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 105620 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 105622 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 105623 soc.cpu.mem_la_wdata[5]
.sym 105624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 105626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 105627 soc.cpu.mem_la_wdata[6]
.sym 105628 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 105630 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 105631 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 105632 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 105634 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 105635 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 105636 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 105638 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 105639 soc.cpu.alu_out_SB_LUT4_O_20_I1[2]
.sym 105640 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 105642 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105643 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 105644 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 105646 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 105647 soc.cpu.pcpi_rs2[11]
.sym 105648 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 105650 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 105651 soc.cpu.pcpi_rs2[12]
.sym 105652 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 105654 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 105655 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 105656 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 105658 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 105659 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 105660 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 105662 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 105663 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 105664 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 105666 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 105667 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 105668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 105670 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105671 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 105672 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 105674 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 105675 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 105676 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 105678 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105679 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 105680 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 105682 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 105683 soc.cpu.pcpi_rs2[20]
.sym 105684 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 105686 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105687 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 105688 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 105690 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 105691 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 105692 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 105694 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 105695 soc.cpu.pcpi_rs2[23]
.sym 105696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 105698 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105699 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 105700 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 105702 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 105703 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 105704 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 105706 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 105707 soc.cpu.pcpi_rs2[26]
.sym 105708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 105710 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 105711 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 105712 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 105714 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 105715 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 105716 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 105718 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105719 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 105720 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 105722 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 105723 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105724 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 105726 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105727 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 105728 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 105729 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 105730 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 105731 soc.cpu.instr_sub
.sym 105732 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105733 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 105734 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 105735 soc.cpu.instr_sub
.sym 105736 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105738 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105739 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 105740 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 105742 soc.cpu.alu_out_SB_LUT4_O_4_I1[0]
.sym 105743 soc.cpu.alu_out_SB_LUT4_O_4_I1[1]
.sym 105744 soc.cpu.alu_out_SB_LUT4_O_4_I1[2]
.sym 105745 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 105746 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 105747 soc.cpu.instr_sub
.sym 105748 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105749 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105750 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 105751 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 105752 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 105753 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 105754 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 105755 soc.cpu.instr_sub
.sym 105756 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105757 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105758 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 105760 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 105763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 105764 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 105765 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105766 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105767 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105768 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 105770 soc.cpu.decoded_imm[1]
.sym 105771 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 105772 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105773 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105774 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105775 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 105776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 105777 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105778 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105779 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 105780 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 105782 soc.cpu.decoded_imm[8]
.sym 105783 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 105784 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105785 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105786 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105787 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105788 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 105789 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105790 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 105792 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 105796 UART_RX_SB_LUT4_I1_I0[3]
.sym 105798 soc.cpu.cpuregs_raddr2[1]
.sym 105799 soc.cpu.reg_op2_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 105800 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 105802 soc.cpu.decoded_imm[4]
.sym 105803 soc.cpu.reg_op2_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 105804 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105806 soc.cpu.decoded_imm[11]
.sym 105807 soc.cpu.reg_op2_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 105808 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105809 soc.cpu.cpu_state[6]
.sym 105810 soc.cpu.cpu_state[2]
.sym 105811 soc.cpu.cpu_state[3]
.sym 105812 soc.cpu.cpu_state[4]
.sym 105814 soc.cpu.decoded_imm[9]
.sym 105815 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 105816 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105817 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]
.sym 105818 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]
.sym 105819 soc.cpu.cpu_state[4]
.sym 105820 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105822 soc.cpu.decoded_imm[12]
.sym 105823 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 105824 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105825 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 105827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105828 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 105829 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 105830 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 105831 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105832 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 105833 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 105834 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 105835 soc.cpu.cpu_state[4]
.sym 105836 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105837 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 105838 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 105839 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105840 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105842 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 105843 soc.cpu.irq_pending[2]
.sym 105844 soc.cpu.irq_state[1]
.sym 105845 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 105846 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 105847 soc.cpu.cpu_state[4]
.sym 105848 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 105849 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 105850 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 105851 soc.cpu.cpu_state[4]
.sym 105852 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 105853 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 105854 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 105855 soc.cpu.cpu_state[4]
.sym 105856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 105857 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]
.sym 105858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]
.sym 105859 soc.cpu.cpu_state[4]
.sym 105860 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105861 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]
.sym 105862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]
.sym 105863 soc.cpu.cpu_state[4]
.sym 105864 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105865 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 105866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 105867 soc.cpu.cpu_state[4]
.sym 105868 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105869 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 105870 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 105871 soc.cpu.cpu_state[6]
.sym 105872 soc.cpu.mem_do_rdata_SB_LUT4_I0_I3[3]
.sym 105873 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 105874 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105875 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 105878 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 105879 soc.cpu.cpu_state[4]
.sym 105880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 105881 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[0]
.sym 105882 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_I0[1]
.sym 105883 soc.cpu.cpu_state[4]
.sym 105884 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105885 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 105886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 105887 soc.cpu.cpu_state[4]
.sym 105888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 105890 soc.cpu.decoded_imm[18]
.sym 105891 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 105892 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105894 soc.cpu.decoded_imm[26]
.sym 105895 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 105896 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105898 soc.cpu.decoded_imm[27]
.sym 105899 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 105900 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105901 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 105902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 105903 soc.cpu.cpu_state[4]
.sym 105904 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105906 soc.cpu.decoded_imm[23]
.sym 105907 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 105908 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105910 soc.cpu.decoded_imm[21]
.sym 105911 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 105912 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 105914 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 105915 soc.cpu.cpu_state[4]
.sym 105916 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105917 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 105918 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 105919 soc.cpu.cpu_state[4]
.sym 105920 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105921 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105922 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 105923 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 105924 soc.cpu.cpu_state[4]
.sym 105925 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105926 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105927 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105928 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105929 soc.cpu.pcpi_rs2[20]
.sym 105930 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 105931 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 105932 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 105933 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105934 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 105935 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 105936 soc.cpu.cpu_state[4]
.sym 105937 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105938 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105939 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 105940 soc.cpu.instr_sra_SB_LUT4_I0_O[3]
.sym 105941 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 105942 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 105943 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 105944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[3]
.sym 105946 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 105947 soc.cpu.irq_delay
.sym 105948 soc.cpu.decoder_trigger
.sym 105949 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 105950 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 105951 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105952 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105953 soc.cpu.cpu_state[3]
.sym 105954 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 105955 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 105956 soc.cpu.cpu_state[2]
.sym 105958 soc.cpu.decoded_imm[28]
.sym 105959 soc.cpu.reg_op2_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 105960 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105961 soc.cpu.instr_sra
.sym 105962 soc.cpu.instr_srai
.sym 105963 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105964 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105965 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 105966 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 105967 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 105968 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 105970 soc.cpu.decoded_imm[19]
.sym 105971 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 105972 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105975 soc.cpu.decoder_trigger
.sym 105976 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 105978 soc.cpu.decoded_imm[16]
.sym 105979 soc.cpu.reg_op2_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 105980 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 105981 soc.cpu.instr_sra
.sym 105982 soc.cpu.instr_srai
.sym 105983 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 105984 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 105985 soc.cpu.instr_sll_SB_LUT4_I0_O[0]
.sym 105986 soc.cpu.instr_sll_SB_LUT4_I0_O[1]
.sym 105987 soc.cpu.instr_sll_SB_LUT4_I0_O[2]
.sym 105988 UART_RX_SB_LUT4_I1_I0[3]
.sym 105989 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 105990 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 105991 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 105992 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 105993 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 105999 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 106000 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 106003 soc.cpu.mem_do_rinst
.sym 106004 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 106005 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 106006 soc.cpu.do_waitirq_SB_LUT4_I1_O[1]
.sym 106007 soc.cpu.decoder_trigger
.sym 106008 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 106010 soc.cpu.do_waitirq
.sym 106011 soc.cpu.decoder_trigger
.sym 106012 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 106013 soc.cpu.do_waitirq
.sym 106014 soc.cpu.decoder_trigger
.sym 106015 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 106016 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 106018 soc.cpu.cpuregs_raddr2[2]
.sym 106019 soc.cpu.cpuregs_raddr2[3]
.sym 106020 soc.cpu.cpuregs_raddr2[4]
.sym 106021 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 106022 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 106023 soc.cpu.cpu_state[5]
.sym 106024 soc.cpu.instr_sll_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 106025 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106026 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106027 soc.cpu.is_sll_srl_sra
.sym 106028 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106031 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 106032 UART_RX_SB_LUT4_I1_I0[3]
.sym 106035 soc.cpu.instr_jalr
.sym 106036 soc.cpu.instr_retirq
.sym 106039 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 106040 soc.cpu.decoder_trigger
.sym 106041 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 106042 soc.cpu.latched_compr_SB_DFFE_Q_E[1]
.sym 106043 soc.cpu.latched_compr_SB_DFFE_Q_E[2]
.sym 106044 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 106047 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 106048 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 106051 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106052 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[0]
.sym 106054 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 106055 soc.cpu.cpu_state[0]
.sym 106056 UART_RX_SB_LUT4_I1_I0[3]
.sym 106059 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 106060 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 106063 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 106064 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 106067 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_O[0]
.sym 106068 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106070 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 106071 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[1]
.sym 106072 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 106076 soc.cpu.cpu_state[2]
.sym 106079 soc.cpu.cpu_state[1]
.sym 106080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 106081 $PACKER_GND_NET
.sym 106087 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 106088 soc.cpu.instr_sh_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 106089 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 106090 soc.cpu.instr_bge_SB_LUT4_I2_O[3]
.sym 106091 soc.cpu.cpu_state[5]
.sym 106092 UART_RX_SB_LUT4_I1_I0[3]
.sym 106093 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 106094 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106095 UART_RX_SB_LUT4_I1_I0[3]
.sym 106096 soc.cpu.cpu_state[6]
.sym 106097 soc.cpu.instr_lw_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 106098 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 106099 soc.cpu.cpu_state[6]
.sym 106100 soc.cpu.cpu_state[5]
.sym 106101 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 106102 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 106103 soc.cpu.cpu_state[1]
.sym 106104 soc.cpu.cpu_state[6]
.sym 106105 soc.cpu.instr_sw
.sym 106106 soc.cpu.instr_sh_SB_LUT4_I1_I0[0]
.sym 106107 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 106108 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 106109 soc.cpu.instr_sll
.sym 106110 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 106111 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3[2]
.sym 106112 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106113 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 106114 soc.cpu.instr_bge_SB_LUT4_I2_O[1]
.sym 106115 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 106116 soc.cpu.instr_bge_SB_LUT4_I2_O[3]
.sym 106118 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 106119 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 106120 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 106121 soc.cpu.instr_sh_SB_LUT4_I1_I0[0]
.sym 106122 soc.cpu.instr_sb
.sym 106123 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 106124 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 106127 soc.cpu.cpu_state[6]
.sym 106128 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 106130 soc.cpu.instr_bltu_SB_LUT4_I0_O[0]
.sym 106131 soc.cpu.instr_bltu_SB_LUT4_I0_O[1]
.sym 106132 soc.cpu.instr_bltu_SB_LUT4_I0_O[2]
.sym 106135 soc.cpu.cpu_state[6]
.sym 106136 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 106137 soc.cpu.instr_sh_SB_LUT4_I1_I0[0]
.sym 106138 soc.cpu.instr_sh
.sym 106139 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 106140 soc.cpu.instr_sh_SB_LUT4_I1_I0[3]
.sym 106142 soc.cpu.instr_sh
.sym 106143 soc.cpu.instr_sb
.sym 106144 soc.cpu.instr_sw
.sym 106145 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 106146 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 106147 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106148 soc.cpu.is_alu_reg_imm
.sym 106149 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 106150 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 106151 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 106152 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106155 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106156 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106159 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106160 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106163 soc.cpu.instr_lbu
.sym 106164 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 106167 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106168 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106169 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106170 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 106171 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 106172 soc.cpu.is_alu_reg_imm
.sym 106173 soc.cpu.instr_sll
.sym 106174 soc.cpu.instr_sub
.sym 106175 soc.cpu.instr_add
.sym 106176 soc.cpu.instr_srai
.sym 106179 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 106180 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106181 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106182 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 106183 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 106184 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 106187 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106188 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106191 soc.cpu.instr_lhu
.sym 106192 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 106193 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 106194 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 106195 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 106196 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 106197 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106198 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 106199 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 106200 soc.cpu.is_alu_reg_reg
.sym 106201 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 106202 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 106203 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 106204 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 106207 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 106208 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106209 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 106210 soc.cpu.instr_blt
.sym 106211 soc.cpu.instr_slt
.sym 106212 soc.cpu.instr_sltu
.sym 106213 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 106214 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 106215 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 106216 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106219 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106220 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106222 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 106223 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 106224 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 106225 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 106226 soc.cpu.instr_blt_SB_LUT4_I1_1_O[1]
.sym 106227 soc.cpu.instr_and
.sym 106228 soc.cpu.instr_blt_SB_LUT4_I1_1_O[3]
.sym 106231 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106232 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106233 soc.cpu.instr_xori
.sym 106234 soc.cpu.instr_addi
.sym 106235 soc.cpu.instr_lhu
.sym 106236 soc.cpu.instr_lbu
.sym 106237 soc.cpu.instr_blt_SB_LUT4_I1_1_O[0]
.sym 106238 soc.cpu.instr_slt
.sym 106239 soc.cpu.instr_blt_SB_LUT4_I1_1_O[1]
.sym 106240 soc.cpu.instr_sltu
.sym 106241 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 106242 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 106243 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 106244 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 106269 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 106270 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 106271 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106272 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 106305 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 106306 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 106307 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106308 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 106309 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 106310 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 106311 soc.cpu.cpu_state[4]
.sym 106312 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 106317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 106318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 106319 soc.cpu.cpu_state[4]
.sym 106320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 106321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 106322 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 106323 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106324 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 106326 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 106327 soc.cpu.cpu_state[4]
.sym 106328 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 106329 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 106330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 106331 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 106333 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 106334 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 106335 soc.cpu.cpu_state[4]
.sym 106336 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 106337 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 106338 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 106339 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106340 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 106342 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 106343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106344 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 106345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 106346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 106347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 106349 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 106350 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 106351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106352 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106353 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 106355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106356 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 106361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 106362 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 106363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106364 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106366 soc.cpu.decoded_imm[0]
.sym 106367 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 106368 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106370 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106371 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 106372 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 106373 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106374 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106375 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 106376 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 106381 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106382 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106383 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 106384 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 106385 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]
.sym 106386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]
.sym 106387 soc.cpu.cpu_state[4]
.sym 106388 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106389 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 106394 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106395 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[1]
.sym 106396 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 106397 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 106398 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106399 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106400 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 106402 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106403 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 106404 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 106405 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 106406 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106407 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106408 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 106410 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106411 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 106412 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 106413 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106414 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106415 soc.cpu.pcpi_rs2[26]
.sym 106416 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 106417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[0]
.sym 106418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_I0[1]
.sym 106419 soc.cpu.cpu_state[4]
.sym 106420 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106421 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 106422 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106423 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106424 soc.cpu.mem_la_wdata[2]
.sym 106425 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106426 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106427 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 106428 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 106429 soc.cpu.mem_la_wdata[6]
.sym 106433 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106434 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106435 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106436 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 106437 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 106438 soc.cpu.reg_pc[8]
.sym 106439 soc.cpu.cpuregs_rs1[8]
.sym 106440 soc.cpu.is_lui_auipc_jal
.sym 106441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]
.sym 106442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]
.sym 106443 soc.cpu.cpu_state[4]
.sym 106444 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106445 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[2]
.sym 106446 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 106447 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106448 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106449 soc.cpu.cpu_state[4]
.sym 106450 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]
.sym 106451 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]
.sym 106452 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106453 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106454 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106455 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 106456 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 106458 soc.cpu.cpuregs_raddr2[0]
.sym 106459 soc.cpu.reg_op2_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 106460 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 106461 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]
.sym 106462 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]
.sym 106463 soc.cpu.cpu_state[4]
.sym 106464 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106465 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 106466 soc.cpu.mem_la_wdata[5]
.sym 106467 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106468 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 106472 soc.cpu.mem_la_wdata[2]
.sym 106473 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106474 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 106476 soc.cpu.mem_la_wdata[2]
.sym 106477 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 106478 soc.cpu.mem_la_wdata[2]
.sym 106479 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106480 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 106482 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[1]
.sym 106483 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 106484 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 106485 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 106486 soc.cpu.mem_la_wdata[6]
.sym 106487 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106488 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106489 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 106490 soc.cpu.mem_la_wdata[1]
.sym 106491 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 106492 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106493 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106494 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 106496 soc.cpu.pcpi_rs2[11]
.sym 106497 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106498 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 106499 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 106500 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 106501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]
.sym 106502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]
.sym 106503 soc.cpu.cpu_state[4]
.sym 106504 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106506 soc.cpu.timer[1]
.sym 106507 $PACKER_VCC_NET
.sym 106508 soc.cpu.timer[0]
.sym 106511 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 106512 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 106515 soc.cpu.alu_out_SB_LUT4_O_23_I2[0]
.sym 106516 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 106519 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 106520 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 106521 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106522 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 106523 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 106524 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 106527 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 106528 soc.cpu.pcpi_rs2[11]
.sym 106529 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106530 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 106531 soc.cpu.cpuregs_rs1[11]
.sym 106532 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106533 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 106534 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 106535 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 106536 soc.cpu.timer[0]
.sym 106537 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106538 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 106539 soc.cpu.cpuregs_rs1[8]
.sym 106540 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106541 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106542 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 106543 soc.cpu.cpuregs_rs1[1]
.sym 106544 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106545 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106546 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 106547 soc.cpu.cpuregs_rs1[3]
.sym 106548 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106549 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106550 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 106551 soc.cpu.cpuregs_rs1[10]
.sym 106552 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106553 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 106554 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 106555 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 106556 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[11]
.sym 106557 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 106558 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 106559 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 106560 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 106561 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 106562 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 106563 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 106564 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 106565 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 106566 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 106567 soc.cpu.instr_sub
.sym 106568 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 106569 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106570 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 106571 soc.cpu.cpuregs_rs1[12]
.sym 106572 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106573 soc.cpu.timer[12]
.sym 106574 soc.cpu.timer[13]
.sym 106575 soc.cpu.timer[14]
.sym 106576 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 106577 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106578 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 106579 soc.cpu.cpuregs_rs1[13]
.sym 106580 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106581 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106582 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 106583 soc.cpu.cpuregs_rs1[9]
.sym 106584 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106585 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 106586 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 106587 soc.cpu.cpuregs_rs1[15]
.sym 106588 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 106589 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 106590 soc.cpu.reg_pc[12]
.sym 106591 soc.cpu.cpuregs_rs1[12]
.sym 106592 soc.cpu.is_lui_auipc_jal
.sym 106593 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]
.sym 106594 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]
.sym 106595 soc.cpu.cpu_state[4]
.sym 106596 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106597 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 106598 soc.cpu.reg_pc[9]
.sym 106599 soc.cpu.cpuregs_rs1[9]
.sym 106600 soc.cpu.is_lui_auipc_jal
.sym 106601 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106602 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 106603 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 106604 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 106605 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 106606 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 106607 soc.cpu.instr_sub
.sym 106608 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 106609 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106610 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106611 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 106612 soc.cpu.mem_la_wdata[1]
.sym 106613 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106614 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106615 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 106616 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 106617 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106618 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 106619 soc.cpu.alu_out_SB_LUT4_O_30_I2[2]
.sym 106620 soc.cpu.alu_out_SB_LUT4_O_30_I2[3]
.sym 106621 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 106622 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 106623 soc.cpu.instr_sub
.sym 106624 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 106625 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 106626 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 106627 soc.cpu.instr_sub
.sym 106628 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 106629 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 106630 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 106631 soc.cpu.instr_sub
.sym 106632 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 106633 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106634 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 106635 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 106636 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 106640 soc.cpu.pcpi_rs2[20]
.sym 106641 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 106642 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 106643 soc.cpu.instr_sub
.sym 106644 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 106645 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 106646 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 106647 soc.cpu.instr_sub
.sym 106648 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 106649 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106650 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106651 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 106652 soc.cpu.pcpi_rs2[20]
.sym 106655 soc.cpu.alu_out_SB_LUT4_O_9_I2[0]
.sym 106656 soc.cpu.alu_out_SB_LUT4_O_9_I2[1]
.sym 106657 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106658 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 106659 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 106660 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 106661 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106662 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106663 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 106664 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[2]
.sym 106667 soc.cpu.alu_out_SB_LUT4_O_13_I2[0]
.sym 106668 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 106669 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 106670 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 106671 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106672 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 106673 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 106674 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 106675 soc.cpu.alu_out_SB_LUT4_O_17_I1[2]
.sym 106676 soc.cpu.alu_out_SB_LUT4_O_17_I1[3]
.sym 106679 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 106680 soc.cpu.pcpi_rs2[20]
.sym 106681 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 106682 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 106683 soc.cpu.instr_sub
.sym 106684 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 106685 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 106686 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 106687 soc.cpu.instr_sub
.sym 106688 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 106689 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 106690 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 106691 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 106692 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 106693 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106694 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 106696 soc.cpu.pcpi_rs2[23]
.sym 106699 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 106700 soc.cpu.pcpi_rs2[23]
.sym 106703 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 106704 soc.cpu.pcpi_rs2[26]
.sym 106705 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106706 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106707 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 106708 soc.cpu.pcpi_rs2[26]
.sym 106711 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 106712 soc.cpu.mem_la_wdata[1]
.sym 106713 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106714 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 106715 soc.cpu.alu_out_SB_LUT4_O_5_I2[2]
.sym 106716 soc.cpu.alu_out_SB_LUT4_O_5_I2[3]
.sym 106717 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106718 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 106719 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 106720 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 106723 soc.cpu.alu_out_SB_LUT4_O_I2[0]
.sym 106724 soc.cpu.alu_out_SB_LUT4_O_I2[1]
.sym 106725 soc.cpu.cpuregs_wrdata[3]
.sym 106729 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]
.sym 106730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]
.sym 106731 soc.cpu.cpu_state[4]
.sym 106732 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106733 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 106734 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 106735 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 106736 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 106737 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 106738 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 106739 soc.cpu.cpu_state[4]
.sym 106740 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106743 soc.cpu.alu_out_SB_LUT4_O_2_I2[0]
.sym 106744 soc.cpu.alu_out_SB_LUT4_O_2_I2[1]
.sym 106745 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 106746 soc.cpu.reg_pc[13]
.sym 106747 soc.cpu.cpuregs_rs1[13]
.sym 106748 soc.cpu.is_lui_auipc_jal
.sym 106749 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 106750 soc.cpu.reg_pc[15]
.sym 106751 soc.cpu.cpuregs_rs1[15]
.sym 106752 soc.cpu.is_lui_auipc_jal
.sym 106754 soc.cpu.decoded_imm[0]
.sym 106755 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 106758 soc.cpu.decoded_imm[1]
.sym 106759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 106760 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106762 soc.cpu.decoded_imm[2]
.sym 106763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 106764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106766 soc.cpu.decoded_imm[3]
.sym 106767 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 106768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106770 soc.cpu.decoded_imm[4]
.sym 106771 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 106772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106774 soc.cpu.decoded_imm[5]
.sym 106775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 106776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 106778 soc.cpu.decoded_imm[6]
.sym 106779 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 106780 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 106782 soc.cpu.decoded_imm[7]
.sym 106783 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 106784 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 106786 soc.cpu.decoded_imm[8]
.sym 106787 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 106788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 106790 soc.cpu.decoded_imm[9]
.sym 106791 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 106792 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 106794 soc.cpu.decoded_imm[10]
.sym 106795 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 106798 soc.cpu.decoded_imm[11]
.sym 106799 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 106800 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 106802 soc.cpu.decoded_imm[12]
.sym 106803 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 106804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 106806 soc.cpu.decoded_imm[13]
.sym 106807 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 106808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 106810 soc.cpu.decoded_imm[14]
.sym 106811 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 106812 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 106814 soc.cpu.decoded_imm[15]
.sym 106815 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 106816 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 106818 soc.cpu.decoded_imm[16]
.sym 106819 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 106820 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 106822 soc.cpu.decoded_imm[17]
.sym 106823 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106824 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 106826 soc.cpu.decoded_imm[18]
.sym 106827 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 106828 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 106830 soc.cpu.decoded_imm[19]
.sym 106831 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106832 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 106834 soc.cpu.decoded_imm[20]
.sym 106835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 106836 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 106838 soc.cpu.decoded_imm[21]
.sym 106839 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 106840 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 106842 soc.cpu.decoded_imm[22]
.sym 106843 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 106844 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 106846 soc.cpu.decoded_imm[23]
.sym 106847 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 106848 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 106850 soc.cpu.decoded_imm[24]
.sym 106851 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 106852 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 106854 soc.cpu.decoded_imm[25]
.sym 106855 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 106856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 106858 soc.cpu.decoded_imm[26]
.sym 106859 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 106860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 106862 soc.cpu.decoded_imm[27]
.sym 106863 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 106864 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 106866 soc.cpu.decoded_imm[28]
.sym 106867 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 106868 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 106870 soc.cpu.decoded_imm[29]
.sym 106871 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 106872 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 106874 soc.cpu.decoded_imm[30]
.sym 106875 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106876 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 106878 soc.cpu.decoded_imm[31]
.sym 106879 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 106881 soc.cpu.compressed_instr
.sym 106885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 106886 soc.cpu.reg_pc[23]
.sym 106887 soc.cpu.cpuregs_rs1[23]
.sym 106888 soc.cpu.is_lui_auipc_jal
.sym 106889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 106890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 106891 soc.cpu.cpu_state[4]
.sym 106892 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106893 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[0]
.sym 106894 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I0[1]
.sym 106895 soc.cpu.cpu_state[4]
.sym 106896 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106897 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 106898 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 106899 soc.cpu.cpu_state[4]
.sym 106900 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106901 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 106903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 106904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[3]
.sym 106906 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 106907 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 106908 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 106909 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106910 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 106911 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106912 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106913 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 106914 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 106915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106916 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 106917 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106918 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 106919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106920 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 106921 soc.cpu.cpu_state[4]
.sym 106922 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106923 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 106924 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 106925 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106926 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106927 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 106928 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 106929 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 106930 soc.cpu.reg_pc[28]
.sym 106931 soc.cpu.cpuregs_rs1[28]
.sym 106932 soc.cpu.is_lui_auipc_jal
.sym 106933 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106934 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106935 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106936 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 106939 soc.cpu.alu_out_SB_LUT4_O_1_I2[0]
.sym 106940 soc.cpu.alu_out_SB_LUT4_O_1_I2[1]
.sym 106941 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 106942 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 106943 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 106944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 106946 soc.cpu.decoded_imm[25]
.sym 106947 soc.cpu.reg_op2_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 106948 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106950 soc.cpu.decoded_imm[17]
.sym 106951 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 106952 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106954 soc.cpu.decoded_imm[24]
.sym 106955 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 106956 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106958 soc.cpu.decoded_imm[31]
.sym 106959 soc.cpu.reg_op2_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106960 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106962 soc.cpu.decoded_imm[29]
.sym 106963 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 106964 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106966 soc.cpu.decoded_imm[22]
.sym 106967 soc.cpu.reg_op2_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 106968 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106970 soc.cpu.decoded_imm[20]
.sym 106971 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 106972 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106975 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 106976 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 106977 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 106978 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 106979 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 106980 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 106981 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 106982 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 106983 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 106984 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 106986 soc.cpu.cpuregs_raddr2[0]
.sym 106987 soc.cpu.cpuregs_raddr2[1]
.sym 106988 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_O_I3[2]
.sym 106989 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 106990 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 106991 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 106992 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 106993 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 106994 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 106995 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 106996 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 106997 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 106998 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 106999 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107000 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107001 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 107002 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 107003 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107004 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107006 soc.cpu.decoded_imm[30]
.sym 107007 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 107008 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107009 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 107010 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 107011 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107012 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107013 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107017 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 107018 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 107019 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107020 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107021 soc.cpu.cpu_state[1]
.sym 107022 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107023 soc.cpu.instr_retirq
.sym 107024 soc.cpu.cpu_state[2]
.sym 107027 soc.cpu.do_waitirq_SB_LUT4_I0_O[3]
.sym 107028 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 107031 soc.cpu.decoder_pseudo_trigger
.sym 107032 soc.cpu.decoder_trigger
.sym 107035 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 107036 UART_RX_SB_LUT4_I1_I0[3]
.sym 107037 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 107038 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 107039 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107040 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107041 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107042 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 107043 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 107044 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107047 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107048 soc.cpu.is_alu_reg_imm
.sym 107049 soc.cpu.cpu_state[6]
.sym 107050 soc.cpu.cpu_state[1]
.sym 107051 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 107052 UART_RX_SB_LUT4_I1_I0[3]
.sym 107053 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 107054 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107055 UART_RX_SB_LUT4_I1_I0[3]
.sym 107056 soc.cpu.cpu_state[5]
.sym 107059 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107060 soc.cpu.is_alu_reg_reg
.sym 107063 soc.cpu.cpu_state[6]
.sym 107064 soc.cpu.cpu_state[5]
.sym 107066 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 107067 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 107068 soc.cpu.cpu_state[6]
.sym 107070 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 107071 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107072 UART_RX_SB_LUT4_I1_I0[3]
.sym 107073 soc.cpu.cpuregs_wrdata[24]
.sym 107077 soc.cpu.cpuregs_wrdata[31]
.sym 107081 soc.cpu.cpuregs_wrdata[18]
.sym 107085 soc.cpu.cpuregs_wrdata[30]
.sym 107093 soc.cpu.cpuregs_wrdata[29]
.sym 107098 soc.cpu.instr_sb_SB_LUT4_I1_O[0]
.sym 107099 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 107100 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 107101 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 107105 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 107106 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107107 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 107108 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 107111 soc.cpu.is_lui_auipc_jal
.sym 107112 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107114 soc.cpu.instr_bltu
.sym 107115 soc.cpu.instr_blt_SB_LUT4_I1_1_O[1]
.sym 107116 soc.cpu.instr_sltu
.sym 107119 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 107120 UART_RX_SB_LUT4_I1_I0[3]
.sym 107123 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107124 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 107127 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 107128 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 107131 UART_RX_SB_LUT4_I1_I0[3]
.sym 107132 soc.cpu.cpu_state[1]
.sym 107133 soc.cpu.instr_bltu
.sym 107134 soc.cpu.instr_jalr
.sym 107135 soc.cpu.instr_or_SB_LUT4_I0_O[2]
.sym 107136 soc.cpu.instr_or_SB_LUT4_I0_O[3]
.sym 107137 soc.cpu.instr_srli
.sym 107138 soc.cpu.instr_sll_SB_LUT4_I0_I2[1]
.sym 107139 soc.cpu.instr_andi
.sym 107140 soc.cpu.instr_ori
.sym 107142 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 107143 soc.cpu.is_alu_reg_imm
.sym 107144 soc.cpu.instr_jalr
.sym 107145 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 107146 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 107147 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107148 soc.cpu.is_alu_reg_imm
.sym 107149 soc.cpu.instr_sra
.sym 107150 soc.cpu.instr_srl
.sym 107151 soc.cpu.instr_srai
.sym 107152 soc.cpu.instr_srli
.sym 107153 soc.cpu.instr_or
.sym 107154 soc.cpu.instr_sra
.sym 107155 soc.cpu.instr_srl
.sym 107156 soc.cpu.instr_xor
.sym 107159 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 107160 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107163 soc.cpu.instr_xor
.sym 107164 soc.cpu.instr_xori
.sym 107167 soc.cpu.instr_and
.sym 107168 soc.cpu.instr_andi
.sym 107171 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107172 soc.cpu.is_alu_reg_imm
.sym 107173 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107174 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 107175 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 107176 soc.cpu.is_alu_reg_imm
.sym 107177 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 107178 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107179 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 107180 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 107185 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 107186 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 107187 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107188 soc.cpu.is_alu_reg_imm
.sym 107189 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107190 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 107191 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 107192 soc.cpu.is_alu_reg_imm
.sym 107193 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107194 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 107195 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 107196 soc.cpu.is_alu_reg_imm
.sym 107199 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 107200 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107221 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 107222 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 107223 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 107224 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 107237 SEG_SB_LUT4_O_I0[1]
.sym 107238 SEG_SB_LUT4_O_I0[2]
.sym 107239 SEG_SB_LUT4_O_I0[3]
.sym 107240 SEG_SB_LUT4_O_I0[0]
.sym 107241 SEG_SB_LUT4_O_I0[0]
.sym 107242 SEG_SB_LUT4_O_I0[1]
.sym 107243 SEG_SB_LUT4_O_I0[2]
.sym 107244 SEG_SB_LUT4_O_I0[3]
.sym 107249 SEG_SB_LUT4_O_I0[0]
.sym 107250 SEG_SB_LUT4_O_I0[3]
.sym 107251 SEG_SB_LUT4_O_I0[2]
.sym 107252 SEG_SB_LUT4_O_I0[1]
.sym 107261 SEG_SB_LUT4_O_I0[0]
.sym 107262 SEG_SB_LUT4_O_I0[1]
.sym 107263 SEG_SB_LUT4_O_I0[2]
.sym 107264 SEG_SB_LUT4_O_I0[3]
.sym 107266 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 107267 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 107268 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107270 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 107271 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 107272 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107273 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 107275 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107276 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 107278 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 107279 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 107280 UART_RX_SB_LUT4_I1_I0[3]
.sym 107281 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 107282 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 107283 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 107284 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107285 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107286 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 107287 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 107288 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 107290 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 107291 iomem_wstrb[1]
.sym 107292 UART_RX_SB_LUT4_I1_I0[3]
.sym 107297 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 107298 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 107299 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 107300 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 107302 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[1]
.sym 107304 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3[2]
.sym 107305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[0]
.sym 107306 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107307 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_30_I3_SB_LUT4_O_I0[2]
.sym 107308 soc.cpu.cpu_state[4]
.sym 107309 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 107310 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 107311 soc.cpu.cpu_state[4]
.sym 107312 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 107313 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[0]
.sym 107314 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3_SB_LUT4_O_I0[2]
.sym 107316 soc.cpu.cpu_state[4]
.sym 107317 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 107318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 107319 soc.cpu.cpu_state[4]
.sym 107320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 107322 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107323 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[1]
.sym 107324 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_29_I3[2]
.sym 107326 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[0]
.sym 107327 soc.cpu.cpu_state[4]
.sym 107328 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 107329 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 107330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 107331 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 107332 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107333 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 107334 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 107335 soc.cpu.instr_sll_SB_LUT4_I0_I2[3]
.sym 107336 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 107337 soc.cpu.cpuregs_rs1[8]
.sym 107341 soc.cpu.cpuregs_rs1[5]
.sym 107345 soc.cpu.cpu_state[4]
.sym 107346 soc.cpu.mem_do_prefetch_SB_LUT4_I1_I0[1]
.sym 107347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 107348 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]
.sym 107350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]
.sym 107351 soc.cpu.cpu_state[4]
.sym 107352 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107353 soc.cpu.cpuregs_rs1[0]
.sym 107358 soc.cpu.decoded_imm[0]
.sym 107359 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 107361 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107362 soc.cpu.reg_next_pc[0]
.sym 107363 soc.cpu.cpuregs_rs1[0]
.sym 107364 soc.cpu.is_lui_auipc_jal
.sym 107365 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107366 soc.cpu.reg_pc[2]
.sym 107367 soc.cpu.cpuregs_rs1[2]
.sym 107368 soc.cpu.is_lui_auipc_jal
.sym 107369 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107370 soc.cpu.reg_pc[5]
.sym 107371 soc.cpu.cpuregs_rs1[5]
.sym 107372 soc.cpu.is_lui_auipc_jal
.sym 107373 soc.cpu.instr_maskirq
.sym 107374 soc.cpu.irq_mask[0]
.sym 107375 soc.cpu.instr_timer
.sym 107376 soc.cpu.timer[0]
.sym 107379 soc.cpu.instr_maskirq
.sym 107380 soc.cpu.irq_mask[5]
.sym 107383 soc.cpu.irq_mask[0]
.sym 107384 soc.cpu.irq_pending[0]
.sym 107385 soc.cpu.irq_mask[0]
.sym 107386 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 107387 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[2]
.sym 107388 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2[3]
.sym 107391 UART_RX_SB_LUT4_I1_I0[3]
.sym 107392 soc.cpu.irq_pending[0]
.sym 107394 soc.cpu.instr_retirq
.sym 107395 soc.cpu.cpuregs_rs1[8]
.sym 107396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 107397 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107398 soc.cpu.reg_pc[3]
.sym 107399 soc.cpu.cpuregs_rs1[3]
.sym 107400 soc.cpu.is_lui_auipc_jal
.sym 107401 soc.cpu.instr_retirq
.sym 107402 soc.cpu.cpuregs_rs1[5]
.sym 107403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107407 soc.cpu.instr_maskirq
.sym 107408 soc.cpu.irq_mask[3]
.sym 107409 soc.cpu.instr_retirq
.sym 107410 soc.cpu.cpuregs_rs1[3]
.sym 107411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107413 soc.cpu.pcpi_rs2[23]
.sym 107414 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[2]
.sym 107415 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 107416 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107417 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107418 soc.cpu.reg_pc[6]
.sym 107419 soc.cpu.cpuregs_rs1[6]
.sym 107420 soc.cpu.is_lui_auipc_jal
.sym 107421 soc.cpu.instr_maskirq
.sym 107422 soc.cpu.irq_mask[8]
.sym 107423 soc.cpu.instr_timer
.sym 107424 soc.cpu.timer[8]
.sym 107425 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107426 soc.cpu.timer[0]
.sym 107427 soc.cpu.cpuregs_rs1[0]
.sym 107428 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107429 soc.cpu.timer[4]
.sym 107430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107431 soc.cpu.timer[6]
.sym 107432 soc.cpu.timer[7]
.sym 107433 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107434 soc.cpu.reg_pc[4]
.sym 107435 soc.cpu.cpuregs_rs1[4]
.sym 107436 soc.cpu.is_lui_auipc_jal
.sym 107437 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107438 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 107439 soc.cpu.cpuregs_rs1[7]
.sym 107440 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107441 soc.cpu.instr_timer
.sym 107442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 107443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 107444 soc.cpu.cpu_state[2]
.sym 107445 soc.cpu.instr_timer
.sym 107446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107448 soc.cpu.cpu_state[2]
.sym 107449 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107450 soc.cpu.reg_pc[1]
.sym 107451 soc.cpu.cpuregs_rs1[1]
.sym 107452 soc.cpu.is_lui_auipc_jal
.sym 107453 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107454 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 107455 soc.cpu.cpuregs_rs1[4]
.sym 107456 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107457 soc.cpu.timer[8]
.sym 107458 soc.cpu.timer[9]
.sym 107459 soc.cpu.timer[10]
.sym 107460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107461 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107462 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 107463 soc.cpu.cpuregs_rs1[2]
.sym 107464 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107465 soc.cpu.timer[0]
.sym 107466 soc.cpu.timer[1]
.sym 107467 soc.cpu.timer[2]
.sym 107468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 107469 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107470 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 107471 soc.cpu.cpuregs_rs1[6]
.sym 107472 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107473 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107474 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 107475 soc.cpu.cpuregs_rs1[5]
.sym 107476 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107477 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 107478 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 107479 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 107480 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 107481 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 107482 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 107483 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 107484 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 107487 soc.cpu.instr_timer
.sym 107488 soc.cpu.timer[10]
.sym 107490 soc.cpu.timer[0]
.sym 107494 soc.cpu.timer[1]
.sym 107495 $PACKER_VCC_NET
.sym 107498 soc.cpu.timer[2]
.sym 107499 $PACKER_VCC_NET
.sym 107500 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 107502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 107503 $PACKER_VCC_NET
.sym 107504 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 107506 soc.cpu.timer[4]
.sym 107507 $PACKER_VCC_NET
.sym 107508 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 107510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107511 $PACKER_VCC_NET
.sym 107512 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 107514 soc.cpu.timer[6]
.sym 107515 $PACKER_VCC_NET
.sym 107516 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 107518 soc.cpu.timer[7]
.sym 107519 $PACKER_VCC_NET
.sym 107520 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 107522 soc.cpu.timer[8]
.sym 107523 $PACKER_VCC_NET
.sym 107524 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 107526 soc.cpu.timer[9]
.sym 107527 $PACKER_VCC_NET
.sym 107528 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 107530 soc.cpu.timer[10]
.sym 107531 $PACKER_VCC_NET
.sym 107532 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 107534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107535 $PACKER_VCC_NET
.sym 107536 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 107538 soc.cpu.timer[12]
.sym 107539 $PACKER_VCC_NET
.sym 107540 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 107542 soc.cpu.timer[13]
.sym 107543 $PACKER_VCC_NET
.sym 107544 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 107546 soc.cpu.timer[14]
.sym 107547 $PACKER_VCC_NET
.sym 107548 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 107550 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107551 $PACKER_VCC_NET
.sym 107552 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 107554 soc.cpu.timer[16]
.sym 107555 $PACKER_VCC_NET
.sym 107556 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 107558 soc.cpu.timer[17]
.sym 107559 $PACKER_VCC_NET
.sym 107560 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 107562 soc.cpu.timer[18]
.sym 107563 $PACKER_VCC_NET
.sym 107564 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 107566 soc.cpu.timer[19]
.sym 107567 $PACKER_VCC_NET
.sym 107568 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 107570 soc.cpu.timer[20]
.sym 107571 $PACKER_VCC_NET
.sym 107572 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 107574 soc.cpu.timer[21]
.sym 107575 $PACKER_VCC_NET
.sym 107576 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 107578 soc.cpu.timer[22]
.sym 107579 $PACKER_VCC_NET
.sym 107580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 107582 soc.cpu.timer[23]
.sym 107583 $PACKER_VCC_NET
.sym 107584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 107586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107587 $PACKER_VCC_NET
.sym 107588 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 107590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107591 $PACKER_VCC_NET
.sym 107592 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 107594 soc.cpu.timer[26]
.sym 107595 $PACKER_VCC_NET
.sym 107596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 107598 soc.cpu.timer[27]
.sym 107599 $PACKER_VCC_NET
.sym 107600 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 107602 soc.cpu.timer[28]
.sym 107603 $PACKER_VCC_NET
.sym 107604 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 107606 soc.cpu.timer[29]
.sym 107607 $PACKER_VCC_NET
.sym 107608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 107610 soc.cpu.timer[30]
.sym 107611 $PACKER_VCC_NET
.sym 107612 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 107614 soc.cpu.timer[31]
.sym 107615 $PACKER_VCC_NET
.sym 107616 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 107617 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 107618 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 107619 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 107620 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 107621 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 107622 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 107623 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 107624 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 107627 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 107628 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 107629 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 107630 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 107631 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 107632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 107633 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 107634 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 107635 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 107636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 107637 soc.cpu.alu_out_q[2]
.sym 107638 soc.cpu.reg_out[2]
.sym 107639 soc.cpu.latched_stalu
.sym 107640 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 107641 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 107642 soc.cpu.alu_out_SB_LUT4_O_17_I1[0]
.sym 107643 soc.cpu.alu_out_SB_LUT4_O_17_I2[2]
.sym 107644 soc.cpu.alu_out_SB_LUT4_O_17_I2[3]
.sym 107647 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 107648 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[1]
.sym 107649 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107650 soc.cpu.reg_pc[10]
.sym 107651 soc.cpu.cpuregs_rs1[10]
.sym 107652 soc.cpu.is_lui_auipc_jal
.sym 107655 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 107656 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 107657 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 107658 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 107659 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 107660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 107661 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 107662 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 107663 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 107664 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 107666 soc.cpu.decoded_imm[5]
.sym 107667 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 107668 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107669 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]
.sym 107670 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]
.sym 107671 soc.cpu.cpu_state[4]
.sym 107672 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107674 soc.cpu.decoded_imm[14]
.sym 107675 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 107676 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107682 soc.cpu.decoded_imm[7]
.sym 107683 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 107684 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107686 soc.cpu.decoded_imm[13]
.sym 107687 soc.cpu.reg_op2_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 107688 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107690 soc.cpu.decoded_imm[15]
.sym 107691 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 107692 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107693 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 107694 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 107695 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107696 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107698 soc.cpu.decoded_imm[6]
.sym 107699 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 107700 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107702 soc.cpu.decoded_imm[10]
.sym 107703 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 107704 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 107705 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 107706 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 107707 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107708 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107709 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 107710 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 107711 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107712 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107713 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 107714 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 107715 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107716 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107717 soc.cpu.cpuregs_wrdata[9]
.sym 107721 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 107722 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 107723 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107724 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107725 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 107726 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 107727 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107728 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107729 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 107730 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 107731 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107732 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107733 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 107734 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 107735 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107736 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107737 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107738 soc.cpu.reg_pc[11]
.sym 107739 soc.cpu.cpuregs_rs1[11]
.sym 107740 soc.cpu.is_lui_auipc_jal
.sym 107741 soc.cpu.cpuregs_wrdata[6]
.sym 107745 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 107746 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 107747 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107748 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107749 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 107750 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 107751 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107752 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107753 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 107754 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 107755 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107756 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107757 soc.cpu.cpuregs_wrdata[0]
.sym 107761 soc.cpu.cpuregs_wrdata[1]
.sym 107765 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 107766 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 107767 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107768 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107769 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 107770 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 107771 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107772 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107773 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 107774 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 107775 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107776 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107777 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107778 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 107779 soc.cpu.cpuregs_rs1[20]
.sym 107780 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107781 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 107782 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 107783 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107784 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107785 soc.cpu.latched_compr
.sym 107786 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 107787 soc.cpu.reg_next_pc[0]
.sym 107788 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107789 soc.cpu.irq_state[1]
.sym 107790 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 107791 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 107792 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 107793 soc.cpu.alu_out_q[0]
.sym 107794 soc.cpu.reg_out[0]
.sym 107795 soc.cpu.latched_stalu
.sym 107796 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 107797 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 107798 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 107799 soc.cpu.cpu_state[4]
.sym 107800 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107801 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[0]
.sym 107802 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 107803 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107804 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107805 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107806 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 107807 soc.cpu.cpuregs_rs1[22]
.sym 107808 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107809 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107810 soc.cpu.reg_pc[18]
.sym 107811 soc.cpu.cpuregs_rs1[18]
.sym 107812 soc.cpu.is_lui_auipc_jal
.sym 107813 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107814 soc.cpu.reg_pc[22]
.sym 107815 soc.cpu.cpuregs_rs1[22]
.sym 107816 soc.cpu.is_lui_auipc_jal
.sym 107817 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107818 soc.cpu.reg_pc[16]
.sym 107819 soc.cpu.cpuregs_rs1[16]
.sym 107820 soc.cpu.is_lui_auipc_jal
.sym 107821 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107822 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 107823 soc.cpu.cpuregs_rs1[16]
.sym 107824 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107825 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107826 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 107827 soc.cpu.cpuregs_rs1[19]
.sym 107828 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107829 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107830 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 107831 soc.cpu.cpuregs_rs1[18]
.sym 107832 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107833 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 107834 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 107835 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107836 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107837 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107838 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 107839 soc.cpu.cpuregs_rs1[30]
.sym 107840 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107841 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107842 soc.cpu.reg_pc[17]
.sym 107843 soc.cpu.cpuregs_rs1[17]
.sym 107844 soc.cpu.is_lui_auipc_jal
.sym 107845 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107846 soc.cpu.reg_pc[19]
.sym 107847 soc.cpu.cpuregs_rs1[19]
.sym 107848 soc.cpu.is_lui_auipc_jal
.sym 107849 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107850 soc.cpu.reg_pc[30]
.sym 107851 soc.cpu.cpuregs_rs1[30]
.sym 107852 soc.cpu.is_lui_auipc_jal
.sym 107853 soc.cpu.cpuregs_wrdata[8]
.sym 107859 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 107860 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 107861 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107862 soc.cpu.reg_pc[24]
.sym 107863 soc.cpu.cpuregs_rs1[24]
.sym 107864 soc.cpu.is_lui_auipc_jal
.sym 107865 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107866 soc.cpu.reg_pc[20]
.sym 107867 soc.cpu.cpuregs_rs1[20]
.sym 107868 soc.cpu.is_lui_auipc_jal
.sym 107869 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107870 soc.cpu.reg_pc[27]
.sym 107871 soc.cpu.cpuregs_rs1[27]
.sym 107872 soc.cpu.is_lui_auipc_jal
.sym 107873 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107874 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 107875 soc.cpu.cpuregs_rs1[23]
.sym 107876 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107877 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107878 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 107879 soc.cpu.cpuregs_rs1[17]
.sym 107880 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107881 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107882 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 107883 soc.cpu.cpuregs_rs1[31]
.sym 107884 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107886 soc.cpu.reg_pc[31]
.sym 107887 soc.cpu.cpuregs_rs1[31]
.sym 107888 soc.cpu.is_lui_auipc_jal
.sym 107889 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107890 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 107891 soc.cpu.cpuregs_rs1[27]
.sym 107892 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107893 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107894 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 107895 soc.cpu.cpuregs_rs1[28]
.sym 107896 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107897 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107898 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 107899 soc.cpu.cpuregs_rs1[24]
.sym 107900 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107901 soc.cpu.timer[20]
.sym 107902 soc.cpu.timer[21]
.sym 107903 soc.cpu.timer[22]
.sym 107904 soc.cpu.timer[23]
.sym 107905 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 107906 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 107907 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 107908 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 107909 soc.cpu.timer[16]
.sym 107910 soc.cpu.timer[17]
.sym 107911 soc.cpu.timer[18]
.sym 107912 soc.cpu.timer[19]
.sym 107913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107915 soc.cpu.timer[26]
.sym 107916 soc.cpu.timer[27]
.sym 107917 soc.cpu.timer[28]
.sym 107918 soc.cpu.timer[29]
.sym 107919 soc.cpu.timer[30]
.sym 107920 soc.cpu.timer[31]
.sym 107921 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107922 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 107923 soc.cpu.cpuregs_rs1[29]
.sym 107924 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107925 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107926 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 107927 soc.cpu.cpuregs_rs1[25]
.sym 107928 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107929 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.sym 107930 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.sym 107931 soc.cpu.cpu_state[4]
.sym 107932 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 107934 soc.cpu.reg_pc[25]
.sym 107935 soc.cpu.cpuregs_rs1[25]
.sym 107936 soc.cpu.is_lui_auipc_jal
.sym 107937 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 107938 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 107939 soc.cpu.cpu_state[4]
.sym 107940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 107941 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 107942 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 107943 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107944 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107947 soc.cpu.cpu_state[2]
.sym 107948 soc.cpu.instr_timer
.sym 107949 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 107950 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 107951 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107952 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107953 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 107954 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 107955 soc.cpu.cpu_state[4]
.sym 107956 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107957 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[0]
.sym 107958 soc.cpu.cpu_state[4]
.sym 107959 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107960 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 107961 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 107962 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 107963 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107964 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107965 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 107966 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 107967 soc.cpu.cpu_state[4]
.sym 107968 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 107969 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 107970 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 107971 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107972 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107973 soc.cpu.cpuregs_wrdata[20]
.sym 107979 soc.cpu.instr_timer
.sym 107980 soc.cpu.timer[23]
.sym 107981 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 107982 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 107983 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107984 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107985 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 107986 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 107987 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107988 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107989 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 107990 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 107991 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107992 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107993 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107994 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 107995 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[2]
.sym 107996 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 107997 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 107998 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 107999 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108000 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108001 soc.cpu.cpuregs_wrdata[26]
.sym 108005 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 108006 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 108007 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108008 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108009 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 108010 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 108011 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108012 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108013 soc.cpu.cpuregs_wrdata[17]
.sym 108017 soc.cpu.cpuregs_wrdata[23]
.sym 108021 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 108022 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 108023 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108024 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108025 soc.cpu.cpuregs_wrdata[16]
.sym 108029 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 108030 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 108031 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108032 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108033 soc.cpu.cpuregs_wrdata[28]
.sym 108037 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 108038 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 108039 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108040 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108041 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 108042 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 108043 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108044 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108045 soc.cpu.cpuregs_wrdata[27]
.sym 108049 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 108050 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 108051 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108052 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108053 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 108054 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 108055 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108056 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108057 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 108058 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 108059 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108060 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108061 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 108062 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 108063 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108064 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108067 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 108068 soc.cpu.latched_store
.sym 108072 soc.cpu.cpuregs.wen
.sym 108074 soc.cpu.instr_retirq
.sym 108075 soc.cpu.cpuregs_rs1[29]
.sym 108076 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 108077 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 108078 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 108079 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108080 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 108081 soc.cpu.decoder_trigger
.sym 108082 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 108083 soc.cpu.cpu_state[1]
.sym 108084 UART_RX_SB_LUT4_I1_I0[3]
.sym 108085 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 108086 soc.cpu.reg_pc[29]
.sym 108087 soc.cpu.cpuregs_rs1[29]
.sym 108088 soc.cpu.is_lui_auipc_jal
.sym 108089 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 108090 soc.cpu.instr_lb_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 108091 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 108092 soc.cpu.is_alu_reg_reg
.sym 108095 soc.cpu.instr_sw_SB_LUT4_I0_O[2]
.sym 108096 soc.cpu.cpuregs.wen_SB_LUT4_O_I2[1]
.sym 108097 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 108098 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 108099 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 108100 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 108101 soc.cpu.instr_maskirq
.sym 108102 soc.cpu.irq_mask[29]
.sym 108103 soc.cpu.instr_timer
.sym 108104 soc.cpu.timer[29]
.sym 108113 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 108114 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 108115 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 108116 soc.cpu.is_alu_reg_imm
.sym 108118 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 108119 soc.cpu.instr_slli_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 108120 soc.cpu.is_alu_reg_reg
.sym 108121 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 108122 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 108123 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 108124 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 108127 soc.cpu.instr_or
.sym 108128 soc.cpu.instr_ori
.sym 108173 SEG_SB_LUT4_O_I0[3]
.sym 108174 SEG_SB_LUT4_O_I0[2]
.sym 108175 SEG_SB_LUT4_O_I0[1]
.sym 108176 SEG_SB_LUT4_O_I0[0]
.sym 108177 SEG_SB_LUT4_O_I0[2]
.sym 108178 SEG_SB_LUT4_O_I0[0]
.sym 108179 SEG_SB_LUT4_O_I0[3]
.sym 108180 SEG_SB_LUT4_O_I0[1]
.sym 108181 SEG_SB_LUT4_O_I0[0]
.sym 108182 SEG_SB_LUT4_O_I0[1]
.sym 108183 SEG_SB_LUT4_O_I0[3]
.sym 108184 SEG_SB_LUT4_O_I0[2]
.sym 108193 soc.memory.rdata_0[1]
.sym 108194 soc.memory.rdata_1[1]
.sym 108195 iomem_addr[16]
.sym 108196 flash_clk_SB_LUT4_I1_I2[3]
.sym 108197 soc.memory.rdata_0[13]
.sym 108198 soc.memory.rdata_1[13]
.sym 108199 iomem_addr[16]
.sym 108200 flash_clk_SB_LUT4_I1_I2[3]
.sym 108223 soc.memory.wen[0]
.sym 108224 soc.memory.wen[1]
.sym 108231 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 108232 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 108235 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 108236 iomem_wstrb[1]
.sym 108289 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 108290 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108291 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[2]
.sym 108292 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[3]
.sym 108329 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 108330 soc.cpu.cpu_state[4]
.sym 108331 soc.cpu.cpu_state[3]
.sym 108332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[0]
.sym 108333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 108334 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 108335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[2]
.sym 108336 soc.cpu.cpu_state[2]
.sym 108338 soc.cpu.decoded_imm[0]
.sym 108339 soc.cpu.reg_next_pc[0]
.sym 108344 soc.cpu.count_cycle[0]
.sym 108345 soc.cpu.irq_pending[0]
.sym 108346 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 108347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 108348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 108349 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 108350 soc.cpu.reg_pc[7]
.sym 108351 soc.cpu.cpuregs_rs1[7]
.sym 108352 soc.cpu.is_lui_auipc_jal
.sym 108354 soc.cpu.count_cycle[37]
.sym 108355 soc.cpu.instr_rdcycleh
.sym 108356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108357 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 108358 soc.cpu.count_cycle[3]
.sym 108359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108360 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 108361 soc.cpu.instr_maskirq
.sym 108362 soc.cpu.irq_mask[6]
.sym 108363 soc.cpu.instr_timer
.sym 108364 soc.cpu.timer[6]
.sym 108365 soc.cpu.cpuregs_rs1[3]
.sym 108370 soc.cpu.count_cycle[0]
.sym 108371 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 108372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 108374 soc.cpu.count_cycle[32]
.sym 108375 soc.cpu.instr_rdcycleh
.sym 108376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 108377 soc.cpu.instr_maskirq
.sym 108378 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 108379 soc.cpu.instr_timer
.sym 108380 soc.cpu.timer[2]
.sym 108381 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 108382 soc.cpu.count_cycle[5]
.sym 108383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108384 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 108386 soc.cpu.count_cycle[0]
.sym 108391 soc.cpu.count_cycle[1]
.sym 108392 soc.cpu.count_cycle[0]
.sym 108395 soc.cpu.count_cycle[2]
.sym 108396 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 108399 soc.cpu.count_cycle[3]
.sym 108400 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 108403 soc.cpu.count_cycle[4]
.sym 108404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 108407 soc.cpu.count_cycle[5]
.sym 108408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 108411 soc.cpu.count_cycle[6]
.sym 108412 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 108415 soc.cpu.count_cycle[7]
.sym 108416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 108419 soc.cpu.count_cycle[8]
.sym 108420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 108423 soc.cpu.count_cycle[9]
.sym 108424 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 108427 soc.cpu.count_cycle[10]
.sym 108428 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 108431 soc.cpu.count_cycle[11]
.sym 108432 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 108435 soc.cpu.count_cycle[12]
.sym 108436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 108439 soc.cpu.count_cycle[13]
.sym 108440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 108443 soc.cpu.count_cycle[14]
.sym 108444 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 108447 soc.cpu.count_cycle[15]
.sym 108448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 108451 soc.cpu.count_cycle[16]
.sym 108452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 108455 soc.cpu.count_cycle[17]
.sym 108456 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 108459 soc.cpu.count_cycle[18]
.sym 108460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 108463 soc.cpu.count_cycle[19]
.sym 108464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 108467 soc.cpu.count_cycle[20]
.sym 108468 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 108471 soc.cpu.count_cycle[21]
.sym 108472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 108475 soc.cpu.count_cycle[22]
.sym 108476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 108479 soc.cpu.count_cycle[23]
.sym 108480 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 108483 soc.cpu.count_cycle[24]
.sym 108484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 108487 soc.cpu.count_cycle[25]
.sym 108488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 108491 soc.cpu.count_cycle[26]
.sym 108492 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 108495 soc.cpu.count_cycle[27]
.sym 108496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 108499 soc.cpu.count_cycle[28]
.sym 108500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 108503 soc.cpu.count_cycle[29]
.sym 108504 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 108507 soc.cpu.count_cycle[30]
.sym 108508 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 108511 soc.cpu.count_cycle[31]
.sym 108512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 108515 soc.cpu.count_cycle[32]
.sym 108516 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 108519 soc.cpu.count_cycle[33]
.sym 108520 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 108523 soc.cpu.count_cycle[34]
.sym 108524 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 108527 soc.cpu.count_cycle[35]
.sym 108528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 108531 soc.cpu.count_cycle[36]
.sym 108532 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 108535 soc.cpu.count_cycle[37]
.sym 108536 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 108539 soc.cpu.count_cycle[38]
.sym 108540 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 108543 soc.cpu.count_cycle[39]
.sym 108544 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 108547 soc.cpu.count_cycle[40]
.sym 108548 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 108551 soc.cpu.count_cycle[41]
.sym 108552 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 108555 soc.cpu.count_cycle[42]
.sym 108556 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 108559 soc.cpu.count_cycle[43]
.sym 108560 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 108563 soc.cpu.count_cycle[44]
.sym 108564 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 108567 soc.cpu.count_cycle[45]
.sym 108568 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 108571 soc.cpu.count_cycle[46]
.sym 108572 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 108575 soc.cpu.count_cycle[47]
.sym 108576 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 108579 soc.cpu.count_cycle[48]
.sym 108580 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 108583 soc.cpu.count_cycle[49]
.sym 108584 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 108587 soc.cpu.count_cycle[50]
.sym 108588 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 108591 soc.cpu.count_cycle[51]
.sym 108592 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 108595 soc.cpu.count_cycle[52]
.sym 108596 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 108599 soc.cpu.count_cycle[53]
.sym 108600 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 108603 soc.cpu.count_cycle[54]
.sym 108604 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 108607 soc.cpu.count_cycle[55]
.sym 108608 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 108611 soc.cpu.count_cycle[56]
.sym 108612 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 108615 soc.cpu.count_cycle[57]
.sym 108616 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 108619 soc.cpu.count_cycle[58]
.sym 108620 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 108623 soc.cpu.count_cycle[59]
.sym 108624 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 108627 soc.cpu.count_cycle[60]
.sym 108628 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 108631 soc.cpu.count_cycle[61]
.sym 108632 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 108635 soc.cpu.count_cycle[62]
.sym 108636 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 108639 soc.cpu.count_cycle[63]
.sym 108640 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 108642 soc.cpu.count_cycle[26]
.sym 108643 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 108644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108645 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 108646 soc.cpu.count_cycle[23]
.sym 108647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108648 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 108649 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108650 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 108651 soc.cpu.cpuregs_rs1[26]
.sym 108652 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108654 soc.cpu.count_cycle[29]
.sym 108655 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 108656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108657 soc.cpu.count_cycle[61]
.sym 108658 soc.cpu.instr_rdcycleh
.sym 108659 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 108660 soc.cpu.count_instr[29]
.sym 108661 soc.cpu.count_cycle[63]
.sym 108662 soc.cpu.instr_rdcycleh
.sym 108663 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 108664 soc.cpu.count_instr[31]
.sym 108666 soc.cpu.count_cycle[31]
.sym 108667 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 108668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 108669 soc.cpu.count_cycle[58]
.sym 108670 soc.cpu.instr_rdcycleh
.sym 108671 soc.cpu.instr_rdinstrh
.sym 108672 soc.cpu.count_instr[58]
.sym 108673 soc.cpu.cpuregs_wrdata[15]
.sym 108677 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 108678 soc.cpu.count_cycle[24]
.sym 108679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108680 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 108681 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 108682 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 108683 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108684 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108685 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 108686 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 108687 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108688 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108689 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 108690 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 108691 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108692 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108693 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 108694 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108695 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 108696 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 108698 soc.cpu.count_cycle[56]
.sym 108699 soc.cpu.instr_rdcycleh
.sym 108700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108701 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 108702 soc.cpu.count_cycle[25]
.sym 108703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108704 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 108705 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 108706 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 108707 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108708 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108709 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 108710 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 108711 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108712 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108713 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 108714 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 108715 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2[2]
.sym 108716 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2[3]
.sym 108717 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 108718 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 108719 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108720 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108721 soc.cpu.cpuregs_wrdata[4]
.sym 108725 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 108726 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 108727 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108728 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108729 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 108730 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 108731 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108732 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108733 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 108734 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 108735 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108736 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108737 soc.cpu.cpuregs_wrdata[2]
.sym 108741 soc.cpu.cpuregs_wrdata[5]
.sym 108745 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 108746 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[1]
.sym 108747 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108748 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108749 soc.cpu.cpuregs_wrdata[12]
.sym 108753 soc.cpu.cpuregs_wrdata[7]
.sym 108758 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108759 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 108760 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3[2]
.sym 108761 soc.cpu.cpuregs_wrdata[13]
.sym 108765 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 108766 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 108767 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108768 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108770 soc.cpu.latched_compr
.sym 108771 soc.cpu.reg_pc[1]
.sym 108774 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 108775 soc.cpu.reg_pc[2]
.sym 108776 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 108779 soc.cpu.reg_pc[3]
.sym 108780 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 108783 soc.cpu.reg_pc[4]
.sym 108784 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 108787 soc.cpu.reg_pc[5]
.sym 108788 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 108791 soc.cpu.reg_pc[6]
.sym 108792 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 108795 soc.cpu.reg_pc[7]
.sym 108796 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 108799 soc.cpu.reg_pc[8]
.sym 108800 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 108803 soc.cpu.reg_pc[9]
.sym 108804 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 108807 soc.cpu.reg_pc[10]
.sym 108808 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 108811 soc.cpu.reg_pc[11]
.sym 108812 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 108815 soc.cpu.reg_pc[12]
.sym 108816 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 108819 soc.cpu.reg_pc[13]
.sym 108820 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 108823 soc.cpu.reg_pc[14]
.sym 108824 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 108827 soc.cpu.reg_pc[15]
.sym 108828 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 108831 soc.cpu.reg_pc[16]
.sym 108832 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 108835 soc.cpu.reg_pc[17]
.sym 108836 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 108839 soc.cpu.reg_pc[18]
.sym 108840 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 108843 soc.cpu.reg_pc[19]
.sym 108844 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 108847 soc.cpu.reg_pc[20]
.sym 108848 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 108851 soc.cpu.reg_pc[21]
.sym 108852 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 108855 soc.cpu.reg_pc[22]
.sym 108856 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 108859 soc.cpu.reg_pc[23]
.sym 108860 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 108863 soc.cpu.reg_pc[24]
.sym 108864 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 108867 soc.cpu.reg_pc[25]
.sym 108868 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 108871 soc.cpu.reg_pc[26]
.sym 108872 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 108875 soc.cpu.reg_pc[27]
.sym 108876 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 108878 $PACKER_VCC_NET
.sym 108880 $nextpnr_ICESTORM_LC_4$I3
.sym 108883 soc.cpu.reg_pc[28]
.sym 108887 soc.cpu.reg_pc[29]
.sym 108888 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 108891 soc.cpu.reg_pc[30]
.sym 108892 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 108895 soc.cpu.reg_pc[31]
.sym 108896 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 108899 soc.cpu.instr_timer
.sym 108900 soc.cpu.timer[16]
.sym 108901 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 108902 soc.cpu.reg_pc[21]
.sym 108903 soc.cpu.cpuregs_rs1[21]
.sym 108904 soc.cpu.is_lui_auipc_jal
.sym 108905 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 108906 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108907 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[2]
.sym 108908 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[3]
.sym 108909 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 108910 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108911 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[2]
.sym 108912 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[3]
.sym 108913 soc.cpu.instr_maskirq
.sym 108914 soc.cpu.irq_mask[26]
.sym 108915 soc.cpu.instr_timer
.sym 108916 soc.cpu.timer[26]
.sym 108917 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 108918 soc.cpu.reg_pc[26]
.sym 108919 soc.cpu.cpuregs_rs1[26]
.sym 108920 soc.cpu.is_lui_auipc_jal
.sym 108921 soc.cpu.alu_out_q[16]
.sym 108922 soc.cpu.reg_out[16]
.sym 108923 soc.cpu.latched_stalu
.sym 108924 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 108925 soc.cpu.alu_out_q[22]
.sym 108926 soc.cpu.reg_out[22]
.sym 108927 soc.cpu.latched_stalu
.sym 108928 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 108929 soc.cpu.cpuregs_wrdata[21]
.sym 108933 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 108934 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108935 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 108936 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 108937 soc.cpu.instr_retirq
.sym 108938 soc.cpu.cpuregs_rs1[23]
.sym 108939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108941 soc.cpu.cpuregs_wrdata[22]
.sym 108946 soc.cpu.cpuregs_raddr2[3]
.sym 108947 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
.sym 108948 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 108949 soc.cpu.alu_out_q[26]
.sym 108950 soc.cpu.reg_out[26]
.sym 108951 soc.cpu.latched_stalu
.sym 108952 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 108953 soc.cpu.instr_timer
.sym 108954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 108955 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108956 soc.cpu.cpu_state[2]
.sym 108957 soc.cpu.latched_compr_SB_LUT4_I1_O[25]
.sym 108958 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108959 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 108960 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 108961 soc.cpu.cpuregs_rs1[23]
.sym 108965 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 108966 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 108967 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108968 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108969 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 108970 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108971 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 108972 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 108973 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 108974 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 108975 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108976 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108977 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 108978 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108979 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 108980 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 108981 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 108982 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 108983 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108984 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108985 soc.cpu.instr_retirq
.sym 108986 soc.cpu.cpuregs_rs1[25]
.sym 108987 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108989 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 108990 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 108991 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108992 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108995 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 108996 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 108997 soc.cpu.cpuregs_wrdata[25]
.sym 109001 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 109002 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 109003 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109004 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109005 soc.cpu.alu_out_q[19]
.sym 109006 soc.cpu.reg_out[19]
.sym 109007 soc.cpu.latched_stalu
.sym 109008 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109009 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 109010 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109011 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109012 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 109013 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 109014 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109015 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 109016 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 109017 soc.cpu.cpuregs_wrdata[19]
.sym 109021 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 109022 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109023 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[2]
.sym 109024 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2[3]
.sym 109025 soc.cpu.cpuregs_rs1[17]
.sym 109030 soc.cpu.instr_retirq
.sym 109031 soc.cpu.cpuregs_rs1[17]
.sym 109032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 109033 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 109034 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109035 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 109036 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 109037 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 109038 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109039 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109040 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 109041 soc.cpu.cpuregs_rs1[26]
.sym 109045 soc.cpu.instr_maskirq
.sym 109046 soc.cpu.irq_mask[17]
.sym 109047 soc.cpu.instr_timer
.sym 109048 soc.cpu.timer[17]
.sym 109050 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 109051 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109052 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 109055 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 109056 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 109057 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109058 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0[1]
.sym 109059 soc.cpu.reg_pc[28]
.sym 109060 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 109063 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[0]
.sym 109064 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[1]
.sym 109065 soc.cpu.cpuregs_waddr[2]
.sym 109066 soc.cpu.latched_branch_SB_LUT4_I2_I1[1]
.sym 109067 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109068 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109069 soc.cpu.cpuregs_waddr[0]
.sym 109070 soc.cpu.cpuregs_waddr[1]
.sym 109071 soc.cpu.cpuregs_waddr[3]
.sym 109072 soc.cpu.cpuregs_waddr[4]
.sym 109073 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 109074 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109075 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 109076 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 109077 soc.cpu.cpuregs_rs1[25]
.sym 109081 soc.cpu.cpuregs_rs1[29]
.sym 109087 soc.cpu.instr_maskirq
.sym 109088 soc.cpu.irq_mask[25]
.sym 109260 soc.cpu.count_instr[0]
.sym 109287 soc.cpu.irq_pending_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 109288 UART_RX_SB_LUT4_I1_I0[3]
.sym 109299 soc.cpu.irq_pending[5]
.sym 109300 soc.cpu.irq_mask[5]
.sym 109310 soc.cpu.cpu_state[2]
.sym 109311 soc.cpu.instr_maskirq
.sym 109312 UART_RX_SB_LUT4_I1_I0[3]
.sym 109313 soc.cpu.instr_retirq
.sym 109314 soc.cpu.cpuregs_rs1[6]
.sym 109315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 109317 soc.cpu.cpuregs_rs1[6]
.sym 109321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 109322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 109323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 109324 soc.cpu.cpu_state[2]
.sym 109325 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 109326 soc.cpu.count_cycle[6]
.sym 109327 soc.cpu.instr_retirq_SB_LUT4_I3_O[2]
.sym 109328 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 109331 soc.cpu.cpuregs_rs1[7]
.sym 109332 soc.cpu.instr_retirq
.sym 109333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 109334 soc.cpu.instr_timer
.sym 109335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109337 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 109338 soc.cpu.count_cycle[7]
.sym 109339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 109340 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 109341 soc.cpu.instr_maskirq
.sym 109342 soc.cpu.irq_mask[7]
.sym 109343 soc.cpu.instr_timer
.sym 109344 soc.cpu.timer[7]
.sym 109345 soc.cpu.count_cycle[38]
.sym 109346 soc.cpu.instr_rdcycleh
.sym 109347 soc.cpu.instr_rdinstrh
.sym 109348 soc.cpu.count_instr[38]
.sym 109350 soc.cpu.count_instr[6]
.sym 109351 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109352 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[2]
.sym 109354 soc.cpu.count_instr[3]
.sym 109355 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109357 soc.cpu.instr_rdinstrh
.sym 109358 soc.cpu.count_instr[43]
.sym 109359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 109360 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 109361 soc.cpu.count_cycle[43]
.sym 109362 soc.cpu.instr_rdcycleh
.sym 109363 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109364 soc.cpu.count_instr[11]
.sym 109366 soc.cpu.count_cycle[11]
.sym 109367 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 109368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109369 soc.cpu.count_instr[0]
.sym 109370 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109371 soc.cpu.instr_rdinstrh
.sym 109372 soc.cpu.count_instr[32]
.sym 109373 soc.cpu.count_instr[5]
.sym 109374 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109375 soc.cpu.instr_rdinstrh
.sym 109376 soc.cpu.count_instr[37]
.sym 109378 soc.cpu.count_instr[0]
.sym 109383 soc.cpu.count_instr[1]
.sym 109384 soc.cpu.count_instr[0]
.sym 109387 soc.cpu.count_instr[2]
.sym 109388 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 109391 soc.cpu.count_instr[3]
.sym 109392 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 109395 soc.cpu.count_instr[4]
.sym 109396 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 109399 soc.cpu.count_instr[5]
.sym 109400 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109403 soc.cpu.count_instr[6]
.sym 109404 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 109407 soc.cpu.count_instr[7]
.sym 109408 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 109411 soc.cpu.count_instr[8]
.sym 109412 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 109415 soc.cpu.count_instr[9]
.sym 109416 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 109419 soc.cpu.count_instr[10]
.sym 109420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 109423 soc.cpu.count_instr[11]
.sym 109424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 109427 soc.cpu.count_instr[12]
.sym 109428 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 109431 soc.cpu.count_instr[13]
.sym 109432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 109435 soc.cpu.count_instr[14]
.sym 109436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 109439 soc.cpu.count_instr[15]
.sym 109440 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 109443 soc.cpu.count_instr[16]
.sym 109444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 109447 soc.cpu.count_instr[17]
.sym 109448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 109451 soc.cpu.count_instr[18]
.sym 109452 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 109455 soc.cpu.count_instr[19]
.sym 109456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 109459 soc.cpu.count_instr[20]
.sym 109460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 109463 soc.cpu.count_instr[21]
.sym 109464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 109467 soc.cpu.count_instr[22]
.sym 109468 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 109471 soc.cpu.count_instr[23]
.sym 109472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 109475 soc.cpu.count_instr[24]
.sym 109476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 109479 soc.cpu.count_instr[25]
.sym 109480 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 109483 soc.cpu.count_instr[26]
.sym 109484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 109487 soc.cpu.count_instr[27]
.sym 109488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 109491 soc.cpu.count_instr[28]
.sym 109492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 109495 soc.cpu.count_instr[29]
.sym 109496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 109499 soc.cpu.count_instr[30]
.sym 109500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 109503 soc.cpu.count_instr[31]
.sym 109504 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 109507 soc.cpu.count_instr[32]
.sym 109508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 109511 soc.cpu.count_instr[33]
.sym 109512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 109515 soc.cpu.count_instr[34]
.sym 109516 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 109519 soc.cpu.count_instr[35]
.sym 109520 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 109523 soc.cpu.count_instr[36]
.sym 109524 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 109527 soc.cpu.count_instr[37]
.sym 109528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 109531 soc.cpu.count_instr[38]
.sym 109532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 109535 soc.cpu.count_instr[39]
.sym 109536 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 109539 soc.cpu.count_instr[40]
.sym 109540 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 109543 soc.cpu.count_instr[41]
.sym 109544 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 109547 soc.cpu.count_instr[42]
.sym 109548 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 109551 soc.cpu.count_instr[43]
.sym 109552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 109555 soc.cpu.count_instr[44]
.sym 109556 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 109559 soc.cpu.count_instr[45]
.sym 109560 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 109563 soc.cpu.count_instr[46]
.sym 109564 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 109567 soc.cpu.count_instr[47]
.sym 109568 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 109571 soc.cpu.count_instr[48]
.sym 109572 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 109575 soc.cpu.count_instr[49]
.sym 109576 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 109579 soc.cpu.count_instr[50]
.sym 109580 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 109583 soc.cpu.count_instr[51]
.sym 109584 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 109587 soc.cpu.count_instr[52]
.sym 109588 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 109591 soc.cpu.count_instr[53]
.sym 109592 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 109595 soc.cpu.count_instr[54]
.sym 109596 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 109599 soc.cpu.count_instr[55]
.sym 109600 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 109603 soc.cpu.count_instr[56]
.sym 109604 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 109607 soc.cpu.count_instr[57]
.sym 109608 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 109611 soc.cpu.count_instr[58]
.sym 109612 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 109615 soc.cpu.count_instr[59]
.sym 109616 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 109619 soc.cpu.count_instr[60]
.sym 109620 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 109623 soc.cpu.count_instr[61]
.sym 109624 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 109627 soc.cpu.count_instr[62]
.sym 109628 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 109631 soc.cpu.count_instr[63]
.sym 109632 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 109633 soc.cpu.count_cycle[62]
.sym 109634 soc.cpu.instr_rdcycleh
.sym 109635 soc.cpu.instr_rdinstrh
.sym 109636 soc.cpu.count_instr[62]
.sym 109637 soc.cpu.count_instr[24]
.sym 109638 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109639 soc.cpu.instr_rdinstrh
.sym 109640 soc.cpu.count_instr[56]
.sym 109641 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109642 soc.cpu.count_instr[26]
.sym 109643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109644 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 109645 soc.cpu.count_cycle[57]
.sym 109646 soc.cpu.instr_rdcycleh
.sym 109647 soc.cpu.instr_rdinstrh
.sym 109648 soc.cpu.count_instr[57]
.sym 109649 soc.cpu.count_instr[28]
.sym 109650 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109651 soc.cpu.instr_rdinstrh
.sym 109652 soc.cpu.count_instr[60]
.sym 109653 soc.cpu.count_cycle[49]
.sym 109654 soc.cpu.instr_rdcycleh
.sym 109655 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109656 soc.cpu.count_instr[17]
.sym 109657 soc.cpu.count_instr[27]
.sym 109658 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109659 soc.cpu.instr_rdinstrh
.sym 109660 soc.cpu.count_instr[59]
.sym 109662 soc.cpu.count_instr[25]
.sym 109663 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109665 soc.cpu.alu_out_q[3]
.sym 109666 soc.cpu.reg_out[3]
.sym 109667 soc.cpu.latched_stalu
.sym 109668 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 109670 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 109671 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 109672 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 109674 soc.cpu.count_cycle[60]
.sym 109675 soc.cpu.instr_rdcycleh
.sym 109676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109677 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 109678 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109679 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 109680 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 109681 soc.cpu.alu_out_q[3]
.sym 109682 soc.cpu.reg_out[3]
.sym 109683 soc.cpu.latched_stalu
.sym 109684 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109685 soc.cpu.count_cycle[28]
.sym 109686 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 109687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109688 soc.cpu.instr_maskirq
.sym 109690 soc.cpu.count_cycle[59]
.sym 109691 soc.cpu.instr_rdcycleh
.sym 109692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109694 soc.cpu.count_instr[30]
.sym 109695 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 109696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109697 soc.cpu.alu_out_q[11]
.sym 109698 soc.cpu.reg_out[11]
.sym 109699 soc.cpu.latched_stalu
.sym 109700 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109701 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 109702 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109703 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109704 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 109705 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 109706 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109707 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 109708 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 109709 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 109710 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109711 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 109712 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 109713 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 109714 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109715 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 109716 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 109719 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[0]
.sym 109720 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[1]
.sym 109721 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 109722 soc.cpu.reg_pc[14]
.sym 109723 soc.cpu.cpuregs_rs1[14]
.sym 109724 soc.cpu.is_lui_auipc_jal
.sym 109725 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 109729 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 109730 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109731 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 109732 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 109733 soc.cpu.cpuregs_wrdata[14]
.sym 109737 soc.cpu.latched_compr_SB_LUT4_I1_O[8]
.sym 109738 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109739 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 109740 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 109741 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 109742 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 109743 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109744 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109745 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 109746 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 109747 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109748 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109749 soc.cpu.cpuregs_wrdata[11]
.sym 109753 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 109754 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 109755 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109756 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109757 soc.cpu.cpuregs_wrdata[10]
.sym 109761 soc.cpu.count_cycle[27]
.sym 109762 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 109763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109764 soc.cpu.instr_maskirq
.sym 109765 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 109766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 109767 soc.cpu.cpu_state[2]
.sym 109768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 109772 soc.cpu.latched_compr
.sym 109774 soc.cpu.count_cycle[17]
.sym 109775 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 109776 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109777 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 109778 soc.cpu.cpu_state[4]
.sym 109779 soc.cpu.cpu_state[3]
.sym 109780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[27]
.sym 109781 soc.cpu.instr_timer
.sym 109782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109783 soc.cpu.cpuregs_rs1[27]
.sym 109784 soc.cpu.instr_retirq
.sym 109785 soc.cpu.instr_retirq
.sym 109786 soc.cpu.cpuregs_rs1[26]
.sym 109787 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109789 soc.cpu.instr_rdinstrh
.sym 109790 soc.cpu.count_instr[63]
.sym 109791 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109792 soc.cpu.instr_maskirq
.sym 109793 soc.cpu.instr_timer
.sym 109794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109795 soc.cpu.cpuregs_rs1[31]
.sym 109796 soc.cpu.instr_retirq
.sym 109799 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 109800 soc.cpu.latched_store
.sym 109801 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 109802 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 109803 soc.cpu.cpuregs_rs1[21]
.sym 109804 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 109805 soc.cpu.instr_maskirq
.sym 109806 soc.cpu.irq_mask[20]
.sym 109807 soc.cpu.instr_timer
.sym 109808 soc.cpu.timer[20]
.sym 109809 soc.cpu.instr_retirq
.sym 109810 soc.cpu.cpuregs_rs1[30]
.sym 109811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[2]
.sym 109812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[3]
.sym 109813 soc.cpu.instr_rdinstrh
.sym 109814 soc.cpu.count_instr[49]
.sym 109815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 109816 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 109817 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 109818 soc.cpu.count_cycle[30]
.sym 109819 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109820 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 109821 soc.cpu.instr_timer
.sym 109822 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109823 soc.cpu.cpuregs_rs1[28]
.sym 109824 soc.cpu.instr_retirq
.sym 109825 soc.cpu.alu_out_q[20]
.sym 109826 soc.cpu.reg_out[20]
.sym 109827 soc.cpu.latched_stalu
.sym 109828 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109831 soc.cpu.instr_maskirq
.sym 109832 soc.cpu.irq_mask[24]
.sym 109833 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 109837 soc.cpu.instr_timer
.sym 109838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109840 soc.cpu.cpu_state[2]
.sym 109841 soc.cpu.instr_maskirq
.sym 109842 soc.cpu.irq_mask[19]
.sym 109843 soc.cpu.instr_timer
.sym 109844 soc.cpu.timer[19]
.sym 109845 soc.cpu.instr_retirq
.sym 109846 soc.cpu.cpuregs_rs1[24]
.sym 109847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109849 soc.cpu.instr_maskirq
.sym 109850 soc.cpu.irq_mask[27]
.sym 109851 soc.cpu.instr_timer
.sym 109852 soc.cpu.timer[27]
.sym 109853 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 109857 soc.cpu.instr_rdinstrh
.sym 109858 soc.cpu.count_instr[61]
.sym 109859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 109860 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 109861 soc.cpu.instr_retirq
.sym 109862 soc.cpu.cpuregs_rs1[16]
.sym 109863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109866 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 109867 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 109868 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 109869 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109870 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 109871 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[0]
.sym 109872 soc.cpu.irq_state[1]
.sym 109873 soc.cpu.alu_out_q[16]
.sym 109874 soc.cpu.reg_out[16]
.sym 109875 soc.cpu.latched_stalu
.sym 109876 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 109877 soc.cpu.instr_rdinstrh
.sym 109878 soc.cpu.count_instr[50]
.sym 109879 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 109880 soc.cpu.instr_maskirq
.sym 109881 soc.cpu.instr_maskirq
.sym 109882 soc.cpu.irq_mask[16]
.sym 109883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109884 soc.cpu.cpu_state[2]
.sym 109885 soc.cpu.instr_maskirq
.sym 109886 soc.cpu.irq_mask[28]
.sym 109887 soc.cpu.instr_timer
.sym 109888 soc.cpu.timer[28]
.sym 109889 soc.cpu.instr_timer
.sym 109890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109891 soc.cpu.cpuregs_rs1[18]
.sym 109892 soc.cpu.instr_retirq
.sym 109893 soc.cpu.cpuregs_rs1[20]
.sym 109897 soc.cpu.instr_maskirq
.sym 109898 soc.cpu.irq_mask[23]
.sym 109899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109900 soc.cpu.cpu_state[2]
.sym 109901 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109902 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 109903 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 109904 soc.cpu.irq_state[1]
.sym 109905 soc.cpu.instr_maskirq
.sym 109906 soc.cpu.irq_mask[30]
.sym 109907 soc.cpu.instr_timer
.sym 109908 soc.cpu.timer[30]
.sym 109909 soc.cpu.instr_maskirq
.sym 109910 soc.cpu.irq_mask[18]
.sym 109911 soc.cpu.instr_timer
.sym 109912 soc.cpu.timer[18]
.sym 109913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[0]
.sym 109914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[1]
.sym 109915 soc.cpu.cpu_state[2]
.sym 109916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0[3]
.sym 109918 soc.cpu.irq_pending[29]
.sym 109919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 109920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 109923 soc.cpu.irq_mask[23]
.sym 109924 soc.cpu.irq_pending[23]
.sym 109927 soc.cpu.irq_mask[20]
.sym 109928 soc.cpu.irq_pending[20]
.sym 109931 soc.cpu.irq_pending[23]
.sym 109932 soc.cpu.irq_mask[23]
.sym 109933 soc.cpu.alu_out_q[17]
.sym 109934 soc.cpu.reg_out[17]
.sym 109935 soc.cpu.latched_stalu
.sym 109936 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109937 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[0]
.sym 109938 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 109939 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[2]
.sym 109940 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[3]
.sym 109941 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109942 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 109943 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2[1]
.sym 109944 soc.cpu.irq_state[1]
.sym 109945 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109946 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 109947 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]
.sym 109948 soc.cpu.irq_state[1]
.sym 109951 soc.cpu.irq_pending[20]
.sym 109952 soc.cpu.irq_mask[20]
.sym 109953 soc.cpu.alu_out_q[18]
.sym 109954 soc.cpu.reg_out[18]
.sym 109955 soc.cpu.latched_stalu
.sym 109956 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 109960 DEC$SB_IO_OUT
.sym 109961 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 109962 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109963 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[2]
.sym 109964 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2[3]
.sym 109967 soc.cpu.irq_mask[16]
.sym 109968 soc.cpu.irq_pending[16]
.sym 109970 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 109971 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 109972 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 109973 soc.cpu.irq_mask[18]
.sym 109974 soc.cpu.irq_pending[18]
.sym 109975 soc.cpu.irq_state[1]
.sym 109976 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 109977 soc.cpu.alu_out_q[18]
.sym 109978 soc.cpu.reg_out[18]
.sym 109979 soc.cpu.latched_stalu
.sym 109980 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109984 COMM[0]$SB_IO_OUT
.sym 109987 soc.cpu.irq_pending[16]
.sym 109988 soc.cpu.irq_mask[16]
.sym 109989 soc.cpu.irq_mask[28]
.sym 109990 soc.cpu.irq_pending[28]
.sym 109991 soc.cpu.irq_mask[19]
.sym 109992 soc.cpu.irq_pending[19]
.sym 109995 soc.cpu.irq_pending[18]
.sym 109996 soc.cpu.irq_mask[18]
.sym 109999 soc.cpu.irq_mask[17]
.sym 110000 soc.cpu.irq_pending[17]
.sym 110003 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 110004 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 110007 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 110008 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 110009 soc.cpu.irq_mask[18]
.sym 110010 soc.cpu.irq_pending[18]
.sym 110011 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]
.sym 110012 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 110014 soc.cpu.latched_store
.sym 110015 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110016 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 110017 soc.cpu.cpuregs_rs1[18]
.sym 110021 soc.cpu.cpuregs_rs1[19]
.sym 110025 soc.cpu.cpuregs_rs1[28]
.sym 110030 soc.cpu.irq_mask[19]
.sym 110031 soc.cpu.irq_pending[19]
.sym 110032 soc.cpu.irq_state[1]
.sym 110033 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110034 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 110035 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 110036 soc.cpu.irq_state[1]
.sym 110037 soc.cpu.cpuregs_rs1[24]
.sym 110041 soc.cpu.cpuregs_rs1[27]
.sym 110045 soc.cpu.cpuregs_rs1[16]
.sym 110051 soc.cpu.irq_pending[28]
.sym 110052 soc.cpu.irq_mask[28]
.sym 110059 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 110060 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 110063 soc.cpu.irq_mask[29]
.sym 110064 soc.cpu.irq_pending[29]
.sym 110075 soc.cpu.irq_pending[29]
.sym 110076 soc.cpu.irq_mask[29]
.sym 110079 soc.cpu.irq_pending[19]
.sym 110080 soc.cpu.irq_mask[19]
.sym 110092 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 110104 display.refresh_tick_SB_LUT4_O_I3
.sym 110242 soc.cpu.irq_pending[6]
.sym 110243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 110244 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110247 soc.cpu.irq_mask[5]
.sym 110248 soc.cpu.irq_pending[5]
.sym 110249 soc.cpu.cpuregs_rs1[7]
.sym 110253 soc.cpu.cpuregs_rs1[11]
.sym 110258 soc.cpu.cpu_state[2]
.sym 110259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 110260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 110261 soc.cpu.cpu_state[4]
.sym 110262 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 110263 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 110264 soc.cpu.irq_pending[5]
.sym 110265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 110266 soc.cpu.cpu_state[4]
.sym 110267 soc.cpu.cpu_state[3]
.sym 110268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[6]
.sym 110273 soc.cpu.instr_timer
.sym 110274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110275 soc.cpu.cpuregs_rs1[2]
.sym 110276 soc.cpu.instr_retirq
.sym 110277 soc.cpu.instr_maskirq
.sym 110278 soc.cpu.irq_mask[11]
.sym 110279 soc.cpu.cpuregs_rs1[11]
.sym 110280 soc.cpu.instr_retirq
.sym 110281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110282 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 110283 soc.cpu.cpu_state[2]
.sym 110284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110287 soc.cpu.irq_pending[6]
.sym 110288 soc.cpu.irq_mask[6]
.sym 110289 soc.cpu.irq_pending[4]
.sym 110290 soc.cpu.irq_pending[5]
.sym 110291 soc.cpu.irq_pending[6]
.sym 110292 soc.cpu.irq_pending[7]
.sym 110293 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 110294 soc.cpu.cpu_state[4]
.sym 110295 soc.cpu.cpu_state[3]
.sym 110296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[2]
.sym 110299 soc.cpu.irq_pending[3]
.sym 110300 soc.cpu.irq_mask[3]
.sym 110303 soc.cpu.irq_mask[6]
.sym 110304 soc.cpu.irq_pending[6]
.sym 110307 soc.cpu.irq_mask[3]
.sym 110308 soc.cpu.irq_pending[3]
.sym 110309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[5]
.sym 110310 soc.cpu.cpu_state[3]
.sym 110311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[2]
.sym 110312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I2[3]
.sym 110313 soc.cpu.irq_pending[0]
.sym 110314 soc.cpu.irq_pending[1]
.sym 110315 soc.cpu.irq_pending[2]
.sym 110316 soc.cpu.irq_pending[3]
.sym 110317 soc.cpu.count_cycle[2]
.sym 110318 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110320 soc.cpu.instr_maskirq
.sym 110321 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110322 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 110323 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 110324 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110327 soc.cpu.irq_pending[7]
.sym 110328 soc.cpu.irq_mask[7]
.sym 110329 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110330 soc.cpu.count_cycle[4]
.sym 110331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110332 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 110333 soc.cpu.irq_pending[3]
.sym 110334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 110335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[2]
.sym 110336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_1_I2[3]
.sym 110337 soc.cpu.instr_retirq
.sym 110338 soc.cpu.cpuregs_rs1[10]
.sym 110339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110342 soc.cpu.count_cycle[36]
.sym 110343 soc.cpu.instr_rdcycleh
.sym 110344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110345 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110346 soc.cpu.count_cycle[10]
.sym 110347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110348 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 110350 soc.cpu.count_instr[2]
.sym 110351 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110353 soc.cpu.count_instr[4]
.sym 110354 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110355 soc.cpu.instr_rdinstrh
.sym 110356 soc.cpu.count_instr[36]
.sym 110357 soc.cpu.cpuregs_rs1[2]
.sym 110362 soc.cpu.count_cycle[14]
.sym 110363 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110366 soc.cpu.count_instr[7]
.sym 110367 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110369 soc.cpu.instr_maskirq
.sym 110370 soc.cpu.irq_mask[1]
.sym 110371 soc.cpu.instr_timer
.sym 110372 soc.cpu.timer[1]
.sym 110373 soc.cpu.count_instr[15]
.sym 110374 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110375 soc.cpu.instr_rdinstrh
.sym 110376 soc.cpu.count_instr[47]
.sym 110378 soc.cpu.count_cycle[47]
.sym 110379 soc.cpu.instr_rdcycleh
.sym 110380 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110381 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110382 soc.cpu.count_instr[14]
.sym 110383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110384 soc.cpu.instr_maskirq
.sym 110385 soc.cpu.cpuregs_rs1[1]
.sym 110390 soc.cpu.count_cycle[1]
.sym 110391 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110393 soc.cpu.count_cycle[33]
.sym 110394 soc.cpu.instr_rdcycleh
.sym 110395 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110396 soc.cpu.count_instr[1]
.sym 110398 soc.cpu.count_instr[10]
.sym 110399 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110401 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 110402 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 110403 soc.cpu.cpuregs_rs1[14]
.sym 110404 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 110406 soc.cpu.count_instr[12]
.sym 110407 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110409 soc.cpu.instr_retirq
.sym 110410 soc.cpu.cpuregs_rs1[1]
.sym 110411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 110413 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110414 soc.cpu.count_cycle[22]
.sym 110415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110416 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 110417 soc.cpu.instr_rdinstrh
.sym 110418 soc.cpu.count_instr[33]
.sym 110419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110420 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 110421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 110422 soc.cpu.cpu_state[4]
.sym 110423 soc.cpu.cpu_state[3]
.sym 110424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[14]
.sym 110425 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110426 soc.cpu.count_cycle[12]
.sym 110427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110428 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 110430 soc.cpu.count_instr[22]
.sym 110431 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110434 soc.cpu.count_cycle[18]
.sym 110435 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110437 soc.cpu.count_cycle[39]
.sym 110438 soc.cpu.instr_rdcycleh
.sym 110439 soc.cpu.instr_rdinstrh
.sym 110440 soc.cpu.count_instr[39]
.sym 110441 soc.cpu.instr_maskirq
.sym 110442 soc.cpu.irq_mask[12]
.sym 110443 soc.cpu.instr_timer
.sym 110444 soc.cpu.timer[12]
.sym 110445 soc.cpu.count_cycle[50]
.sym 110446 soc.cpu.instr_rdcycleh
.sym 110447 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110448 soc.cpu.count_instr[18]
.sym 110449 soc.cpu.count_cycle[35]
.sym 110450 soc.cpu.instr_rdcycleh
.sym 110451 soc.cpu.instr_rdinstrh
.sym 110452 soc.cpu.count_instr[35]
.sym 110453 soc.cpu.count_cycle[34]
.sym 110454 soc.cpu.instr_rdcycleh
.sym 110455 soc.cpu.instr_rdinstrh
.sym 110456 soc.cpu.count_instr[34]
.sym 110457 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 110461 soc.cpu.instr_retirq
.sym 110462 soc.cpu.cpuregs_rs1[12]
.sym 110463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[2]
.sym 110464 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_I2[3]
.sym 110465 soc.cpu.irq_mask[7]
.sym 110466 soc.cpu.irq_pending[7]
.sym 110467 soc.cpu.irq_mask[4]
.sym 110468 soc.cpu.irq_pending[4]
.sym 110469 soc.cpu.count_cycle[44]
.sym 110470 soc.cpu.instr_rdcycleh
.sym 110471 soc.cpu.instr_rdinstrh
.sym 110472 soc.cpu.count_instr[44]
.sym 110474 soc.cpu.count_cycle[13]
.sym 110475 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110477 soc.cpu.count_cycle[41]
.sym 110478 soc.cpu.instr_rdcycleh
.sym 110479 soc.cpu.instr_rdinstrh
.sym 110480 soc.cpu.count_instr[41]
.sym 110481 soc.cpu.count_cycle[45]
.sym 110482 soc.cpu.instr_rdcycleh
.sym 110483 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110484 soc.cpu.count_instr[13]
.sym 110485 soc.cpu.count_cycle[42]
.sym 110486 soc.cpu.instr_rdcycleh
.sym 110487 soc.cpu.instr_rdinstrh
.sym 110488 soc.cpu.count_instr[42]
.sym 110489 soc.cpu.count_cycle[46]
.sym 110490 soc.cpu.instr_rdcycleh
.sym 110491 soc.cpu.instr_rdinstrh
.sym 110492 soc.cpu.count_instr[46]
.sym 110493 soc.cpu.instr_rdinstrh
.sym 110494 soc.cpu.count_instr[45]
.sym 110495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110496 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 110497 soc.cpu.count_instr[16]
.sym 110498 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110499 soc.cpu.instr_rdinstrh
.sym 110500 soc.cpu.count_instr[48]
.sym 110501 soc.cpu.alu_out_q[2]
.sym 110502 soc.cpu.reg_out[2]
.sym 110503 soc.cpu.latched_stalu
.sym 110504 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110506 soc.cpu.count_cycle[48]
.sym 110507 soc.cpu.instr_rdcycleh
.sym 110508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110510 soc.cpu.count_cycle[53]
.sym 110511 soc.cpu.instr_rdcycleh
.sym 110512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110513 soc.cpu.count_cycle[54]
.sym 110514 soc.cpu.instr_rdcycleh
.sym 110515 soc.cpu.instr_rdinstrh
.sym 110516 soc.cpu.count_instr[54]
.sym 110517 soc.cpu.count_instr[21]
.sym 110518 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110519 soc.cpu.instr_rdinstrh
.sym 110520 soc.cpu.count_instr[53]
.sym 110521 soc.cpu.count_cycle[52]
.sym 110522 soc.cpu.instr_rdcycleh
.sym 110523 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110524 soc.cpu.count_instr[20]
.sym 110525 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110526 soc.cpu.count_cycle[21]
.sym 110527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110528 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 110530 soc.cpu.count_cycle[51]
.sym 110531 soc.cpu.instr_rdcycleh
.sym 110532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110533 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110534 soc.cpu.count_cycle[19]
.sym 110535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110536 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 110537 soc.cpu.count_instr[19]
.sym 110538 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110539 soc.cpu.instr_rdinstrh
.sym 110540 soc.cpu.count_instr[51]
.sym 110542 soc.cpu.count_instr[52]
.sym 110543 soc.cpu.instr_rdinstrh
.sym 110544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110545 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110546 soc.cpu.count_cycle[20]
.sym 110547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110548 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 110549 soc.cpu.cpuregs_rs1[12]
.sym 110554 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110555 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 110556 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 110557 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 110558 soc.cpu.count_cycle[16]
.sym 110559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110560 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 110562 soc.cpu.count_cycle[55]
.sym 110563 soc.cpu.instr_rdcycleh
.sym 110564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110565 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 110569 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 110573 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 110574 soc.cpu.cpu_state[4]
.sym 110575 soc.cpu.cpu_state[3]
.sym 110576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[3]
.sym 110577 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 110581 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 110585 soc.cpu.count_instr[23]
.sym 110586 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110587 soc.cpu.instr_rdinstrh
.sym 110588 soc.cpu.count_instr[55]
.sym 110591 soc.cpu.irq_mask[1]
.sym 110592 soc.cpu.irq_pending[1]
.sym 110593 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 110594 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110595 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 110596 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 110597 soc.cpu.cpu_state[3]
.sym 110598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[7]
.sym 110599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 110600 soc.cpu.irq_pending[7]
.sym 110601 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110602 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 110603 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 110604 soc.cpu.irq_state[1]
.sym 110605 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 110606 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110607 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[2]
.sym 110608 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[3]
.sym 110609 soc.cpu.alu_out_q[9]
.sym 110610 soc.cpu.reg_out[9]
.sym 110611 soc.cpu.latched_stalu
.sym 110612 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110613 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 110617 soc.cpu.alu_out_q[14]
.sym 110618 soc.cpu.reg_out[14]
.sym 110619 soc.cpu.latched_stalu
.sym 110620 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110621 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 110622 soc.cpu.cpu_state[4]
.sym 110623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 110624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 110626 soc.cpu.decoded_imm[0]
.sym 110627 soc.cpu.reg_next_pc[0]
.sym 110630 soc.cpu.decoded_imm[1]
.sym 110631 soc.cpu.reg_pc[1]
.sym 110632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[1]
.sym 110634 soc.cpu.decoded_imm[2]
.sym 110635 soc.cpu.reg_pc[2]
.sym 110636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[2]
.sym 110638 soc.cpu.decoded_imm[3]
.sym 110639 soc.cpu.reg_pc[3]
.sym 110640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[3]
.sym 110642 soc.cpu.decoded_imm[4]
.sym 110643 soc.cpu.reg_pc[4]
.sym 110644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[4]
.sym 110646 soc.cpu.decoded_imm[5]
.sym 110647 soc.cpu.reg_pc[5]
.sym 110648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[5]
.sym 110650 soc.cpu.decoded_imm[6]
.sym 110651 soc.cpu.reg_pc[6]
.sym 110652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[6]
.sym 110654 soc.cpu.decoded_imm[7]
.sym 110655 soc.cpu.reg_pc[7]
.sym 110656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[7]
.sym 110658 soc.cpu.decoded_imm[8]
.sym 110659 soc.cpu.reg_pc[8]
.sym 110660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[8]
.sym 110662 soc.cpu.decoded_imm[9]
.sym 110663 soc.cpu.reg_pc[9]
.sym 110664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[9]
.sym 110666 soc.cpu.decoded_imm[10]
.sym 110667 soc.cpu.reg_pc[10]
.sym 110668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[10]
.sym 110670 soc.cpu.decoded_imm[11]
.sym 110671 soc.cpu.reg_pc[11]
.sym 110672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[11]
.sym 110674 soc.cpu.decoded_imm[12]
.sym 110675 soc.cpu.reg_pc[12]
.sym 110676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[12]
.sym 110678 soc.cpu.decoded_imm[13]
.sym 110679 soc.cpu.reg_pc[13]
.sym 110680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[13]
.sym 110682 soc.cpu.decoded_imm[14]
.sym 110683 soc.cpu.reg_pc[14]
.sym 110684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[14]
.sym 110686 soc.cpu.decoded_imm[15]
.sym 110687 soc.cpu.reg_pc[15]
.sym 110688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[15]
.sym 110690 soc.cpu.decoded_imm[16]
.sym 110691 soc.cpu.reg_pc[16]
.sym 110692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[16]
.sym 110694 soc.cpu.decoded_imm[17]
.sym 110695 soc.cpu.reg_pc[17]
.sym 110696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[17]
.sym 110698 soc.cpu.decoded_imm[18]
.sym 110699 soc.cpu.reg_pc[18]
.sym 110700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[18]
.sym 110702 soc.cpu.decoded_imm[19]
.sym 110703 soc.cpu.reg_pc[19]
.sym 110704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[19]
.sym 110706 soc.cpu.decoded_imm[20]
.sym 110707 soc.cpu.reg_pc[20]
.sym 110708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[20]
.sym 110710 soc.cpu.decoded_imm[21]
.sym 110711 soc.cpu.reg_pc[21]
.sym 110712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[21]
.sym 110714 soc.cpu.decoded_imm[22]
.sym 110715 soc.cpu.reg_pc[22]
.sym 110716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[22]
.sym 110718 soc.cpu.decoded_imm[23]
.sym 110719 soc.cpu.reg_pc[23]
.sym 110720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[23]
.sym 110722 soc.cpu.decoded_imm[24]
.sym 110723 soc.cpu.reg_pc[24]
.sym 110724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[24]
.sym 110726 soc.cpu.decoded_imm[25]
.sym 110727 soc.cpu.reg_pc[25]
.sym 110728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[25]
.sym 110730 soc.cpu.decoded_imm[26]
.sym 110731 soc.cpu.reg_pc[26]
.sym 110732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[26]
.sym 110734 soc.cpu.decoded_imm[27]
.sym 110735 soc.cpu.reg_pc[27]
.sym 110736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[27]
.sym 110738 soc.cpu.decoded_imm[28]
.sym 110739 soc.cpu.reg_pc[28]
.sym 110740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[28]
.sym 110742 soc.cpu.decoded_imm[29]
.sym 110743 soc.cpu.reg_pc[29]
.sym 110744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[29]
.sym 110746 soc.cpu.decoded_imm[30]
.sym 110747 soc.cpu.reg_pc[30]
.sym 110748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[30]
.sym 110750 soc.cpu.decoded_imm[31]
.sym 110751 soc.cpu.reg_pc[31]
.sym 110752 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0_SB_LUT4_O_I3[31]
.sym 110753 soc.cpu.instr_retirq
.sym 110754 soc.cpu.cpuregs_rs1[19]
.sym 110755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 110756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 110757 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 110758 soc.cpu.cpu_state[4]
.sym 110759 soc.cpu.cpu_state[3]
.sym 110760 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[28]
.sym 110761 soc.cpu.instr_retirq
.sym 110762 soc.cpu.cpuregs_rs1[21]
.sym 110763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 110764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 110765 soc.cpu.cpuregs_rs1[21]
.sym 110769 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 110770 soc.cpu.cpu_state[4]
.sym 110771 soc.cpu.cpu_state[3]
.sym 110772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[31]
.sym 110773 soc.cpu.instr_maskirq
.sym 110774 soc.cpu.irq_mask[21]
.sym 110775 soc.cpu.instr_timer
.sym 110776 soc.cpu.timer[21]
.sym 110777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 110778 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 110779 soc.cpu.cpu_state[2]
.sym 110780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 110781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 110782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 110783 soc.cpu.cpu_state[2]
.sym 110784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 110785 soc.cpu.instr_maskirq
.sym 110786 soc.cpu.irq_mask[31]
.sym 110787 soc.cpu.instr_timer
.sym 110788 soc.cpu.timer[31]
.sym 110790 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 110791 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[1]
.sym 110792 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 110795 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 110796 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 110797 soc.cpu.cpu_state[4]
.sym 110798 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 110799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 110800 soc.cpu.irq_pending[16]
.sym 110801 soc.cpu.alu_out_q[20]
.sym 110802 soc.cpu.reg_out[20]
.sym 110803 soc.cpu.latched_stalu
.sym 110804 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110805 soc.cpu.do_waitirq_SB_DFFSR_Q_D[0]
.sym 110806 soc.cpu.decoder_trigger
.sym 110807 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 110808 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 110809 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[17]
.sym 110810 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 110811 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 110812 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 110813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 110814 soc.cpu.cpu_state[3]
.sym 110815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 110816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 110817 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 110818 soc.cpu.cpu_state[4]
.sym 110819 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[2]
.sym 110820 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2_SB_LUT4_O_I2[3]
.sym 110821 soc.cpu.alu_out_q[22]
.sym 110822 soc.cpu.reg_out[22]
.sym 110823 soc.cpu.latched_stalu
.sym 110824 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110825 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 110826 soc.cpu.cpu_state[4]
.sym 110827 soc.cpu.cpu_state[3]
.sym 110828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[29]
.sym 110829 soc.cpu.cpu_state[3]
.sym 110830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[25]
.sym 110831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 110832 soc.cpu.irq_pending[25]
.sym 110833 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 110834 soc.cpu.cpu_state[4]
.sym 110835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[2]
.sym 110836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2_SB_LUT4_O_I2[3]
.sym 110837 soc.cpu.cpu_state[3]
.sym 110838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[23]
.sym 110839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 110840 soc.cpu.irq_pending[23]
.sym 110843 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 110844 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 110845 soc.cpu.cpuregs_rs1[22]
.sym 110849 soc.cpu.alu_out_q[26]
.sym 110850 soc.cpu.reg_out[26]
.sym 110851 soc.cpu.latched_stalu
.sym 110852 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110853 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 110854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 110855 soc.cpu.cpu_state[2]
.sym 110856 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]
.sym 110857 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[0]
.sym 110858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[1]
.sym 110859 soc.cpu.cpu_state[2]
.sym 110860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0[3]
.sym 110861 soc.cpu.cpu_state[3]
.sym 110862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[18]
.sym 110863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 110864 soc.cpu.irq_pending[18]
.sym 110865 soc.cpu.irq_pending[20]
.sym 110866 soc.cpu.irq_pending[21]
.sym 110867 soc.cpu.irq_pending[22]
.sym 110868 soc.cpu.irq_pending[23]
.sym 110871 soc.cpu.irq_pending[26]
.sym 110872 soc.cpu.irq_mask[26]
.sym 110873 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110874 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 110875 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 110876 soc.cpu.irq_state[1]
.sym 110879 soc.cpu.irq_pending[22]
.sym 110880 soc.cpu.irq_mask[22]
.sym 110883 soc.cpu.irq_mask[26]
.sym 110884 soc.cpu.irq_pending[26]
.sym 110885 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[0]
.sym 110886 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 110887 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 110888 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3]
.sym 110889 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 110890 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 110891 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 110892 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 110893 soc.cpu.alu_out_q[17]
.sym 110894 soc.cpu.reg_out[17]
.sym 110895 soc.cpu.latched_stalu
.sym 110896 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110897 soc.cpu.irq_pending[24]
.sym 110898 soc.cpu.irq_pending[25]
.sym 110899 soc.cpu.irq_pending[26]
.sym 110900 soc.cpu.irq_pending[27]
.sym 110901 soc.cpu.irq_pending[28]
.sym 110902 soc.cpu.irq_pending[29]
.sym 110903 soc.cpu.irq_pending[30]
.sym 110904 soc.cpu.irq_pending[31]
.sym 110905 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 110906 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 110907 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 110908 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 110910 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 110911 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 110912 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[2]
.sym 110913 soc.cpu.alu_out_q[19]
.sym 110914 soc.cpu.reg_out[19]
.sym 110915 soc.cpu.latched_stalu
.sym 110916 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110919 soc.cpu.irq_mask[31]
.sym 110920 soc.cpu.irq_pending[31]
.sym 110922 soc.cpu.instr_rdinstrh
.sym 110923 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 110924 soc.cpu.instr_rdcycleh
.sym 110925 soc.cpu.alu_out_q[30]
.sym 110926 soc.cpu.reg_out[30]
.sym 110927 soc.cpu.latched_stalu
.sym 110928 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110929 soc.cpu.irq_pending[16]
.sym 110930 soc.cpu.irq_pending[17]
.sym 110931 soc.cpu.irq_pending[18]
.sym 110932 soc.cpu.irq_pending[19]
.sym 110933 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110934 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 110935 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 110936 soc.cpu.irq_state[1]
.sym 110939 soc.cpu.irq_pending[31]
.sym 110940 soc.cpu.irq_mask[31]
.sym 110941 soc.cpu.alu_out_q[30]
.sym 110942 soc.cpu.reg_out[30]
.sym 110943 soc.cpu.latched_stalu
.sym 110944 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110946 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110947 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 110948 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 110949 soc.cpu.cpuregs_rs1[31]
.sym 110953 soc.cpu.alu_out_q[25]
.sym 110954 soc.cpu.reg_out[25]
.sym 110955 soc.cpu.latched_stalu
.sym 110956 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110957 soc.cpu.cpuregs_rs1[30]
.sym 110962 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 110963 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110964 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 110965 soc.cpu.alu_out_q[25]
.sym 110966 soc.cpu.reg_out[25]
.sym 110967 soc.cpu.latched_stalu
.sym 110968 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110969 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 110970 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110971 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 110972 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 110973 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110974 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 110975 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[0]
.sym 110976 soc.cpu.irq_state[1]
.sym 110977 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 110982 soc.cpu.irq_mask[27]
.sym 110983 soc.cpu.irq_pending[27]
.sym 110984 soc.cpu.irq_state[1]
.sym 110985 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 110989 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 110993 soc.cpu.alu_out_q[29]
.sym 110994 soc.cpu.reg_out[29]
.sym 110995 soc.cpu.latched_stalu
.sym 110996 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 110997 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 111001 soc.cpu.alu_out_q[29]
.sym 111002 soc.cpu.reg_out[29]
.sym 111003 soc.cpu.latched_stalu
.sym 111004 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111006 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111007 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 111008 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 111023 soc.cpu.irq_mask[25]
.sym 111024 soc.cpu.irq_pending[25]
.sym 111039 soc.cpu.irq_pending[25]
.sym 111040 soc.cpu.irq_mask[25]
.sym 111180 soc.simpleuart.send_divcnt[16]
.sym 111192 soc.simpleuart.recv_divcnt[6]
.sym 111200 soc.simpleuart.send_divcnt[23]
.sym 111208 soc.simpleuart.recv_divcnt[9]
.sym 111212 soc.simpleuart.recv_divcnt[15]
.sym 111216 soc.simpleuart.recv_divcnt[14]
.sym 111220 soc.simpleuart.recv_divcnt[11]
.sym 111228 soc.simpleuart.recv_divcnt[13]
.sym 111232 soc.simpleuart.recv_divcnt[10]
.sym 111233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[0]
.sym 111234 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[1]
.sym 111235 soc.cpu.cpu_state[2]
.sym 111236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0[3]
.sym 111239 soc.cpu.irq_mask[8]
.sym 111240 soc.cpu.irq_pending[8]
.sym 111241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111242 soc.cpu.irq_pending[11]
.sym 111243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I2[2]
.sym 111244 soc.cpu.cpu_state[2]
.sym 111247 soc.cpu.irq_mask[11]
.sym 111248 soc.cpu.irq_pending[11]
.sym 111249 soc.cpu.cpu_state[4]
.sym 111250 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 111251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111252 soc.cpu.irq_pending[8]
.sym 111253 soc.cpu.irq_pending[8]
.sym 111254 soc.cpu.irq_pending[9]
.sym 111255 soc.cpu.irq_pending[10]
.sym 111256 soc.cpu.irq_pending[11]
.sym 111259 soc.cpu.irq_pending[11]
.sym 111260 soc.cpu.irq_mask[11]
.sym 111263 soc.cpu.irq_pending[8]
.sym 111264 soc.cpu.irq_mask[8]
.sym 111267 soc.cpu.irq_pending[10]
.sym 111268 soc.cpu.irq_mask[10]
.sym 111270 soc.cpu.irq_pending[4]
.sym 111271 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 111273 soc.cpu.instr_retirq
.sym 111274 soc.cpu.cpuregs_rs1[4]
.sym 111275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 111276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 111277 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 111278 soc.cpu.cpu_state[4]
.sym 111279 soc.cpu.cpu_state[3]
.sym 111280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[4]
.sym 111281 soc.cpu.instr_maskirq
.sym 111282 soc.cpu.irq_mask[4]
.sym 111283 soc.cpu.instr_timer
.sym 111284 soc.cpu.timer[4]
.sym 111287 soc.cpu.irq_pending[4]
.sym 111288 soc.cpu.irq_mask[4]
.sym 111290 soc.cpu.cpu_state[2]
.sym 111291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 111292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 111295 soc.cpu.irq_pending[9]
.sym 111296 soc.cpu.irq_mask[9]
.sym 111297 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 111298 soc.cpu.count_cycle[9]
.sym 111299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111300 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 111301 soc.cpu.instr_maskirq
.sym 111302 soc.cpu.irq_mask[10]
.sym 111303 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111304 soc.cpu.cpu_state[2]
.sym 111305 soc.cpu.cpuregs_rs1[9]
.sym 111309 soc.cpu.instr_retirq
.sym 111310 soc.cpu.cpuregs_rs1[9]
.sym 111311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 111312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 111315 soc.cpu.irq_mask[9]
.sym 111316 soc.cpu.irq_pending[9]
.sym 111317 soc.cpu.instr_rdinstrh
.sym 111318 soc.cpu.count_instr[40]
.sym 111319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 111320 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 111321 soc.cpu.instr_maskirq
.sym 111322 soc.cpu.irq_mask[9]
.sym 111323 soc.cpu.instr_timer
.sym 111324 soc.cpu.timer[9]
.sym 111326 soc.cpu.count_cycle[8]
.sym 111327 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 111328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 111330 soc.cpu.count_instr[9]
.sym 111331 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 111332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 111333 soc.cpu.count_cycle[40]
.sym 111334 soc.cpu.instr_rdcycleh
.sym 111335 soc.cpu.instr_rdcycleh_SB_LUT4_I1_O[1]
.sym 111336 soc.cpu.count_instr[8]
.sym 111339 soc.cpu.irq_mask[10]
.sym 111340 soc.cpu.irq_pending[10]
.sym 111341 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 111342 soc.cpu.count_cycle[15]
.sym 111343 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111344 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 111345 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 111346 soc.cpu.cpu_state[4]
.sym 111347 soc.cpu.cpu_state[3]
.sym 111348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[10]
.sym 111349 soc.cpu.cpuregs_rs1[10]
.sym 111353 soc.cpu.irq_pending[10]
.sym 111354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 111356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 111361 soc.cpu.cpuregs_rs1[4]
.sym 111367 soc.cpu.instr_maskirq
.sym 111368 soc.cpu.irq_mask[15]
.sym 111369 soc.cpu.cpuregs_rs1[15]
.sym 111373 soc.cpu.instr_maskirq
.sym 111374 soc.cpu.irq_mask[14]
.sym 111375 soc.cpu.instr_timer
.sym 111376 soc.cpu.timer[14]
.sym 111377 soc.cpu.instr_retirq
.sym 111378 soc.cpu.cpuregs_rs1[15]
.sym 111379 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111380 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 111382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 111383 soc.cpu.cpu_state[2]
.sym 111384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3]
.sym 111385 soc.cpu.instr_timer
.sym 111386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111387 soc.cpu.cpuregs_rs1[14]
.sym 111388 soc.cpu.instr_retirq
.sym 111389 soc.cpu.cpuregs_rs1[13]
.sym 111395 soc.cpu.irq_pending[15]
.sym 111396 soc.cpu.irq_mask[15]
.sym 111398 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111399 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 111400 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 111403 soc.cpu.irq_mask[15]
.sym 111404 soc.cpu.irq_pending[15]
.sym 111407 soc.cpu.irq_pending[13]
.sym 111408 soc.cpu.irq_mask[13]
.sym 111409 soc.cpu.irq_pending[12]
.sym 111410 soc.cpu.irq_pending[13]
.sym 111411 soc.cpu.irq_pending[14]
.sym 111412 soc.cpu.irq_pending[15]
.sym 111413 soc.cpu.alu_out_q[6]
.sym 111414 soc.cpu.reg_out[6]
.sym 111415 soc.cpu.latched_stalu
.sym 111416 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111419 soc.cpu.irq_mask[13]
.sym 111420 soc.cpu.irq_pending[13]
.sym 111421 soc.cpu.instr_maskirq
.sym 111422 soc.cpu.irq_mask[13]
.sym 111423 soc.cpu.instr_timer
.sym 111424 soc.cpu.timer[13]
.sym 111425 soc.cpu.alu_out_q[10]
.sym 111426 soc.cpu.reg_out[10]
.sym 111427 soc.cpu.latched_stalu
.sym 111428 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111429 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 111430 soc.cpu.cpu_state[4]
.sym 111431 soc.cpu.cpu_state[3]
.sym 111432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[13]
.sym 111433 soc.cpu.irq_pending[13]
.sym 111434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[2]
.sym 111436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2[3]
.sym 111439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 111441 soc.cpu.cpuregs_rs1[13]
.sym 111442 soc.cpu.instr_retirq
.sym 111443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111444 soc.cpu.cpu_state[2]
.sym 111445 soc.cpu.irq_mask[4]
.sym 111446 soc.cpu.irq_pending[4]
.sym 111447 soc.cpu.irq_state[1]
.sym 111448 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[3]
.sym 111449 soc.cpu.alu_out_q[10]
.sym 111450 soc.cpu.reg_out[10]
.sym 111451 soc.cpu.latched_stalu
.sym 111452 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111454 soc.cpu.irq_pending[2]
.sym 111455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 111456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 111457 soc.cpu.alu_out_q[5]
.sym 111458 soc.cpu.reg_out[5]
.sym 111459 soc.cpu.latched_stalu
.sym 111460 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111461 soc.cpu.alu_out_q[6]
.sym 111462 soc.cpu.reg_out[6]
.sym 111463 soc.cpu.latched_stalu
.sym 111464 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111466 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111467 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 111468 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 111469 soc.cpu.alu_out_q[5]
.sym 111470 soc.cpu.reg_out[5]
.sym 111471 soc.cpu.latched_stalu
.sym 111472 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111473 soc.cpu.alu_out_q[12]
.sym 111474 soc.cpu.reg_out[12]
.sym 111475 soc.cpu.latched_stalu
.sym 111476 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111481 soc.cpu.alu_out_q[12]
.sym 111482 soc.cpu.reg_out[12]
.sym 111483 soc.cpu.latched_stalu
.sym 111484 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111487 soc.cpu.irq_pending[12]
.sym 111488 soc.cpu.irq_mask[12]
.sym 111490 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111491 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 111492 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 111493 soc.cpu.alu_out_q[7]
.sym 111494 soc.cpu.reg_out[7]
.sym 111495 soc.cpu.latched_stalu
.sym 111496 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111499 soc.cpu.irq_mask[12]
.sym 111500 soc.cpu.irq_pending[12]
.sym 111502 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111503 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 111504 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 111505 soc.cpu.alu_out_q[7]
.sym 111506 soc.cpu.reg_out[7]
.sym 111507 soc.cpu.latched_stalu
.sym 111508 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111509 soc.cpu.irq_mask[7]
.sym 111510 soc.cpu.irq_pending[7]
.sym 111511 soc.cpu.irq_state[1]
.sym 111512 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3[3]
.sym 111514 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111515 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 111516 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 111517 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 111521 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111522 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 111523 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 111524 soc.cpu.irq_state[1]
.sym 111527 soc.cpu.irq_mask[14]
.sym 111528 soc.cpu.irq_pending[14]
.sym 111529 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]
.sym 111530 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[1]
.sym 111531 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 111532 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[3]
.sym 111535 soc.cpu.irq_pending[14]
.sym 111536 soc.cpu.irq_mask[14]
.sym 111537 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 111538 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 111539 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 111540 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 111541 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111542 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 111543 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 111544 soc.cpu.irq_state[1]
.sym 111545 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 111547 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 111548 soc.cpu.irq_state[1]
.sym 111549 soc.cpu.cpu_state[3]
.sym 111550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[9]
.sym 111551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111552 soc.cpu.irq_pending[9]
.sym 111554 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111555 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 111556 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 111558 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111559 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 111560 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 111561 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 111562 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 111563 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 111564 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 111565 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111566 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 111567 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]
.sym 111568 soc.cpu.irq_state[1]
.sym 111569 soc.cpu.alu_out_q[14]
.sym 111570 soc.cpu.reg_out[14]
.sym 111571 soc.cpu.latched_stalu
.sym 111572 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111573 soc.cpu.alu_out_q[9]
.sym 111574 soc.cpu.reg_out[9]
.sym 111575 soc.cpu.latched_stalu
.sym 111576 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111577 soc.cpu.cpuregs_rs1[14]
.sym 111581 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 111583 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1[2]
.sym 111584 soc.cpu.irq_state[1]
.sym 111585 soc.cpu.alu_out_q[1]
.sym 111586 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 111587 soc.cpu.latched_stalu
.sym 111588 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111589 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 111590 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 111591 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 111592 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 111593 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111594 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 111595 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 111596 soc.cpu.irq_state[1]
.sym 111597 soc.cpu.cpu_state[6]
.sym 111598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 111599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 111600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 111602 soc.cpu.latched_compr
.sym 111603 soc.cpu.reg_pc[1]
.sym 111607 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[0]
.sym 111608 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[1]
.sym 111609 soc.cpu.alu_out_q[1]
.sym 111610 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 111611 soc.cpu.latched_stalu
.sym 111612 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111613 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 111614 soc.cpu.cpu_state[4]
.sym 111615 soc.cpu.cpu_state[3]
.sym 111616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[11]
.sym 111617 soc.cpu.instr_retirq
.sym 111618 soc.cpu.cpuregs_rs1[22]
.sym 111619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 111620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 111621 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111622 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 111623 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 111624 soc.cpu.irq_state[1]
.sym 111625 soc.cpu.instr_retirq
.sym 111626 soc.cpu.cpuregs_rs1[20]
.sym 111627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 111628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 111629 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 111630 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 111631 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_1_I2[2]
.sym 111632 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 111633 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111634 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 111635 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2_SB_LUT4_O_1_I2[2]
.sym 111636 soc.cpu.irq_state[1]
.sym 111637 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111638 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111639 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111640 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 111641 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 111642 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 111643 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 111644 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 111645 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 111646 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111647 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 111648 soc.cpu.latched_compr_SB_LUT4_I1_O[6]
.sym 111649 soc.cpu.alu_out_q[21]
.sym 111650 soc.cpu.reg_out[21]
.sym 111651 soc.cpu.latched_stalu
.sym 111652 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111653 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111654 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 111655 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[1]
.sym 111656 soc.cpu.irq_state[1]
.sym 111657 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111658 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 111659 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 111660 soc.cpu.irq_state[1]
.sym 111661 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 111662 soc.cpu.cpu_state[4]
.sym 111663 soc.cpu.cpu_state[3]
.sym 111664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[17]
.sym 111665 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111666 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 111667 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]
.sym 111668 soc.cpu.irq_state[1]
.sym 111669 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[0]
.sym 111670 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[1]
.sym 111671 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[2]
.sym 111672 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[3]
.sym 111673 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 111677 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111678 soc.cpu.irq_pending[2]
.sym 111679 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[2]
.sym 111680 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O[3]
.sym 111682 soc.cpu.irq_pending[30]
.sym 111683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[2]
.sym 111686 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 111687 soc.cpu.reg_out[26]
.sym 111688 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111689 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 111693 soc.cpu.instr_maskirq
.sym 111694 soc.cpu.irq_mask[22]
.sym 111695 soc.cpu.instr_timer
.sym 111696 soc.cpu.timer[22]
.sym 111697 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 111698 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 111699 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 111700 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 111701 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 111705 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 111706 soc.cpu.cpu_state[4]
.sym 111707 soc.cpu.cpu_state[3]
.sym 111708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[30]
.sym 111709 soc.cpu.cpu_state[3]
.sym 111710 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[26]
.sym 111711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111712 soc.cpu.irq_pending[26]
.sym 111713 soc.cpu.irq_pending[24]
.sym 111714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111715 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 111716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 111718 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 111719 soc.cpu.reg_out[24]
.sym 111720 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111721 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 111722 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 111723 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 111724 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 111725 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111726 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 111727 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 111728 soc.cpu.irq_state[1]
.sym 111731 soc.cpu.irq_mask[21]
.sym 111732 soc.cpu.irq_pending[21]
.sym 111733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111734 soc.cpu.irq_pending[21]
.sym 111735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[2]
.sym 111736 soc.cpu.cpu_state[2]
.sym 111737 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 111738 soc.cpu.cpu_state[4]
.sym 111739 soc.cpu.cpu_state[3]
.sym 111740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[24]
.sym 111743 soc.cpu.irq_pending[21]
.sym 111744 soc.cpu.irq_mask[21]
.sym 111745 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 111746 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 111747 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111748 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 111749 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[23]
.sym 111750 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 111751 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 111752 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 111753 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 111754 soc.cpu.decoded_imm_j[6]
.sym 111755 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111756 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 111757 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 111758 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 111759 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 111760 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 111762 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111763 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 111764 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 111766 soc.cpu.instr_timer
.sym 111767 soc.cpu.instr_maskirq
.sym 111768 soc.cpu.instr_retirq
.sym 111769 soc.cpu.irq_mask[27]
.sym 111770 soc.cpu.irq_pending[27]
.sym 111771 soc.cpu.irq_mask[24]
.sym 111772 soc.cpu.irq_pending[24]
.sym 111773 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 111774 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 111775 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111776 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 111777 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 111782 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111783 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 111784 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 111786 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 111787 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[1]
.sym 111788 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 111790 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 111791 soc.cpu.decoder_trigger
.sym 111792 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 111793 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111794 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 111795 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1]
.sym 111796 soc.cpu.irq_state[1]
.sym 111799 soc.cpu.irq_mask[22]
.sym 111800 soc.cpu.irq_pending[22]
.sym 111801 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 111805 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 111809 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 111810 soc.cpu.decoded_imm_j[10]
.sym 111811 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111812 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 111813 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 111814 soc.cpu.decoded_imm_j[11]
.sym 111815 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 111817 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 111818 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 111819 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 111820 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 111822 soc.cpu.irq_pending[17]
.sym 111823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 111824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111826 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111827 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 111828 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 111829 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 111830 soc.cpu.decoded_imm_j[5]
.sym 111831 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111832 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 111833 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 111834 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 111835 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 111836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 111837 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 111838 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 111839 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 111840 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 111842 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111843 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 111844 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 111845 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 111849 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 111853 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 111857 soc.cpu.alu_out_q[23]
.sym 111858 soc.cpu.reg_out[23]
.sym 111859 soc.cpu.latched_stalu
.sym 111860 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111861 soc.cpu.alu_out_q[23]
.sym 111862 soc.cpu.reg_out[23]
.sym 111863 soc.cpu.latched_stalu
.sym 111864 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111866 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111867 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 111868 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 111869 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 111874 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111875 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 111876 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 111877 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 111882 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111883 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 111884 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 111886 soc.cpu.instr_rdcycle
.sym 111887 soc.cpu.instr_retirq_SB_LUT4_I3_O[3]
.sym 111888 soc.cpu.instr_retirq_SB_LUT4_I3_O[0]
.sym 111889 soc.cpu.alu_out_q[31]
.sym 111890 soc.cpu.reg_out[31]
.sym 111891 soc.cpu.latched_stalu
.sym 111892 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111894 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 111896 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 111897 soc.cpu.alu_out_q[31]
.sym 111898 soc.cpu.reg_out[31]
.sym 111899 soc.cpu.latched_stalu
.sym 111900 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111901 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 111907 soc.cpu.irq_mask[30]
.sym 111908 soc.cpu.irq_pending[30]
.sym 111909 soc.cpu.alu_out_q[27]
.sym 111910 soc.cpu.reg_out[27]
.sym 111911 soc.cpu.latched_stalu
.sym 111912 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111913 soc.cpu.cpuregs.wen
.sym 111918 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111919 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 111920 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 111921 soc.cpu.alu_out_q[27]
.sym 111922 soc.cpu.reg_out[27]
.sym 111923 soc.cpu.latched_stalu
.sym 111924 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111926 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111927 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 111928 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 111929 soc.cpu.alu_out_q[24]
.sym 111930 soc.cpu.reg_out[24]
.sym 111931 soc.cpu.latched_stalu
.sym 111932 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111933 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111934 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 111935 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2_SB_LUT4_O_I2[0]
.sym 111936 soc.cpu.irq_state[1]
.sym 111937 soc.cpu.alu_out_q[28]
.sym 111938 soc.cpu.reg_out[28]
.sym 111939 soc.cpu.latched_stalu
.sym 111940 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 111942 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111943 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 111944 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 111945 soc.cpu.alu_out_q[24]
.sym 111946 soc.cpu.reg_out[24]
.sym 111947 soc.cpu.latched_stalu
.sym 111948 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111949 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 111950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 111951 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 111952 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111953 soc.cpu.alu_out_q[28]
.sym 111954 soc.cpu.reg_out[28]
.sym 111955 soc.cpu.latched_stalu
.sym 111956 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111959 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 111960 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 111961 soc.cpu.irq_mask[24]
.sym 111962 soc.cpu.irq_pending[24]
.sym 111963 soc.cpu.irq_state[1]
.sym 111964 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_1_I3[3]
.sym 111966 soc.cpu.instr_jalr
.sym 111967 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 111968 soc.cpu.is_alu_reg_imm
.sym 111969 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 111970 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111971 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 111972 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 111986 soc.cpu.irq_mask[28]
.sym 111987 soc.cpu.irq_pending[28]
.sym 111988 soc.cpu.irq_state[1]
.sym 111995 soc.cpu.irq_pending[24]
.sym 111996 soc.cpu.irq_mask[24]
.sym 111997 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 111998 soc.cpu.cpu_state[1]
.sym 111999 soc.cpu.cpu_state[3]
.sym 112000 UART_RX_SB_LUT4_I1_I0[3]
.sym 112083 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112084 soc.simpleuart.recv_divcnt[0]
.sym 112093 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112095 soc.simpleuart.recv_divcnt[1]
.sym 112096 soc.simpleuart.recv_divcnt[0]
.sym 112100 soc.simpleuart.recv_divcnt[7]
.sym 112104 soc.simpleuart.recv_divcnt[0]
.sym 112108 soc.simpleuart.recv_divcnt[5]
.sym 112112 soc.simpleuart.recv_divcnt[2]
.sym 112116 soc.simpleuart.recv_divcnt[4]
.sym 112120 soc.simpleuart.send_divcnt[14]
.sym 112124 soc.simpleuart.send_divcnt[13]
.sym 112128 soc.simpleuart.recv_divcnt[1]
.sym 112130 soc.simpleuart.recv_divcnt[0]
.sym 112135 soc.simpleuart.recv_divcnt[1]
.sym 112137 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112139 soc.simpleuart.recv_divcnt[2]
.sym 112140 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[2]
.sym 112141 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112143 soc.simpleuart.recv_divcnt[3]
.sym 112144 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 112145 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112147 soc.simpleuart.recv_divcnt[4]
.sym 112148 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[4]
.sym 112149 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112151 soc.simpleuart.recv_divcnt[5]
.sym 112152 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[5]
.sym 112153 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112155 soc.simpleuart.recv_divcnt[6]
.sym 112156 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[6]
.sym 112157 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112159 soc.simpleuart.recv_divcnt[7]
.sym 112160 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[7]
.sym 112161 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112163 soc.simpleuart.recv_divcnt[8]
.sym 112164 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[8]
.sym 112165 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112167 soc.simpleuart.recv_divcnt[9]
.sym 112168 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[9]
.sym 112169 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112171 soc.simpleuart.recv_divcnt[10]
.sym 112172 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[10]
.sym 112173 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112175 soc.simpleuart.recv_divcnt[11]
.sym 112176 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[11]
.sym 112177 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112179 soc.simpleuart.recv_divcnt[12]
.sym 112180 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[12]
.sym 112181 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112183 soc.simpleuart.recv_divcnt[13]
.sym 112184 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[13]
.sym 112185 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112187 soc.simpleuart.recv_divcnt[14]
.sym 112188 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[14]
.sym 112189 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112191 soc.simpleuart.recv_divcnt[15]
.sym 112192 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[15]
.sym 112193 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112195 soc.simpleuart.recv_divcnt[16]
.sym 112196 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[16]
.sym 112197 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112199 soc.simpleuart.recv_divcnt[17]
.sym 112200 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[17]
.sym 112201 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112203 soc.simpleuart.recv_divcnt[18]
.sym 112204 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[18]
.sym 112205 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112207 soc.simpleuart.recv_divcnt[19]
.sym 112208 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[19]
.sym 112209 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112211 soc.simpleuart.recv_divcnt[20]
.sym 112212 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[20]
.sym 112213 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112215 soc.simpleuart.recv_divcnt[21]
.sym 112216 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[21]
.sym 112217 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112219 soc.simpleuart.recv_divcnt[22]
.sym 112220 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[22]
.sym 112221 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112223 soc.simpleuart.recv_divcnt[23]
.sym 112224 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[23]
.sym 112225 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112227 soc.simpleuart.recv_divcnt[24]
.sym 112228 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[24]
.sym 112229 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112231 soc.simpleuart.recv_divcnt[25]
.sym 112232 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[25]
.sym 112233 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112235 soc.simpleuart.recv_divcnt[26]
.sym 112236 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[26]
.sym 112237 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112239 soc.simpleuart.recv_divcnt[27]
.sym 112240 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[27]
.sym 112241 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112243 soc.simpleuart.recv_divcnt[28]
.sym 112244 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[28]
.sym 112245 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112247 soc.simpleuart.recv_divcnt[29]
.sym 112248 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[29]
.sym 112249 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112251 soc.simpleuart.recv_divcnt[30]
.sym 112252 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[30]
.sym 112253 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 112255 soc.simpleuart.recv_divcnt[31]
.sym 112256 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I0_I3[31]
.sym 112258 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 112263 soc.simpleuart.recv_state[1]
.sym 112265 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 112267 soc.simpleuart.recv_state[2]
.sym 112268 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 112269 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 112271 soc.simpleuart.recv_state[3]
.sym 112272 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 112285 soc.simpleuart.recv_state[2]
.sym 112286 soc.simpleuart.recv_state[3]
.sym 112287 soc.simpleuart.recv_state[1]
.sym 112288 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 112297 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 112321 soc.cpu.instr_timer
.sym 112322 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 112323 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 112324 soc.cpu.cpu_state[2]
.sym 112326 soc.cpu.cpu_state[2]
.sym 112327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[1]
.sym 112328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[2]
.sym 112333 soc.spimemio.buffer[10]
.sym 112338 soc.cpu.irq_pending[1]
.sym 112339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 112340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 112342 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 112343 soc.cpu.reg_out[4]
.sym 112344 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 112354 soc.cpu.cpu_state[4]
.sym 112355 soc.cpu.cpu_state[3]
.sym 112356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[15]
.sym 112358 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 112359 soc.cpu.reg_out[10]
.sym 112360 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112361 soc.cpu.irq_pending[15]
.sym 112362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 112363 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 112364 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 112366 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 112367 soc.cpu.reg_out[2]
.sym 112368 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112369 soc.cpu.alu_out_q[4]
.sym 112370 soc.cpu.reg_out[4]
.sym 112371 soc.cpu.latched_stalu
.sym 112372 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112374 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112375 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 112376 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 112379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 112380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 112382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[0]
.sym 112383 soc.cpu.cpu_state[2]
.sym 112384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 112385 soc.cpu.alu_out_q[4]
.sym 112386 soc.cpu.reg_out[4]
.sym 112387 soc.cpu.latched_stalu
.sym 112388 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112390 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 112391 soc.cpu.reg_out[12]
.sym 112392 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112393 soc.cpu.alu_out_SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 112394 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112395 soc.cpu.next_pc[16]
.sym 112396 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 112397 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 112398 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112399 soc.cpu.next_pc[17]
.sym 112400 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 112401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 112402 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112403 soc.cpu.next_pc[14]
.sym 112404 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 112405 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 112406 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112407 soc.cpu.next_pc[10]
.sym 112408 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 112409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 112410 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112411 soc.cpu.next_pc[11]
.sym 112412 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 112413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 112414 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112415 soc.cpu.next_pc[12]
.sym 112416 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 112417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 112418 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112419 soc.cpu.next_pc[20]
.sym 112420 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 112421 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 112422 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112423 soc.cpu.next_pc[19]
.sym 112424 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 112426 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 112427 soc.cpu.reg_out[5]
.sym 112428 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112429 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 112430 soc.cpu.cpu_state[4]
.sym 112431 soc.cpu.cpu_state[3]
.sym 112432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[1]
.sym 112433 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 112434 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112435 soc.cpu.next_pc[23]
.sym 112436 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 112443 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 112444 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 112445 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 112446 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112447 soc.cpu.next_pc[22]
.sym 112448 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 112449 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 112450 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112451 soc.cpu.next_pc[26]
.sym 112452 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 112453 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_O_I3[1]
.sym 112454 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112455 soc.cpu.next_pc[24]
.sym 112456 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 112457 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 112458 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 112459 soc.cpu.next_pc[25]
.sym 112460 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 112462 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 112463 soc.cpu.reg_out[7]
.sym 112464 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112470 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 112471 soc.cpu.reg_out[8]
.sym 112472 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112473 soc.cpu.irq_pending[12]
.sym 112474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 112475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[2]
.sym 112476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2[3]
.sym 112482 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112483 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 112484 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 112486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 112487 soc.cpu.cpu_state[2]
.sym 112488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 112489 soc.cpu.alu_out_q[8]
.sym 112490 soc.cpu.reg_out[8]
.sym 112491 soc.cpu.latched_stalu
.sym 112492 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112494 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 112495 soc.cpu.reg_out[14]
.sym 112496 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 112498 soc.cpu.irq_pending[14]
.sym 112499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[2]
.sym 112500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2[3]
.sym 112501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 112502 soc.cpu.cpu_state[4]
.sym 112503 soc.cpu.cpu_state[3]
.sym 112504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[12]
.sym 112505 soc.cpu.alu_out_q[8]
.sym 112506 soc.cpu.reg_out[8]
.sym 112507 soc.cpu.latched_stalu
.sym 112508 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112509 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 112510 soc.cpu.cpu_state[4]
.sym 112511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 112512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 112514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 112515 soc.cpu.cpu_state[6]
.sym 112516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 112517 soc.cpu.alu_out_q[15]
.sym 112518 soc.cpu.reg_out[15]
.sym 112519 soc.cpu.latched_stalu
.sym 112520 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112521 soc.cpu.alu_out_q[13]
.sym 112522 soc.cpu.reg_out[13]
.sym 112523 soc.cpu.latched_stalu
.sym 112524 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112525 soc.cpu.alu_out_q[13]
.sym 112526 soc.cpu.reg_out[13]
.sym 112527 soc.cpu.latched_stalu
.sym 112528 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112529 soc.cpu.alu_out_q[15]
.sym 112530 soc.cpu.reg_out[15]
.sym 112531 soc.cpu.latched_stalu
.sym 112532 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[8]
.sym 112534 soc.cpu.cpu_state[3]
.sym 112535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[2]
.sym 112536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2[3]
.sym 112538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 112539 soc.cpu.cpu_state[6]
.sym 112540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 112542 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112543 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 112544 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 112546 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112547 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 112548 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 112550 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 112551 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[1]
.sym 112552 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2[2]
.sym 112553 soc.cpu.alu_out_q[11]
.sym 112554 soc.cpu.reg_out[11]
.sym 112555 soc.cpu.latched_stalu
.sym 112556 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112557 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 112562 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 112563 soc.cpu.reg_out[11]
.sym 112564 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112566 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112567 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 112568 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 112570 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112571 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[1]
.sym 112572 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_20_I3[2]
.sym 112574 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 112575 soc.cpu.decoder_trigger
.sym 112576 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112577 soc.cpu.cpu_state[4]
.sym 112578 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 112579 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 112580 soc.cpu.irq_pending[22]
.sym 112582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 112583 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[1]
.sym 112584 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2[2]
.sym 112585 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 112586 soc.cpu.cpu_state[4]
.sym 112587 soc.cpu.cpu_state[3]
.sym 112588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[19]
.sym 112589 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 112594 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 112595 soc.cpu.reg_out[19]
.sym 112596 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112598 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 112599 soc.cpu.decoder_trigger
.sym 112600 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112602 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 112603 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[1]
.sym 112604 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2[2]
.sym 112606 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 112607 soc.cpu.decoder_trigger
.sym 112608 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112609 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 112610 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 112611 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112612 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112613 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 112614 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 112615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112616 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112620 soc.cpu.compressed_instr
.sym 112621 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[11]
.sym 112622 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 112623 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112624 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112625 soc.cpu.cpu_state[4]
.sym 112626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 112627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 112628 soc.cpu.irq_pending[20]
.sym 112630 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112631 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 112632 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 112633 soc.cpu.alu_out_q[21]
.sym 112634 soc.cpu.reg_out[21]
.sym 112635 soc.cpu.latched_stalu
.sym 112636 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112637 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 112638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 112639 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112640 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 112642 soc.cpu.compressed_instr
.sym 112643 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 112646 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 112647 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112648 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 112651 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 112652 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 112655 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 112656 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 112659 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 112660 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 112663 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 112664 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 112667 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 112668 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 112671 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 112672 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 112675 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 112676 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 112679 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 112680 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 112683 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 112684 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 112687 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 112688 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 112691 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 112692 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 112695 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 112696 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 112699 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 112700 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 112703 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 112704 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 112707 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 112708 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 112711 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 112712 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 112715 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 112716 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 112719 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 112720 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 112723 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 112724 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 112727 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 112728 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 112731 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 112732 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 112735 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 112736 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 112739 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 112740 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 112743 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 112744 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 112747 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 112748 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 112751 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 112752 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 112755 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 112756 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 112759 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 112760 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 112763 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 112764 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 112765 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[28]
.sym 112766 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 112767 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112768 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112769 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[16]
.sym 112770 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 112771 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112772 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112773 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[30]
.sym 112774 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 112775 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112776 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112778 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 112779 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 112780 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 112781 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[25]
.sym 112782 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 112783 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112784 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112786 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 112787 soc.cpu.decoder_trigger
.sym 112788 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112790 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 112791 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 112792 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 112793 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[24]
.sym 112794 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 112795 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112796 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112798 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 112799 soc.cpu.decoder_trigger
.sym 112800 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112802 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 112803 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[1]
.sym 112804 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 112806 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 112807 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[1]
.sym 112808 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 112810 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 112811 soc.cpu.reg_out[17]
.sym 112812 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112814 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 112815 soc.cpu.decoder_trigger
.sym 112816 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112817 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[18]
.sym 112818 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 112819 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112820 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112822 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 112823 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112824 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 112826 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 112827 soc.cpu.decoder_trigger
.sym 112828 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112830 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 112831 soc.cpu.decoder_trigger
.sym 112832 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112834 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 112835 soc.cpu.reg_out[25]
.sym 112836 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112838 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 112839 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 112840 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 112842 soc.cpu.cpuregs_raddr1[0]
.sym 112843 soc.cpu.cpuregs_raddr1[1]
.sym 112844 soc.cpu.cpuregs.regs.0.0.1_RDATA_11_SB_LUT4_O_I3[2]
.sym 112846 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 112847 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 112848 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 112850 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 112851 soc.cpu.decoder_trigger
.sym 112852 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112854 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 112855 soc.cpu.decoder_trigger
.sym 112856 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 112858 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 112859 soc.cpu.reg_out[31]
.sym 112860 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 112862 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 112863 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 112864 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 112866 soc.cpu.decoded_imm_j[20]
.sym 112867 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112868 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 112871 soc.cpu.irq_pending[30]
.sym 112872 soc.cpu.irq_mask[30]
.sym 112875 soc.cpu.irq_pending[17]
.sym 112876 soc.cpu.irq_mask[17]
.sym 112879 soc.cpu.irq_pending[27]
.sym 112880 soc.cpu.irq_mask[27]
.sym 112881 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 112882 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 112883 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 112884 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 112887 soc.cpu.cpuregs.regs.0.0.1_RADDR_2[0]
.sym 112888 soc.cpu.cpuregs_waddr[1]
.sym 112889 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[0]
.sym 112890 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[1]
.sym 112891 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[2]
.sym 112892 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_I0_O[3]
.sym 112893 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[0]
.sym 112894 soc.cpu.cpuregs_waddr[4]
.sym 112895 soc.cpu.cpuregs_waddr[3]
.sym 112896 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 112899 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112900 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 112901 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 112902 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112903 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 112904 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 112905 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 112906 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 112907 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 112908 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 112909 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 112910 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112911 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 112912 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 112914 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112915 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 112916 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[2]
.sym 112917 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 112918 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 112919 soc.cpu.mem_rdata_q[16]
.sym 112920 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 112922 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 112923 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 112924 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 112926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 112927 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 112928 soc.cpu.mem_rdata_q[18]
.sym 112929 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112930 soc.cpu.decoded_rd[0]
.sym 112931 soc.cpu.cpu_state[3]
.sym 112932 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 112933 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112934 soc.cpu.decoded_rd[1]
.sym 112935 soc.cpu.cpu_state[3]
.sym 112936 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 112939 soc.cpu.instr_bge_SB_LUT4_I2_O[0]
.sym 112940 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112950 soc.cpu.cpu_state[3]
.sym 112951 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 112952 soc.cpu.decoded_rd[3]
.sym 112954 soc.cpu.cpu_state[3]
.sym 112955 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 112956 soc.cpu.decoded_rd[4]
.sym 112957 soc.cpu.do_waitirq_SB_DFFSR_Q_D[1]
.sym 112958 soc.cpu.decoded_rd[2]
.sym 112959 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112960 soc.cpu.cpu_state[3]
.sym 113008 soc.simpleuart.send_divcnt[0]
.sym 113011 soc.simpleuart.send_divcnt[1]
.sym 113012 soc.simpleuart.send_divcnt[0]
.sym 113013 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 113026 soc.simpleuart.send_divcnt[0]
.sym 113031 soc.simpleuart.send_divcnt[1]
.sym 113035 soc.simpleuart.send_divcnt[2]
.sym 113036 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 113039 soc.simpleuart.send_divcnt[3]
.sym 113040 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 113043 soc.simpleuart.send_divcnt[4]
.sym 113044 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 113047 soc.simpleuart.send_divcnt[5]
.sym 113048 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 113051 soc.simpleuart.send_divcnt[6]
.sym 113052 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 113055 soc.simpleuart.send_divcnt[7]
.sym 113056 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 113059 soc.simpleuart.send_divcnt[8]
.sym 113060 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 113063 soc.simpleuart.send_divcnt[9]
.sym 113064 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 113067 soc.simpleuart.send_divcnt[10]
.sym 113068 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 113071 soc.simpleuart.send_divcnt[11]
.sym 113072 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 113075 soc.simpleuart.send_divcnt[12]
.sym 113076 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 113079 soc.simpleuart.send_divcnt[13]
.sym 113080 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 113083 soc.simpleuart.send_divcnt[14]
.sym 113084 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 113087 soc.simpleuart.send_divcnt[15]
.sym 113088 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 113091 soc.simpleuart.send_divcnt[16]
.sym 113092 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 113095 soc.simpleuart.send_divcnt[17]
.sym 113096 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 113099 soc.simpleuart.send_divcnt[18]
.sym 113100 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 113103 soc.simpleuart.send_divcnt[19]
.sym 113104 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 113107 soc.simpleuart.send_divcnt[20]
.sym 113108 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 113111 soc.simpleuart.send_divcnt[21]
.sym 113112 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 113115 soc.simpleuart.send_divcnt[22]
.sym 113116 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 113119 soc.simpleuart.send_divcnt[23]
.sym 113120 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 113123 soc.simpleuart.send_divcnt[24]
.sym 113124 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 113127 soc.simpleuart.send_divcnt[25]
.sym 113128 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 113131 soc.simpleuart.send_divcnt[26]
.sym 113132 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 113135 soc.simpleuart.send_divcnt[27]
.sym 113136 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 113139 soc.simpleuart.send_divcnt[28]
.sym 113140 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 113143 soc.simpleuart.send_divcnt[29]
.sym 113144 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 113147 soc.simpleuart.send_divcnt[30]
.sym 113148 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 113151 soc.simpleuart.send_divcnt[31]
.sym 113152 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 113156 soc.simpleuart.send_divcnt[24]
.sym 113160 soc.simpleuart.recv_divcnt[12]
.sym 113164 soc.simpleuart.recv_divcnt[16]
.sym 113168 soc.simpleuart.recv_divcnt[19]
.sym 113172 soc.simpleuart.recv_divcnt[17]
.sym 113176 soc.simpleuart.recv_divcnt[18]
.sym 113180 soc.simpleuart.send_divcnt[27]
.sym 113184 soc.simpleuart.recv_divcnt[8]
.sym 113188 soc.simpleuart.recv_divcnt[22]
.sym 113192 soc.simpleuart.recv_divcnt[21]
.sym 113196 soc.simpleuart.recv_divcnt[26]
.sym 113200 soc.simpleuart.recv_divcnt[24]
.sym 113204 soc.simpleuart.recv_divcnt[25]
.sym 113208 soc.simpleuart.recv_divcnt[30]
.sym 113212 soc.simpleuart.recv_divcnt[23]
.sym 113216 soc.simpleuart.recv_divcnt[20]
.sym 113217 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 113218 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 113219 soc.simpleuart.recv_state[1]
.sym 113220 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 113222 soc.simpleuart.recv_state[3]
.sym 113223 soc.simpleuart.recv_state[2]
.sym 113224 soc.simpleuart.recv_state[1]
.sym 113227 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 113228 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 113229 UART_RX_SB_LUT4_I1_I0[0]
.sym 113230 UART_RX$SB_IO_IN
.sym 113231 UART_RX_SB_LUT4_I1_I0[2]
.sym 113232 UART_RX_SB_LUT4_I1_I0[3]
.sym 113233 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 113234 soc.simpleuart.recv_state[2]
.sym 113235 soc.simpleuart.recv_state[3]
.sym 113236 soc.simpleuart.recv_state[1]
.sym 113239 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 113240 UART_RX_SB_LUT4_I1_I0[2]
.sym 113243 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 113244 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 113245 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[0]
.sym 113246 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[30]
.sym 113247 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 113248 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 113250 soc.cpu.mem_la_firstword_xfer
.sym 113251 soc.cpu.next_pc[2]
.sym 113254 $PACKER_VCC_NET
.sym 113256 $nextpnr_ICESTORM_LC_6$I3
.sym 113259 soc.cpu.next_pc[3]
.sym 113262 $PACKER_VCC_NET
.sym 113264 $nextpnr_ICESTORM_LC_7$I3
.sym 113267 soc.cpu.next_pc[4]
.sym 113270 $PACKER_VCC_NET
.sym 113272 $nextpnr_ICESTORM_LC_8$I3
.sym 113275 soc.cpu.next_pc[5]
.sym 113278 $PACKER_VCC_NET
.sym 113280 $nextpnr_ICESTORM_LC_9$I3
.sym 113283 soc.cpu.next_pc[6]
.sym 113286 $PACKER_VCC_NET
.sym 113288 $nextpnr_ICESTORM_LC_10$I3
.sym 113291 soc.cpu.next_pc[7]
.sym 113294 $PACKER_VCC_NET
.sym 113296 $nextpnr_ICESTORM_LC_11$I3
.sym 113299 soc.cpu.next_pc[8]
.sym 113302 $PACKER_VCC_NET
.sym 113304 $nextpnr_ICESTORM_LC_12$I3
.sym 113307 soc.cpu.next_pc[9]
.sym 113310 $PACKER_VCC_NET
.sym 113312 $nextpnr_ICESTORM_LC_13$I3
.sym 113315 soc.cpu.next_pc[10]
.sym 113318 $PACKER_VCC_NET
.sym 113320 $nextpnr_ICESTORM_LC_14$I3
.sym 113323 soc.cpu.next_pc[11]
.sym 113326 $PACKER_VCC_NET
.sym 113328 $nextpnr_ICESTORM_LC_15$I3
.sym 113331 soc.cpu.next_pc[12]
.sym 113334 $PACKER_VCC_NET
.sym 113336 $nextpnr_ICESTORM_LC_16$I3
.sym 113339 soc.cpu.next_pc[13]
.sym 113342 $PACKER_VCC_NET
.sym 113344 $nextpnr_ICESTORM_LC_17$I3
.sym 113347 soc.cpu.next_pc[14]
.sym 113350 $PACKER_VCC_NET
.sym 113352 $nextpnr_ICESTORM_LC_18$I3
.sym 113355 soc.cpu.next_pc[15]
.sym 113358 $PACKER_VCC_NET
.sym 113360 $nextpnr_ICESTORM_LC_19$I3
.sym 113363 soc.cpu.next_pc[16]
.sym 113366 $PACKER_VCC_NET
.sym 113368 $nextpnr_ICESTORM_LC_20$I3
.sym 113371 soc.cpu.next_pc[17]
.sym 113374 $PACKER_VCC_NET
.sym 113376 $nextpnr_ICESTORM_LC_21$I3
.sym 113379 soc.cpu.next_pc[18]
.sym 113382 $PACKER_VCC_NET
.sym 113384 $nextpnr_ICESTORM_LC_22$I3
.sym 113387 soc.cpu.next_pc[19]
.sym 113390 $PACKER_VCC_NET
.sym 113392 $nextpnr_ICESTORM_LC_23$I3
.sym 113395 soc.cpu.next_pc[20]
.sym 113398 $PACKER_VCC_NET
.sym 113400 $nextpnr_ICESTORM_LC_24$I3
.sym 113403 soc.cpu.next_pc[21]
.sym 113406 $PACKER_VCC_NET
.sym 113408 $nextpnr_ICESTORM_LC_25$I3
.sym 113411 soc.cpu.next_pc[22]
.sym 113414 $PACKER_VCC_NET
.sym 113416 $nextpnr_ICESTORM_LC_26$I3
.sym 113419 soc.cpu.next_pc[23]
.sym 113422 $PACKER_VCC_NET
.sym 113424 $nextpnr_ICESTORM_LC_27$I3
.sym 113427 soc.cpu.next_pc[24]
.sym 113430 $PACKER_VCC_NET
.sym 113432 $nextpnr_ICESTORM_LC_28$I3
.sym 113435 soc.cpu.next_pc[25]
.sym 113438 $PACKER_VCC_NET
.sym 113440 $nextpnr_ICESTORM_LC_29$I3
.sym 113443 soc.cpu.next_pc[26]
.sym 113446 $PACKER_VCC_NET
.sym 113448 $nextpnr_ICESTORM_LC_30$I3
.sym 113451 soc.cpu.next_pc[27]
.sym 113454 $PACKER_VCC_NET
.sym 113456 $nextpnr_ICESTORM_LC_31$I3
.sym 113459 soc.cpu.next_pc[28]
.sym 113462 $PACKER_VCC_NET
.sym 113464 $nextpnr_ICESTORM_LC_32$I3
.sym 113467 soc.cpu.next_pc[29]
.sym 113470 $PACKER_VCC_NET
.sym 113472 $nextpnr_ICESTORM_LC_33$I3
.sym 113475 soc.cpu.next_pc[30]
.sym 113477 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113478 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 113479 soc.cpu.next_pc[31]
.sym 113480 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 113482 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 113483 soc.cpu.reg_out[9]
.sym 113484 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113486 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 113487 soc.cpu.reg_out[3]
.sym 113488 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113497 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 113498 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 113499 soc.cpu.next_pc[30]
.sym 113500 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 113501 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 113502 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 113503 soc.cpu.next_pc[29]
.sym 113504 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 113506 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 113507 soc.cpu.decoder_trigger
.sym 113508 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113510 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 113511 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[1]
.sym 113512 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2[2]
.sym 113514 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 113515 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[1]
.sym 113516 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2[2]
.sym 113518 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 113519 soc.cpu.decoder_trigger
.sym 113520 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113522 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 113523 soc.cpu.decoder_trigger
.sym 113524 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113526 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 113527 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[1]
.sym 113528 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2[2]
.sym 113530 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 113531 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[1]
.sym 113532 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2[2]
.sym 113534 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 113535 soc.cpu.decoder_trigger
.sym 113536 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113538 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 113539 soc.cpu.reg_out[18]
.sym 113540 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113541 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 113542 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 113543 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113544 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113545 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 113546 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 113547 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113548 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1[0]
.sym 113551 soc.cpu.cpu_state[2]
.sym 113552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1[2]
.sym 113554 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 113555 soc.cpu.reg_out[20]
.sym 113556 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113558 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 113559 soc.cpu.reg_out[22]
.sym 113560 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113561 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 113562 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 113563 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113564 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 113567 soc.cpu.cpu_state[2]
.sym 113568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 113569 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 113570 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 113571 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113572 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113574 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 113575 soc.cpu.reg_out[16]
.sym 113576 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113578 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113579 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 113580 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 113581 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113582 soc.cpu.decoded_imm_j[8]
.sym 113583 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113584 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 113585 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 113586 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 113587 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113588 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113590 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 113591 soc.cpu.reg_out[27]
.sym 113592 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113593 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113594 soc.cpu.decoded_imm_j[7]
.sym 113595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113596 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 113598 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 113599 soc.cpu.reg_out[30]
.sym 113600 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113602 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 113603 soc.cpu.decoded_imm_j[1]
.sym 113606 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 113607 soc.cpu.decoded_imm_j[2]
.sym 113608 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 113610 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 113611 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 113612 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 113614 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 113615 soc.cpu.decoded_imm_j[4]
.sym 113616 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 113618 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 113619 soc.cpu.decoded_imm_j[5]
.sym 113620 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 113622 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 113623 soc.cpu.decoded_imm_j[6]
.sym 113624 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 113626 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 113627 soc.cpu.decoded_imm_j[7]
.sym 113628 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 113630 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 113631 soc.cpu.decoded_imm_j[8]
.sym 113632 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 113634 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 113635 soc.cpu.decoded_imm_j[9]
.sym 113636 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 113638 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 113639 soc.cpu.decoded_imm_j[10]
.sym 113640 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 113642 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 113643 soc.cpu.decoded_imm_j[11]
.sym 113644 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 113646 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 113647 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 113648 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 113650 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 113651 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I3[1]
.sym 113652 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 113654 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 113655 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 113656 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 113658 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 113659 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 113660 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 113662 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 113663 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[1]
.sym 113664 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 113666 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 113667 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 113668 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 113670 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 113671 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 113672 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 113674 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 113675 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113676 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 113678 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 113679 soc.cpu.decoded_imm_j[20]
.sym 113680 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 113682 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 113683 soc.cpu.decoded_imm_j[20]
.sym 113684 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 113686 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 113687 soc.cpu.decoded_imm_j[20]
.sym 113688 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 113690 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 113691 soc.cpu.decoded_imm_j[20]
.sym 113692 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 113694 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 113695 soc.cpu.decoded_imm_j[20]
.sym 113696 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 113698 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 113699 soc.cpu.decoded_imm_j[20]
.sym 113700 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 113702 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 113703 soc.cpu.decoded_imm_j[20]
.sym 113704 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 113706 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 113707 soc.cpu.decoded_imm_j[20]
.sym 113708 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 113710 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 113711 soc.cpu.decoded_imm_j[20]
.sym 113712 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 113714 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 113715 soc.cpu.decoded_imm_j[20]
.sym 113716 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 113718 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 113719 soc.cpu.decoded_imm_j[20]
.sym 113720 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 113722 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 113723 soc.cpu.decoded_imm_j[20]
.sym 113724 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 113725 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113726 soc.cpu.decoded_imm_j[9]
.sym 113727 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113728 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 113730 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 113731 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 113732 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 113734 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 113735 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 113736 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 113738 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 113739 soc.cpu.decoder_trigger
.sym 113740 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113741 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[26]
.sym 113742 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 113743 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113744 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113746 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 113747 soc.cpu.reg_out[29]
.sym 113748 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 113750 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 113751 soc.cpu.decoder_trigger
.sym 113752 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113753 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[27]
.sym 113754 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 113755 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113756 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113757 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[29]
.sym 113758 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 113759 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113760 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 113761 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[0]
.sym 113762 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113763 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 113764 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[3]
.sym 113766 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 113767 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113768 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 113770 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 113771 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113772 soc.cpu.mem_rdata_q[17]
.sym 113774 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113775 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113776 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 113777 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[0]
.sym 113778 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113779 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 113780 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[3]
.sym 113781 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 113782 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113783 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 113784 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 113787 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 113788 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 113789 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113790 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 113791 soc.cpu.mem_rdata_q[19]
.sym 113792 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[2]
.sym 113795 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 113796 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 113798 soc.cpu.cpuregs_raddr1[0]
.sym 113799 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 113800 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113803 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 113804 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 113807 soc.cpu.instr_retirq_SB_DFFE_Q_D[1]
.sym 113808 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 113811 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 113812 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 113813 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 113814 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 113815 soc.cpu.cpuregs_raddr1[1]
.sym 113816 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113818 soc.cpu.cpuregs_raddr1[2]
.sym 113819 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 113820 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113822 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 113823 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 113824 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 113826 soc.cpu.cpuregs_raddr1[3]
.sym 113827 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 113828 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113829 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 113830 soc.cpu.cpuregs_raddr1[2]
.sym 113831 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113832 soc.cpu.cpuregs_waddr[2]
.sym 113834 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 113835 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 113836 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 113837 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 113841 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 113846 soc.cpu.cpuregs_raddr1[2]
.sym 113847 soc.cpu.cpuregs_raddr1[3]
.sym 113848 soc.cpu.cpuregs_raddr1[4]
.sym 113849 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 113853 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 113854 soc.cpu.cpuregs_raddr1[0]
.sym 113855 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113856 soc.cpu.cpuregs_waddr[0]
.sym 113857 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 113858 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 113859 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 113860 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 113863 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 113864 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 113865 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 113871 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113872 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113874 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 113875 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 113876 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 113879 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 113880 soc.cpu.instr_retirq_SB_DFFE_Q_D[1]
.sym 113881 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113882 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 113883 soc.cpu.cpuregs_raddr1[4]
.sym 113884 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 113885 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 113886 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 113887 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 113888 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 113891 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113892 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 113893 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 113894 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 113895 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 113896 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 113898 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 113899 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 113900 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 113906 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 113907 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113908 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 113909 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 113910 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 113911 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3[0]
.sym 113912 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 113915 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 113916 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 113960 soc.simpleuart.send_divcnt[6]
.sym 113968 soc.simpleuart.send_divcnt[3]
.sym 113972 soc.simpleuart.send_divcnt[4]
.sym 113980 soc.simpleuart.send_divcnt[1]
.sym 113988 soc.simpleuart.send_divcnt[7]
.sym 113992 soc.simpleuart.send_divcnt[9]
.sym 113996 soc.simpleuart.send_divcnt[12]
.sym 114000 soc.simpleuart.send_divcnt[11]
.sym 114004 soc.simpleuart.send_divcnt[10]
.sym 114008 soc.simpleuart.send_divcnt[8]
.sym 114012 soc.simpleuart.send_divcnt[5]
.sym 114016 soc.simpleuart.send_divcnt[2]
.sym 114018 soc.simpleuart_reg_div_do[0]
.sym 114019 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 114022 soc.simpleuart_reg_div_do[1]
.sym 114023 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 114026 soc.simpleuart_reg_div_do[2]
.sym 114027 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 114030 soc.simpleuart_reg_div_do[3]
.sym 114031 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 114034 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 114035 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 114038 soc.simpleuart_reg_div_do[5]
.sym 114039 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 114042 soc.simpleuart_reg_div_do[6]
.sym 114043 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 114046 soc.simpleuart_reg_div_do[7]
.sym 114047 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 114050 soc.simpleuart_reg_div_do[8]
.sym 114051 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 114054 soc.simpleuart_reg_div_do[9]
.sym 114055 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 114058 soc.simpleuart_reg_div_do[10]
.sym 114059 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 114062 soc.simpleuart_reg_div_do[11]
.sym 114063 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 114066 soc.simpleuart_reg_div_do[12]
.sym 114067 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 114070 soc.simpleuart_reg_div_do[13]
.sym 114071 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 114074 soc.simpleuart_reg_div_do[14]
.sym 114075 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 114078 soc.simpleuart_reg_div_do[15]
.sym 114079 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 114082 soc.simpleuart_reg_div_do[16]
.sym 114083 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 114086 soc.simpleuart_reg_div_do[17]
.sym 114087 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 114090 soc.simpleuart_reg_div_do[18]
.sym 114091 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 114094 soc.simpleuart_reg_div_do[19]
.sym 114095 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 114098 soc.simpleuart_reg_div_do[20]
.sym 114099 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 114102 soc.simpleuart_reg_div_do[21]
.sym 114103 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 114106 soc.simpleuart_reg_div_do[22]
.sym 114107 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 114110 soc.simpleuart_reg_div_do[23]
.sym 114111 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 114114 soc.simpleuart_reg_div_do[24]
.sym 114115 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 114118 soc.simpleuart_reg_div_do[25]
.sym 114119 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 114122 soc.simpleuart_reg_div_do[26]
.sym 114123 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 114126 soc.simpleuart_reg_div_do[27]
.sym 114127 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 114130 soc.simpleuart_reg_div_do[28]
.sym 114131 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 114134 soc.simpleuart_reg_div_do[29]
.sym 114135 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 114138 soc.simpleuart_reg_div_do[30]
.sym 114139 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 114142 soc.simpleuart_reg_div_do[31]
.sym 114143 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[31]
.sym 114148 $nextpnr_ICESTORM_LC_55$I3
.sym 114156 soc.simpleuart.recv_divcnt[31]
.sym 114164 soc.simpleuart.recv_divcnt[29]
.sym 114168 soc.simpleuart.recv_divcnt[27]
.sym 114176 soc.simpleuart.recv_divcnt[28]
.sym 114177 UART_RX$SB_IO_IN
.sym 114182 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 114183 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_2_O[1]
.sym 114184 UART_RX_SB_LUT4_I1_I0[3]
.sym 114225 iomem_wdata[23]
.sym 114244 iomem_addr[2]
.sym 114248 iomem_addr[6]
.sym 114252 iomem_addr[8]
.sym 114256 iomem_addr[7]
.sym 114258 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 114259 soc.cpu.reg_out[6]
.sym 114260 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114264 iomem_addr[4]
.sym 114268 iomem_addr[5]
.sym 114272 iomem_addr[9]
.sym 114274 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 114279 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 114283 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 114287 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 114291 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 114295 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 114299 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 114303 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 114307 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 114311 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 114315 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 114319 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 114323 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 114327 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 114331 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 114335 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 114339 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 114343 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 114347 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 114351 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 114355 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 114359 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 114363 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 114366 $PACKER_VCC_NET
.sym 114367 iomem_ready_SB_LUT4_I3_I1[0]
.sym 114371 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 114375 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 114379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 114383 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 114387 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 114391 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 114395 soc.mem_valid
.sym 114396 soc.cpu.mem_valid_SB_LUT4_I2_I3[29]
.sym 114400 iomem_addr[25]
.sym 114404 iomem_addr[27]
.sym 114408 iomem_addr[26]
.sym 114412 iomem_addr[30]
.sym 114420 iomem_addr[31]
.sym 114421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 114422 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 114423 soc.cpu.next_pc[27]
.sym 114424 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 114428 iomem_addr[29]
.sym 114430 iomem_addr[29]
.sym 114431 iomem_addr[30]
.sym 114432 iomem_addr[31]
.sym 114433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 114434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 114435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 114436 soc.cpu.cpu_state[6]
.sym 114437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 114438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 114439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 114440 soc.cpu.cpu_state[6]
.sym 114442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[0]
.sym 114443 soc.cpu.cpu_state[6]
.sym 114444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 114446 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 114447 soc.cpu.reg_out[15]
.sym 114448 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 114451 soc.cpu.cpu_state[6]
.sym 114452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 114453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 114454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 114455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 114456 soc.cpu.cpu_state[6]
.sym 114459 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[0]
.sym 114460 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 114462 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 114463 soc.cpu.reg_out[13]
.sym 114464 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114465 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 114474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 114475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 114476 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 114477 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 114483 soc.cpu.latched_is_lh
.sym 114484 soc.cpu.latched_is_lb
.sym 114494 soc.cpu.compressed_instr
.sym 114495 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 114498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 114499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[1]
.sym 114500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I1[2]
.sym 114505 soc.cpu.cpu_state[2]
.sym 114506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[1]
.sym 114507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[2]
.sym 114508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3_SB_LUT4_O_I1[3]
.sym 114509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[0]
.sym 114510 soc.cpu.cpu_state[3]
.sym 114511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[2]
.sym 114512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[3]
.sym 114513 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 114514 soc.cpu.cpu_state[4]
.sym 114515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[2]
.sym 114516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I2[3]
.sym 114517 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 114518 soc.cpu.cpu_state[4]
.sym 114519 soc.cpu.cpu_state[3]
.sym 114520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I0[21]
.sym 114522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 114523 soc.cpu.irq_pending[19]
.sym 114524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 114526 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 114527 soc.cpu.reg_out[21]
.sym 114528 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[0]
.sym 114530 soc.cpu.cpu_state[3]
.sym 114531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[2]
.sym 114532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_1_I2[3]
.sym 114534 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 114535 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[1]
.sym 114536 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2[2]
.sym 114538 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 114539 soc.cpu.reg_out[28]
.sym 114540 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114542 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 114543 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[1]
.sym 114544 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2[2]
.sym 114546 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 114547 soc.cpu.decoder_trigger
.sym 114548 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114550 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 114551 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1]
.sym 114552 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[2]
.sym 114554 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 114555 soc.cpu.decoder_trigger
.sym 114556 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114558 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 114559 soc.cpu.decoder_trigger
.sym 114560 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114562 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 114563 soc.cpu.decoder_trigger
.sym 114564 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114565 soc.cpu.cpu_state[4]
.sym 114566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I1[0]
.sym 114567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[2]
.sym 114568 soc.cpu.cpu_state[2]
.sym 114570 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 114571 soc.cpu.decoder_trigger
.sym 114572 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114574 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 114575 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[1]
.sym 114576 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 114578 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 114579 soc.cpu.reg_out[23]
.sym 114580 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 114582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 114583 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[1]
.sym 114584 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 114586 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 114587 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[1]
.sym 114588 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2[2]
.sym 114589 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 114590 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 114591 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114592 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114593 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[15]
.sym 114594 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 114595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114596 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114597 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[12]
.sym 114598 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 114599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114600 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114601 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[13]
.sym 114602 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 114603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114604 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114606 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 114607 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[1]
.sym 114608 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2[2]
.sym 114609 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[14]
.sym 114610 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 114611 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114612 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114613 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 114614 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 114615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114616 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114618 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 114619 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]
.sym 114620 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 114621 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 114622 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 114623 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114624 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114625 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[19]
.sym 114626 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 114627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114628 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114630 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 114631 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1]
.sym 114632 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 114634 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 114635 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 114636 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 114637 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[20]
.sym 114638 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 114639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114640 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114641 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[22]
.sym 114642 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 114643 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114644 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114645 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[21]
.sym 114646 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 114647 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114648 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 114649 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 114650 soc.cpu.cpuregs_raddr2[0]
.sym 114651 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114652 soc.cpu.cpuregs_waddr[0]
.sym 114654 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 114655 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[1]
.sym 114656 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 114658 soc.cpu.cpuregs_raddr2[0]
.sym 114659 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 114660 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114662 soc.cpu.cpuregs_raddr2[4]
.sym 114663 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 114664 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114665 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 114666 soc.cpu.cpuregs_raddr2[4]
.sym 114667 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114668 soc.cpu.cpuregs_waddr[4]
.sym 114669 soc.cpu.decoded_rs2_SB_DFFE_Q_D[0]
.sym 114674 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 114675 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 114676 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 114677 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[0]
.sym 114682 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 114683 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 114684 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114685 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
.sym 114686 soc.cpu.cpuregs_raddr2[3]
.sym 114687 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 114688 soc.cpu.cpuregs_waddr[3]
.sym 114690 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 114691 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 114692 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114694 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114695 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 114696 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114702 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 114703 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 114704 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114707 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 114708 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 114709 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[0]
.sym 114713 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114718 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 114719 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114720 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114723 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 114724 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 114725 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 114730 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 114731 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 114732 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114735 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114736 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 114739 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 114740 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 114743 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114744 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114746 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 114747 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 114748 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 114751 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 114752 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 114753 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 114754 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 114755 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 114756 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 114757 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 114758 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114759 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 114760 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 114761 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 114762 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 114763 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 114764 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 114767 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 114768 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 114769 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 114770 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 114771 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[2]
.sym 114772 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 114773 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 114774 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 114775 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 114776 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 114779 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 114780 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 114782 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 114783 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 114784 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 114787 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 114788 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 114789 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114790 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 114791 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[2]
.sym 114792 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 114795 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114796 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114798 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 114799 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114800 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114803 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 114804 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 114806 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 114807 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 114808 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 114810 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 114811 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 114812 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 114815 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 114816 soc.cpu.mem_do_rinst
.sym 114819 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 114820 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 114822 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 114823 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 114824 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 114827 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114828 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114829 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 114830 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 114831 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114832 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 114834 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114835 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 114836 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 114837 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114838 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114839 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 114840 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 114841 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114842 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114843 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114844 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 114845 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 114846 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114847 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 114848 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 114849 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114850 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 114851 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 114852 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 114853 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 114854 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 114855 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114856 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 114859 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114860 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114863 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 114864 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114867 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114868 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 114869 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 114870 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 114871 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 114872 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114873 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 114874 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 114875 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 114876 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 114879 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114880 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 114907 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 114908 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 114946 soc.simpleuart_reg_div_do[0]
.sym 114947 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 114950 soc.simpleuart_reg_div_do[1]
.sym 114951 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 114954 soc.simpleuart_reg_div_do[2]
.sym 114955 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 114958 soc.simpleuart_reg_div_do[3]
.sym 114959 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 114962 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 114963 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 114966 soc.simpleuart_reg_div_do[5]
.sym 114967 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 114970 soc.simpleuart_reg_div_do[6]
.sym 114971 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 114974 soc.simpleuart_reg_div_do[7]
.sym 114975 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 114978 soc.simpleuart_reg_div_do[8]
.sym 114979 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 114982 soc.simpleuart_reg_div_do[9]
.sym 114983 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 114986 soc.simpleuart_reg_div_do[10]
.sym 114987 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 114990 soc.simpleuart_reg_div_do[11]
.sym 114991 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 114994 soc.simpleuart_reg_div_do[12]
.sym 114995 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 114998 soc.simpleuart_reg_div_do[13]
.sym 114999 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 115002 soc.simpleuart_reg_div_do[14]
.sym 115003 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 115006 soc.simpleuart_reg_div_do[15]
.sym 115007 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 115010 soc.simpleuart_reg_div_do[16]
.sym 115011 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 115014 soc.simpleuart_reg_div_do[17]
.sym 115015 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 115018 soc.simpleuart_reg_div_do[18]
.sym 115019 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 115022 soc.simpleuart_reg_div_do[19]
.sym 115023 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 115026 soc.simpleuart_reg_div_do[20]
.sym 115027 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 115030 soc.simpleuart_reg_div_do[21]
.sym 115031 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 115034 soc.simpleuart_reg_div_do[22]
.sym 115035 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 115038 soc.simpleuart_reg_div_do[23]
.sym 115039 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 115042 soc.simpleuart_reg_div_do[24]
.sym 115043 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 115046 soc.simpleuart_reg_div_do[25]
.sym 115047 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 115050 soc.simpleuart_reg_div_do[26]
.sym 115051 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 115054 soc.simpleuart_reg_div_do[27]
.sym 115055 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 115058 soc.simpleuart_reg_div_do[28]
.sym 115059 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 115062 soc.simpleuart_reg_div_do[29]
.sym 115063 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 115066 soc.simpleuart_reg_div_do[30]
.sym 115067 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 115070 soc.simpleuart_reg_div_do[31]
.sym 115071 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 115076 $nextpnr_ICESTORM_LC_56$I3
.sym 115080 soc.simpleuart.send_divcnt[26]
.sym 115084 soc.simpleuart.send_divcnt[31]
.sym 115088 soc.simpleuart.send_divcnt[29]
.sym 115091 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 115092 soc.spimemio.state[5]
.sym 115096 soc.simpleuart.send_divcnt[28]
.sym 115100 soc.simpleuart.send_divcnt[30]
.sym 115104 soc.simpleuart.send_divcnt[25]
.sym 115110 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 115111 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 115112 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 115133 soc.spimemio.rd_inc
.sym 115141 $PACKER_VCC_NET
.sym 115154 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 115155 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 115156 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 115169 iomem_wdata[16]
.sym 115177 iomem_wdata[18]
.sym 115181 iomem_wdata[20]
.sym 115185 iomem_wdata[21]
.sym 115189 iomem_wdata[17]
.sym 115193 iomem_wdata[22]
.sym 115197 iomem_wdata[19]
.sym 115201 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I1[1]
.sym 115202 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115203 soc.cpu.next_pc[6]
.sym 115204 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 115208 iomem_addr[3]
.sym 115209 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I3[1]
.sym 115210 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115211 soc.cpu.next_pc[4]
.sym 115212 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 115213 soc.cpu.alu_out_SB_LUT4_O_20_I1[1]
.sym 115214 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115215 soc.cpu.next_pc[9]
.sym 115216 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 115217 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I1[1]
.sym 115218 soc.cpu.mem_la_firstword_xfer
.sym 115219 soc.cpu.next_pc[2]
.sym 115220 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115221 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 115222 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115223 soc.cpu.next_pc[5]
.sym 115224 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 115225 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I3[1]
.sym 115226 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115227 soc.cpu.next_pc[8]
.sym 115228 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 115229 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I3[1]
.sym 115230 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 115231 soc.cpu.next_pc[7]
.sym 115232 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 115234 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[0]
.sym 115239 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 115243 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 115247 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 115251 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 115255 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 115259 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 115263 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 115267 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 115271 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 115275 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 115278 $PACKER_VCC_NET
.sym 115279 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 115283 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 115287 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 115291 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 115295 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 115299 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 115303 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 115307 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 115311 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 115315 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 115319 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 115323 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 115327 iomem_ready_SB_LUT4_I3_I1[0]
.sym 115331 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 115335 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 115339 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 115343 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 115347 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 115351 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 115354 $PACKER_VCC_NET
.sym 115356 $nextpnr_ICESTORM_LC_51$I3
.sym 115358 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 115359 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 115360 $nextpnr_ICESTORM_LC_51$COUT
.sym 115362 iomem_ready_SB_LUT4_I3_I1[0]
.sym 115367 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 115371 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 115375 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 115379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 115383 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 115387 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 115392 $nextpnr_ICESTORM_LC_54$I3
.sym 115405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0[0]
.sym 115406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 115407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 115408 soc.cpu.cpu_state[6]
.sym 115417 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 115418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 115419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 115420 soc.cpu.cpu_state[6]
.sym 115427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 115428 soc.cpu.latched_is_lb
.sym 115429 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 115430 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 115431 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 115432 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 115434 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 115435 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[1]
.sym 115436 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]
.sym 115442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 115443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 115444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 115445 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 115446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[0]
.sym 115447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 115448 soc.cpu.cpu_state[6]
.sym 115450 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 115451 soc.cpu.decoded_imm_j[1]
.sym 115454 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 115455 soc.cpu.decoder_trigger
.sym 115456 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 115457 soc.mem_rdata[21]
.sym 115458 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115459 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115460 soc.cpu.cpu_state[6]
.sym 115462 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 115463 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 115464 soc.cpu.latched_store_SB_LUT4_I3_1_O[2]
.sym 115469 soc.mem_rdata[22]
.sym 115470 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115471 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115472 soc.cpu.cpu_state[6]
.sym 115477 soc.mem_rdata[18]
.sym 115478 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115479 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115480 soc.cpu.cpu_state[6]
.sym 115483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 115484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 115485 soc.mem_rdata[19]
.sym 115486 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115487 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115488 soc.cpu.cpu_state[6]
.sym 115499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 115500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 115501 soc.mem_rdata[20]
.sym 115502 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 115503 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115504 soc.cpu.cpu_state[6]
.sym 115510 soc.cpu.latched_is_lh
.sym 115511 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[0]
.sym 115512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 115522 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 115523 soc.cpu.decoder_trigger
.sym 115524 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 115527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[0]
.sym 115528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I2[1]
.sym 115529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 115530 soc.cpu.irq_pending[27]
.sym 115531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 115532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 115533 soc.cpu.cpu_state[2]
.sym 115534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[1]
.sym 115535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[2]
.sym 115536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1[3]
.sym 115541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 115542 soc.cpu.irq_pending[31]
.sym 115543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 115544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 115545 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I1_SB_LUT4_O_I3[1]
.sym 115546 soc.cpu.irq_pending[28]
.sym 115547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 115548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 115550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[0]
.sym 115551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[1]
.sym 115552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I1[2]
.sym 115554 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 115555 soc.cpu.decoder_trigger
.sym 115556 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 115562 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 115563 soc.cpu.decoder_trigger
.sym 115564 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 115570 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 115571 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[1]
.sym 115572 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 115573 soc.cpu.latched_is_lb
.sym 115574 soc.cpu.latched_is_lh
.sym 115575 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 115576 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 115582 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 115583 soc.cpu.decoder_trigger
.sym 115584 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 115586 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 115587 soc.cpu.decoder_trigger
.sym 115588 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 115589 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[0]
.sym 115590 soc.cpu.cpuregs_waddr[1]
.sym 115591 soc.cpu.cpuregs.regs.0.0.0_RADDR_3[2]
.sym 115592 soc.cpu.cpuregs_waddr[2]
.sym 115593 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 115594 soc.cpu.decoded_imm_j[4]
.sym 115595 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115596 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115597 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[0]
.sym 115598 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[1]
.sym 115599 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[2]
.sym 115600 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I0_O[3]
.sym 115601 soc.cpu.cpuregs.wen
.sym 115606 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 115607 soc.cpu.decoder_trigger
.sym 115608 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 115611 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 115612 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 115614 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 115615 soc.cpu.decoder_trigger
.sym 115616 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_I2_O[2]
.sym 115618 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 115619 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 115620 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 115621 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 115622 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 115623 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 115624 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115625 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115626 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115627 soc.cpu.cpuregs_raddr2[1]
.sym 115628 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115631 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115632 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115633 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115634 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115635 soc.cpu.cpuregs_raddr2[2]
.sym 115636 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115639 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 115640 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 115642 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 115643 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 115644 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 115645 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 115646 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 115647 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 115648 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 115649 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115650 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115651 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115652 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115653 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 115654 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 115655 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 115656 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 115657 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 115658 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115659 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115660 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115663 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 115664 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 115665 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 115666 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 115667 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 115668 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 115669 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 115670 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 115671 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 115672 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 115674 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 115675 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 115676 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 115679 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 115680 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 115682 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 115683 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 115684 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 115686 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 115687 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 115688 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 115690 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 115691 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 115692 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 115694 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 115695 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115696 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115699 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115700 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 115701 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 115702 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 115703 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 115704 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 115706 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 115707 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115708 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 115710 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 115711 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 115712 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115713 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 115714 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 115715 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 115716 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115717 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 115718 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 115719 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115720 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 115722 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 115723 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 115724 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115726 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 115727 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 115728 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115729 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 115730 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 115731 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115732 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 115734 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 115735 soc.cpu.mem_16bit_buffer[12]
.sym 115736 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3[2]
.sym 115737 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 115738 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 115739 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 115740 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115743 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115744 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115746 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 115747 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 115748 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115750 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115751 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 115752 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 115753 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 115754 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 115755 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115756 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 115759 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115760 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 115763 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115764 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115766 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115767 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 115768 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 115770 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 115771 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 115772 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115773 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 115774 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 115775 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115776 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 115777 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 115778 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 115779 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115780 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115783 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 115784 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115786 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115787 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 115788 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 115791 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 115792 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 115793 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115794 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 115795 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115796 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115797 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115798 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 115799 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 115800 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 115801 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 115802 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 115803 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 115804 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 115806 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 115807 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 115808 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 115810 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115811 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 115812 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 115813 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115814 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 115815 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 115816 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 115817 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 115818 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 115819 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 115820 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 115822 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115823 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 115824 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 115825 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115826 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115827 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115828 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 115830 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 115831 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 115832 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115834 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 115835 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115836 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 115839 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 115840 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[1]
.sym 115843 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 115844 UART_RX_SB_LUT4_I1_I0[3]
.sym 115862 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 115863 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 115864 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 115866 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 115867 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115868 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 115901 iomem_wdata[19]
.sym 115909 iomem_wdata[5]
.sym 115913 iomem_wdata[7]
.sym 115919 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 115920 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 115925 iomem_wdata[6]
.sym 115939 soc.spimemio.din_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 115940 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 115944 soc.simpleuart.send_divcnt[19]
.sym 115945 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 115946 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 115947 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 115948 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 115952 soc.simpleuart.send_divcnt[15]
.sym 115956 soc.simpleuart.send_divcnt[18]
.sym 115960 soc.simpleuart.send_divcnt[21]
.sym 115964 soc.simpleuart.send_divcnt[17]
.sym 115968 soc.simpleuart.recv_divcnt[3]
.sym 115970 soc.simpleuart_reg_div_do[1]
.sym 115971 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[0]
.sym 115974 soc.simpleuart_reg_div_do[2]
.sym 115975 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[1]
.sym 115978 soc.simpleuart_reg_div_do[3]
.sym 115979 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 115982 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 115983 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 115986 soc.simpleuart_reg_div_do[5]
.sym 115987 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 115990 soc.simpleuart_reg_div_do[6]
.sym 115991 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 115994 soc.simpleuart_reg_div_do[7]
.sym 115995 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 115998 soc.simpleuart_reg_div_do[8]
.sym 115999 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 116002 soc.simpleuart_reg_div_do[9]
.sym 116003 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 116006 soc.simpleuart_reg_div_do[10]
.sym 116007 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 116010 soc.simpleuart_reg_div_do[11]
.sym 116011 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[10]
.sym 116014 soc.simpleuart_reg_div_do[12]
.sym 116015 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[11]
.sym 116018 soc.simpleuart_reg_div_do[13]
.sym 116019 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[12]
.sym 116022 soc.simpleuart_reg_div_do[14]
.sym 116023 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[13]
.sym 116026 soc.simpleuart_reg_div_do[15]
.sym 116027 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[14]
.sym 116030 soc.simpleuart_reg_div_do[16]
.sym 116031 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[15]
.sym 116034 soc.simpleuart_reg_div_do[17]
.sym 116035 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[16]
.sym 116038 soc.simpleuart_reg_div_do[18]
.sym 116039 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[17]
.sym 116042 soc.simpleuart_reg_div_do[19]
.sym 116043 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[18]
.sym 116046 soc.simpleuart_reg_div_do[20]
.sym 116047 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[19]
.sym 116050 soc.simpleuart_reg_div_do[21]
.sym 116051 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[20]
.sym 116054 soc.simpleuart_reg_div_do[22]
.sym 116055 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[21]
.sym 116058 soc.simpleuart_reg_div_do[23]
.sym 116059 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[22]
.sym 116062 soc.simpleuart_reg_div_do[24]
.sym 116063 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[23]
.sym 116066 soc.simpleuart_reg_div_do[25]
.sym 116067 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[24]
.sym 116070 soc.simpleuart_reg_div_do[26]
.sym 116071 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[25]
.sym 116074 soc.simpleuart_reg_div_do[27]
.sym 116075 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[26]
.sym 116078 soc.simpleuart_reg_div_do[28]
.sym 116079 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[27]
.sym 116082 soc.simpleuart_reg_div_do[29]
.sym 116083 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[28]
.sym 116086 soc.simpleuart_reg_div_do[30]
.sym 116087 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[29]
.sym 116090 soc.simpleuart_reg_div_do[31]
.sym 116091 UART_RX_SB_LUT4_I1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[30]
.sym 116096 $nextpnr_ICESTORM_LC_52$I3
.sym 116103 soc.spimemio.softreset
.sym 116104 UART_RX_SB_LUT4_I1_I0[3]
.sym 116105 soc.simpleuart.recv_pattern[6]
.sym 116109 soc.simpleuart.recv_pattern[7]
.sym 116113 soc.simpleuart.recv_pattern[4]
.sym 116125 soc.simpleuart.recv_pattern[5]
.sym 116134 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 116135 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 116136 UART_RX_SB_LUT4_I1_I0[3]
.sym 116146 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 116147 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 116148 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 116154 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 116155 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 116156 flash_io0_do_SB_LUT4_O_I2[2]
.sym 116158 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 116159 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 116160 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 116177 iomem_addr[6]
.sym 116178 iomem_addr[7]
.sym 116179 iomem_addr[8]
.sym 116180 iomem_addr[9]
.sym 116185 soc.simpleuart.recv_pattern[3]
.sym 116196 iomem_addr[15]
.sym 116198 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 116199 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 116200 soc.cpu.mem_valid_SB_LUT4_I3_O[2]
.sym 116201 iomem_addr[2]
.sym 116202 iomem_addr[3]
.sym 116203 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 116204 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 116206 iomem_addr[3]
.sym 116207 iomem_addr[2]
.sym 116208 soc.mem_valid
.sym 116209 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_O_I3[1]
.sym 116210 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116211 soc.cpu.next_pc[3]
.sym 116212 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 116213 iomem_addr[2]
.sym 116214 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 116215 soc.cpu.mem_valid_SB_LUT4_I3_1_O[2]
.sym 116216 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 116220 iomem_addr[16]
.sym 116223 iomem_addr[4]
.sym 116224 iomem_addr[5]
.sym 116228 iomem_addr[12]
.sym 116229 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I1[0]
.sym 116230 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116231 soc.cpu.next_pc[15]
.sym 116232 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 116236 iomem_addr[17]
.sym 116240 iomem_addr[11]
.sym 116244 iomem_addr[10]
.sym 116245 iomem_addr[14]
.sym 116246 iomem_addr[15]
.sym 116247 iomem_addr[16]
.sym 116248 iomem_addr[17]
.sym 116252 iomem_addr[13]
.sym 116256 iomem_addr[14]
.sym 116260 iomem_addr[20]
.sym 116261 iomem_addr[20]
.sym 116262 iomem_addr[21]
.sym 116263 iomem_addr[22]
.sym 116264 iomem_addr[23]
.sym 116265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 116266 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116267 soc.cpu.next_pc[13]
.sym 116268 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 116269 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 116270 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116271 soc.cpu.next_pc[21]
.sym 116272 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 116276 iomem_addr[19]
.sym 116277 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 116278 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116279 soc.cpu.next_pc[18]
.sym 116280 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 116284 iomem_addr[23]
.sym 116288 iomem_addr[22]
.sym 116292 iomem_addr[21]
.sym 116294 iomem_addr[25]
.sym 116295 iomem_addr[24]
.sym 116296 iomem_addr[13]
.sym 116301 iomem_addr[25]
.sym 116302 iomem_addr[24]
.sym 116303 iomem_ready_SB_LUT4_I1_O[1]
.sym 116304 iomem_addr[26]
.sym 116305 soc.simpleuart.recv_pattern[7]
.sym 116312 iomem_addr[18]
.sym 116316 iomem_addr[24]
.sym 116336 iomem_addr[28]
.sym 116337 iomem_addr[27]
.sym 116338 iomem_addr[28]
.sym 116339 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 116340 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 116345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I1[0]
.sym 116346 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 116347 soc.cpu.next_pc[28]
.sym 116348 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 116385 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[0]
.sym 116386 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 116387 soc.cpu.cpu_state[6]
.sym 116388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 116389 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 116390 soc.mem_rdata[24]
.sym 116391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 116392 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 116398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 116399 soc.cpu.cpu_state[6]
.sym 116400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 116413 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 116414 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116415 soc.mem_rdata[26]
.sym 116416 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 116417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 116418 soc.mem_rdata[24]
.sym 116419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 116420 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 116421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 116422 soc.mem_rdata[16]
.sym 116423 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 116424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 116429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 116430 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116431 soc.mem_rdata[29]
.sym 116432 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 116433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 116434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 116435 soc.cpu.cpu_state[6]
.sym 116436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O[3]
.sym 116437 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 116438 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116439 soc.mem_rdata[31]
.sym 116440 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 116443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 116444 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 116449 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 116450 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 116451 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 116452 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 116469 soc.mem_rdata[16]
.sym 116470 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116471 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116472 soc.cpu.cpu_state[6]
.sym 116477 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 116478 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 116479 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 116480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 116481 soc.mem_rdata[31]
.sym 116482 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116483 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116484 soc.cpu.cpu_state[6]
.sym 116485 soc.mem_rdata[23]
.sym 116486 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116487 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116488 soc.cpu.cpu_state[6]
.sym 116489 soc.mem_rdata[30]
.sym 116490 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116491 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116492 soc.cpu.cpu_state[6]
.sym 116493 soc.mem_rdata[27]
.sym 116494 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116495 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116496 soc.cpu.cpu_state[6]
.sym 116497 soc.mem_rdata[25]
.sym 116498 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116499 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116500 soc.cpu.cpu_state[6]
.sym 116501 soc.mem_rdata[24]
.sym 116502 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116503 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116504 soc.cpu.cpu_state[6]
.sym 116505 soc.mem_rdata[26]
.sym 116506 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116507 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116508 soc.cpu.cpu_state[6]
.sym 116509 soc.mem_rdata[28]
.sym 116510 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116511 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116512 soc.cpu.cpu_state[6]
.sym 116513 soc.mem_rdata[29]
.sym 116514 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116515 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116516 soc.cpu.cpu_state[6]
.sym 116519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[0]
.sym 116520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I2[1]
.sym 116522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[0]
.sym 116523 soc.cpu.cpu_state[6]
.sym 116524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I1[2]
.sym 116535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[0]
.sym 116536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I2[1]
.sym 116539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[0]
.sym 116540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I2[1]
.sym 116542 soc.cpu.latched_is_lh_SB_LUT4_I1_O[1]
.sym 116543 soc.mem_rdata[17]
.sym 116544 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116545 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116546 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116547 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 116548 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[3]
.sym 116549 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 116550 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 116551 soc.cpu.mem_rdata_q[22]
.sym 116552 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 116553 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 116554 soc.cpu.decoded_imm_j[2]
.sym 116555 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116556 soc.cpu.mem_rdata_q[22]
.sym 116557 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116558 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116559 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 116560 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 116562 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 116563 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116564 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 116565 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[0]
.sym 116566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[1]
.sym 116567 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116568 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 116569 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116570 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116571 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116572 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 116573 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 116574 soc.cpu.decoded_imm_j[1]
.sym 116575 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116576 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 116578 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 116579 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116580 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 116582 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 116583 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 116584 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 116586 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116587 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116588 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 116594 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 116595 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 116596 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 116599 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 116600 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 116603 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 116604 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116607 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 116608 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 116609 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 116610 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116611 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116612 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 116615 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 116616 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116619 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 116620 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 116623 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 116624 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 116627 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 116628 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116629 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_1_I0[0]
.sym 116630 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116631 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116632 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 116634 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 116635 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 116636 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 116637 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 116638 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 116639 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 116640 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 116642 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 116643 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 116644 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 116647 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116648 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116651 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116652 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116655 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 116656 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116657 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 116658 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 116659 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 116660 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116663 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 116664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 116665 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 116666 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 116667 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 116668 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 116671 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 116672 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116673 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 116674 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 116675 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 116676 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 116678 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 116679 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116680 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 116683 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 116684 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 116685 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 116686 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 116687 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 116688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 116690 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 116691 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 116692 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 116693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 116694 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 116695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 116696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 116697 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 116698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 116699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 116700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 116703 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116704 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 116707 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116708 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116710 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116711 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116712 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116714 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116715 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116716 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116719 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116720 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116723 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116724 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116727 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 116728 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 116729 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 116730 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116731 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116732 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 116735 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116736 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116739 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 116740 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 116743 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 116744 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 116745 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 116746 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 116747 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 116748 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 116751 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 116752 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 116753 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 116754 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 116755 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116756 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 116757 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 116758 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 116759 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 116760 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 116761 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 116762 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 116763 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 116764 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 116767 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 116768 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116771 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 116772 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116774 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 116775 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116776 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116779 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 116780 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 116781 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 116782 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 116783 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 116784 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 116786 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 116787 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116788 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 116791 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 116792 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 116795 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 116796 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116799 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 116800 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 116801 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 116802 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 116803 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 116804 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116805 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116806 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 116807 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116808 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 116810 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 116811 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 116812 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 116815 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 116816 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 116819 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116820 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 116827 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 116828 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116830 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 116831 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116832 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 116853 soc.spimemio.din_tag[0]
.sym 116861 soc.spimemio.din_tag[2]
.sym 116871 soc.spimemio.state[8]
.sym 116872 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 116873 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 116877 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 116878 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 116879 soc.spimemio.state[5]
.sym 116880 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 116882 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 116883 iomem_wstrb[2]
.sym 116884 UART_RX_SB_LUT4_I1_I0[3]
.sym 116889 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 116895 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116896 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 116897 iomem_wdata[2]
.sym 116902 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 116903 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 116904 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 116906 soc.spimemio.rd_wait
.sym 116907 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 116908 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 116909 iomem_wdata[0]
.sym 116913 iomem_wdata[4]
.sym 116917 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 116918 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 116919 soc.spimemio.din_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 116920 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 116921 iomem_wdata[1]
.sym 116925 iomem_wdata[3]
.sym 116932 soc.simpleuart.send_divcnt[22]
.sym 116938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116939 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 116940 UART_RX_SB_LUT4_I1_I0[3]
.sym 116941 iomem_wdata[13]
.sym 116949 iomem_wdata[12]
.sym 116954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 116955 iomem_wstrb[1]
.sym 116956 UART_RX_SB_LUT4_I1_I0[3]
.sym 116960 soc.simpleuart.send_divcnt[20]
.sym 116961 iomem_wdata[14]
.sym 116965 iomem_wdata[11]
.sym 116969 iomem_wdata[10]
.sym 116977 iomem_wdata[9]
.sym 116981 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116982 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 116983 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 116984 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 116985 iomem_wdata[15]
.sym 116989 iomem_wdata[8]
.sym 116994 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 116995 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116996 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 116999 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 117000 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 117001 iomem_addr[4]
.sym 117002 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117003 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 117004 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 117005 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 117006 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[1]
.sym 117007 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[2]
.sym 117008 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[3]
.sym 117009 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 117010 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 117011 soc.spimemio.state[5]
.sym 117012 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117013 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 117014 iomem_addr[5]
.sym 117015 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 117016 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117022 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
.sym 117023 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 117024 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 117026 soc.spimemio_cfgreg_do[21]
.sym 117027 soc.spimemio_cfgreg_do[22]
.sym 117028 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117029 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 117030 soc.spimemio_cfgreg_do[21]
.sym 117031 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 117032 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 117035 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117036 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 117041 iomem_addr[12]
.sym 117042 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117043 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 117044 iomem_addr[20]
.sym 117045 soc.spimemio_cfgreg_do[21]
.sym 117046 soc.spimemio_cfgreg_do[22]
.sym 117047 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117048 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 117049 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 117050 iomem_addr[7]
.sym 117051 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 117052 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117057 iomem_addr[15]
.sym 117058 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117059 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 117060 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 117061 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117062 soc.spimemio_cfgreg_do[16]
.sym 117063 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 117064 soc.spimemio.config_qspi_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 117065 iomem_addr[23]
.sym 117066 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 117067 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 117068 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[1]
.sym 117070 iomem_addr[11]
.sym 117071 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117072 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117075 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 117076 iomem_addr[16]
.sym 117079 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 117080 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117081 iomem_addr[8]
.sym 117082 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117083 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]
.sym 117084 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.sym 117085 iomem_addr[19]
.sym 117086 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 117087 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 117088 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[1]
.sym 117093 soc.simpleuart.recv_pattern[4]
.sym 117098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117099 iomem_wstrb[2]
.sym 117100 UART_RX_SB_LUT4_I1_I0[3]
.sym 117103 soc.simpleuart.recv_buf_data[3]
.sym 117104 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 117105 soc.simpleuart.recv_pattern[5]
.sym 117109 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117110 iomem_addr[13]
.sym 117111 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 117112 iomem_addr[21]
.sym 117113 soc.simpleuart.recv_pattern[3]
.sym 117127 soc.simpleuart.recv_buf_data[4]
.sym 117128 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 117129 iomem_wdata[20]
.sym 117133 iomem_wdata[16]
.sym 117147 soc.simpleuart.recv_buf_data[5]
.sym 117148 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 117153 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117154 soc.simpleuart_reg_div_do[11]
.sym 117155 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 117156 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 117157 iomem_wdata[24]
.sym 117161 iomem_wdata[27]
.sym 117165 iomem_wdata[31]
.sym 117169 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117170 soc.simpleuart_reg_div_do[21]
.sym 117171 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 117172 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117175 iomem_addr[3]
.sym 117176 soc.mem_valid
.sym 117177 iomem_wdata[26]
.sym 117181 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117182 soc.simpleuart_reg_div_do[5]
.sym 117183 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 117184 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117187 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 117188 iomem_rdata[0]
.sym 117191 iomem_addr[10]
.sym 117192 iomem_addr[11]
.sym 117193 iomem_ready_SB_LUT4_I1_O[0]
.sym 117194 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]
.sym 117195 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 117196 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 117197 flash_clk_SB_LUT4_I1_I2[0]
.sym 117198 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117199 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I2[2]
.sym 117200 flash_clk_SB_LUT4_I1_I2[3]
.sym 117201 iomem_ready_SB_LUT4_I1_O[0]
.sym 117202 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]
.sym 117203 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 117204 soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 117209 iomem_wdata[25]
.sym 117213 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 117214 soc.simpleuart_reg_div_do[31]
.sym 117215 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 117216 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117217 COLHI$SB_IO_OUT
.sym 117221 iomem_addr[13]
.sym 117222 iomem_addr[12]
.sym 117223 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 117224 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 117227 iomem_addr[12]
.sym 117228 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 117229 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[0]
.sym 117230 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[1]
.sym 117231 flash_csb_SB_LUT4_I1_O[2]
.sym 117232 soc.cpu.mem_rdata_SB_LUT4_O_5_I0[3]
.sym 117233 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 117234 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[1]
.sym 117235 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[2]
.sym 117236 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[3]
.sym 117237 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 117238 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[2]
.sym 117239 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[3]
.sym 117240 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 117243 iomem_addr[18]
.sym 117244 iomem_addr[19]
.sym 117250 iomem_addr[13]
.sym 117251 iomem_addr[24]
.sym 117252 iomem_addr[25]
.sym 117253 iomem_wdata[30]
.sym 117257 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 117258 iomem_ready_SB_LUT4_I1_O[0]
.sym 117259 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 117260 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 117261 iomem_addr[24]
.sym 117262 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[3]
.sym 117263 iomem_addr[25]
.sym 117264 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I0_I1[2]
.sym 117265 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 117266 iomem_ready_SB_LUT4_I1_O[0]
.sym 117267 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2[1]
.sym 117268 soc.spimemio.valid_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 117269 iomem_wdata[29]
.sym 117273 iomem_wdata[28]
.sym 117277 iomem_ready_SB_LUT4_I1_O[0]
.sym 117278 iomem_ready_SB_LUT4_I1_O[1]
.sym 117279 iomem_addr[25]
.sym 117280 iomem_addr[24]
.sym 117281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117282 soc.simpleuart_reg_div_do[6]
.sym 117283 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 117284 soc.simpleuart.recv_buf_data[6]
.sym 117285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117286 soc.simpleuart_reg_div_do[16]
.sym 117287 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 117288 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 117289 iomem_addr[26]
.sym 117290 iomem_addr[27]
.sym 117291 iomem_addr[28]
.sym 117292 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 117293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117294 soc.simpleuart_reg_div_do[18]
.sym 117295 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 117296 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 117297 soc.simpleuart.recv_pattern[6]
.sym 117305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117306 soc.simpleuart_reg_div_do[7]
.sym 117307 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 117308 soc.simpleuart.recv_buf_data[7]
.sym 117310 iomem_ready
.sym 117311 iomem_ready_SB_LUT4_I3_I1[6]
.sym 117312 soc.mem_valid
.sym 117321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117322 soc.simpleuart_reg_div_do[12]
.sym 117323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 117327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 117329 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117330 soc.simpleuart_reg_div_do[20]
.sym 117331 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 117332 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 117334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 117335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 117338 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 117339 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 117340 UART_RX_SB_LUT4_I1_I0[3]
.sym 117341 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 117345 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 117346 soc.mem_rdata[26]
.sym 117347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 117348 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 117349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117350 soc.simpleuart_reg_div_do[27]
.sym 117351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117352 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 117353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117354 soc.simpleuart_reg_div_do[14]
.sym 117355 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117357 LAP$SB_IO_IN
.sym 117361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 117362 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117363 soc.mem_rdata[25]
.sym 117364 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 117365 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 117366 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 117367 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 117368 soc.cpu.cpu_state[6]
.sym 117369 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 117370 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 117371 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 117373 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117374 soc.simpleuart_reg_div_do[15]
.sym 117375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117376 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 117378 soc.mem_rdata[28]
.sym 117379 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 117380 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 117381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 117382 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117383 soc.mem_rdata[28]
.sym 117384 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 117385 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 117386 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117387 soc.mem_rdata[30]
.sym 117388 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 117389 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 117390 soc.mem_rdata[27]
.sym 117391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 117392 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 117393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 117394 soc.mem_rdata[19]
.sym 117395 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 117396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 117399 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 117400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 117401 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 117402 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117403 soc.mem_rdata[27]
.sym 117404 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 117405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 117406 soc.mem_rdata[20]
.sym 117407 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 117408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 117409 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 117410 soc.mem_rdata[31]
.sym 117411 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 117412 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 117414 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 117415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 117416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 117427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 117428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 117441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 117442 soc.mem_rdata[25]
.sym 117443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 117444 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 117457 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 117458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 117459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 117460 soc.cpu.cpu_state[6]
.sym 117461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 117462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 117463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 117464 soc.mem_rdata[23]
.sym 117474 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117475 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 117476 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117477 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 117478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 117479 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 117480 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117481 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 117482 soc.mem_rdata[23]
.sym 117483 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 117484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 117493 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117494 soc.mem_rdata[24]
.sym 117495 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 117496 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 117499 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 117500 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117502 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 117503 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 117504 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117505 soc.mem_rdata[26]
.sym 117510 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 117511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 117512 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117514 soc.cpu.mem_rdata_q[22]
.sym 117515 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 117516 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117518 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 117519 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 117520 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 117521 soc.mem_rdata[27]
.sym 117525 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 117526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 117527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 117528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 117530 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117531 soc.mem_rdata[21]
.sym 117532 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117533 soc.mem_rdata[21]
.sym 117538 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 117539 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 117540 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 117541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 117542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 117543 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 117546 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117547 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 117548 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117550 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117551 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117552 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 117554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 117555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 117556 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 117558 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117559 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[1]
.sym 117560 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 117561 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117562 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 117563 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 117564 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 117566 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 117567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 117568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 117570 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117571 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 117572 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 117573 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 117574 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 117575 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 117576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 117578 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117579 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[1]
.sym 117580 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2[2]
.sym 117582 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117583 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117584 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117585 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117586 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 117587 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117588 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 117589 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 117590 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 117591 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 117592 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117593 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117594 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 117595 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 117596 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117598 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117599 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 117600 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 117601 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 117602 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117603 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117604 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 117605 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117606 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 117607 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117608 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117610 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117611 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 117612 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117615 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 117616 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 117617 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117618 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117619 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117620 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117621 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 117622 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117623 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 117624 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 117625 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 117626 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 117627 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117628 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 117630 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117631 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 117632 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 117634 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 117635 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 117636 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 117638 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 117639 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 117640 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 117643 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 117644 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 117645 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 117646 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117647 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 117648 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 117649 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 117650 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 117651 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 117652 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 117653 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117654 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 117655 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 117656 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 117659 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 117660 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 117662 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]
.sym 117663 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]
.sym 117664 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]
.sym 117667 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 117668 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 117669 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 117670 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 117671 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 117672 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117673 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117674 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117675 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 117676 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117679 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 117680 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117683 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 117684 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 117687 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 117688 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 117691 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 117692 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 117693 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117694 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 117695 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117696 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117699 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 117700 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 117702 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 117703 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117704 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 117706 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 117707 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 117708 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 117709 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 117710 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 117711 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 117712 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 117715 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 117716 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 117719 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117720 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 117721 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117722 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 117723 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[2]
.sym 117724 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2[3]
.sym 117726 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 117727 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117728 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 117729 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117730 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 117731 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 117732 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[3]
.sym 117734 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 117735 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 117736 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 117739 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117740 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 117742 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117743 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117744 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117746 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117747 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 117748 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 117751 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 117752 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 117753 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[0]
.sym 117754 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 117755 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_O[2]
.sym 117756 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117757 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 117758 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[1]
.sym 117759 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117760 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 117762 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 117763 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 117764 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117765 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 117766 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 117767 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 117768 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 117769 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[0]
.sym 117770 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[1]
.sym 117771 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 117772 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[3]
.sym 117778 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 117779 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 117780 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 117781 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 117782 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 117783 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 117784 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 117787 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 117788 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 117790 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 117791 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 117792 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 117817 soc.spimemio.xfer.xfer_tag[2]
.sym 117825 soc.spimemio.state[5]
.sym 117826 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 117827 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 117828 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117829 soc.spimemio.state[8]
.sym 117830 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 117831 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 117832 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117833 soc.spimemio.xfer.xfer_tag[1]
.sym 117837 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 117838 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 117839 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 117840 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117841 soc.spimemio.state[8]
.sym 117842 soc.spimemio.state[5]
.sym 117843 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 117844 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117846 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 117847 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117848 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 117851 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 117852 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 117853 soc.spimemio.xfer.xfer_tag[0]
.sym 117857 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 117858 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 117859 soc.spimemio.rd_wait_SB_LUT4_I3_O[2]
.sym 117860 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117865 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117866 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 117867 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 117868 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117879 soc.spimemio.rd_wait_SB_LUT4_I1_O[0]
.sym 117880 soc.spimemio.rd_wait_SB_LUT4_I1_O[1]
.sym 117881 soc.spimemio.din_ddr
.sym 117882 soc.spimemio_cfgreg_do[22]
.sym 117883 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 117884 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 117886 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 117887 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 117888 soc.spimemio.rd_wait
.sym 117889 soc.spimemio.din_rd
.sym 117895 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 117896 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 117907 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 117908 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 117909 soc.spimemio.din_tag[1]
.sym 117921 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 117922 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 117923 flash_io3_oe_SB_LUT4_O_I1[2]
.sym 117924 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117925 soc.spimemio.dout_tag[1]
.sym 117926 soc.spimemio.dout_tag[0]
.sym 117927 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 117928 soc.spimemio.dout_tag[2]
.sym 117930 soc.spimemio_cfgreg_do[20]
.sym 117931 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 117932 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117935 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117936 soc.spimemio.dout_tag[2]
.sym 117937 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 117938 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 117939 soc.spimemio.config_oe[3]
.sym 117940 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117942 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117943 soc.spimemio.dout_data[6]
.sym 117944 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117950 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 117951 flash_io3_di
.sym 117952 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_I3[2]
.sym 117957 iomem_wdata[9]
.sym 117961 iomem_wdata[10]
.sym 117965 iomem_wdata[8]
.sym 117969 iomem_wdata[11]
.sym 117978 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 117979 iomem_wstrb[1]
.sym 117980 UART_RX_SB_LUT4_I1_I0[3]
.sym 117982 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117983 soc.spimemio.config_oe[1]
.sym 117984 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[0]
.sym 117986 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 117987 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 117988 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 117991 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 117992 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117993 $PACKER_VCC_NET
.sym 118001 flash_io0_oe
.sym 118002 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 118003 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 118004 flash_clk_SB_LUT4_I1_I2[3]
.sym 118009 soc.spimemio_cfgreg_do[21]
.sym 118010 soc.spimemio_cfgreg_do[22]
.sym 118011 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 118012 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 118015 soc.spimemio_cfgreg_do[20]
.sym 118016 soc.spimemio.rd_valid_SB_LUT4_I2_O[1]
.sym 118021 $PACKER_VCC_NET
.sym 118025 soc.spimemio_cfgreg_do[22]
.sym 118026 soc.spimemio_cfgreg_do[21]
.sym 118027 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 118028 soc.spimemio.config_qspi_SB_LUT4_I1_2_I3[3]
.sym 118031 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 118032 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 118033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118034 soc.simpleuart_reg_div_do[8]
.sym 118035 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 118036 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 118038 soc.spimemio_cfgreg_do[20]
.sym 118039 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 118040 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 118041 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 118042 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 118043 soc.spimemio_cfgreg_do[17]
.sym 118044 soc.spimemio.config_qspi_SB_LUT4_I1_2_O[3]
.sym 118046 iomem_addr[17]
.sym 118047 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 118048 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 118049 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 118050 soc.spimemio_cfgreg_do[18]
.sym 118051 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 118052 iomem_addr[18]
.sym 118053 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 118054 soc.spimemio_cfgreg_do[21]
.sym 118055 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 118056 iomem_addr[22]
.sym 118061 iomem_addr[6]
.sym 118062 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 118063 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 118064 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 118066 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 118067 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 118068 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 118070 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 118071 iomem_wstrb[2]
.sym 118072 UART_RX_SB_LUT4_I1_I0[3]
.sym 118073 iomem_addr[9]
.sym 118074 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118075 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 118076 soc.spimemio.config_qspi_SB_LUT4_I1_2_O_SB_LUT4_I3_O[3]
.sym 118077 iomem_addr[14]
.sym 118078 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118079 soc.spimemio.config_cont_SB_LUT4_I1_O[0]
.sym 118080 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 118083 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118084 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118086 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 118087 iomem_addr[7]
.sym 118088 soc.spimemio.rd_inc
.sym 118090 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 118091 iomem_addr[6]
.sym 118092 soc.spimemio.rd_inc
.sym 118093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118094 soc.simpleuart_reg_div_do[3]
.sym 118095 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 118096 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 118098 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118099 iomem_addr[3]
.sym 118100 soc.spimemio.rd_inc
.sym 118101 soc.spimemio.rd_valid_SB_LUT4_I2_I0[0]
.sym 118102 soc.spimemio.rd_valid_SB_LUT4_I2_I0[1]
.sym 118103 soc.spimemio.rd_valid
.sym 118104 soc.spimemio.rd_valid_SB_LUT4_I2_I0[3]
.sym 118105 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 118106 flash_io3_di
.sym 118107 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 118108 flash_clk_SB_LUT4_I1_I2[3]
.sym 118109 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118110 soc.simpleuart_reg_div_do[9]
.sym 118111 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 118112 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 118113 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 118114 flash_io2_oe
.sym 118115 flash_io2_oe_SB_LUT4_I1_I2[2]
.sym 118116 flash_clk_SB_LUT4_I1_I2[3]
.sym 118117 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 118118 flash_io3_oe
.sym 118119 flash_io3_oe_SB_LUT4_I1_I2[2]
.sym 118120 flash_clk_SB_LUT4_I1_I2[3]
.sym 118121 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 118122 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 118123 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 118124 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 118125 flash_io1_oe
.sym 118126 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 118127 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 118128 flash_clk_SB_LUT4_I1_I2[3]
.sym 118129 flash_clk_SB_LUT4_I1_I2[0]
.sym 118130 soc.spimemio_cfgreg_do[21]
.sym 118131 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_1_I2[2]
.sym 118132 flash_clk_SB_LUT4_I1_I2[3]
.sym 118133 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118134 soc.simpleuart_reg_div_do[10]
.sym 118135 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 118136 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 118137 flash_clk_SB_LUT4_I1_I2[0]
.sym 118138 flash_csb$SB_IO_OUT
.sym 118139 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 118140 flash_clk_SB_LUT4_I1_I2[3]
.sym 118141 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118142 soc.simpleuart_reg_div_do[0]
.sym 118143 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 118144 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 118145 soc.spimemio.buffer[11]
.sym 118149 flash_io2_oe_SB_LUT4_I1_O[0]
.sym 118150 flash_io2_oe_SB_LUT4_I1_O[1]
.sym 118151 flash_io2_oe_SB_LUT4_I1_O[2]
.sym 118152 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118153 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 118154 flash_io1_oe_SB_LUT4_I0_O[1]
.sym 118155 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 118156 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118158 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 118159 iomem_addr[21]
.sym 118160 soc.spimemio.rd_inc
.sym 118161 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 118162 flash_io0_di
.sym 118163 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 118164 flash_clk_SB_LUT4_I1_I2[3]
.sym 118167 soc.mem_valid
.sym 118168 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 118169 flash_io3_oe_SB_LUT4_I1_O[0]
.sym 118170 flash_io3_oe_SB_LUT4_I1_O[1]
.sym 118171 flash_io3_oe_SB_LUT4_I1_O[2]
.sym 118172 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118173 flash_csb_SB_LUT4_I1_O[0]
.sym 118174 flash_csb_SB_LUT4_I1_O[1]
.sym 118175 flash_csb_SB_LUT4_I1_O[2]
.sym 118176 flash_csb_SB_LUT4_I1_O[3]
.sym 118179 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118180 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 118182 soc.spimem_rdata[11]
.sym 118183 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118184 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118186 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118187 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118188 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 118190 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118191 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118192 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 118194 soc.spimem_rdata[10]
.sym 118195 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118196 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118198 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118199 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118200 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 118201 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 118202 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 118203 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 118204 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 118206 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118207 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118208 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 118209 iomem_ready_SB_LUT4_I3_O[0]
.sym 118210 iomem_ready_SB_LUT4_I3_O[1]
.sym 118211 iomem_ready_SB_LUT4_I3_O[2]
.sym 118212 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118213 soc.spimem_rdata[31]
.sym 118214 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118215 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118216 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118217 soc.spimem_rdata[0]
.sym 118218 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118219 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118220 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118221 soc.spimemio.dout_data[7]
.sym 118225 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 118226 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 118227 flash_csb_SB_LUT4_I1_O[2]
.sym 118228 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 118229 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[2]
.sym 118230 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[0]
.sym 118231 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 118232 soc.spimemio.valid_SB_LUT4_O_I1[3]
.sym 118234 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118235 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118236 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_I0_O[2]
.sym 118239 soc.spimemio.valid_SB_LUT4_O_I1[2]
.sym 118240 soc.mem_valid
.sym 118241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118242 soc.simpleuart_reg_div_do[17]
.sym 118243 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 118244 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 118245 soc.spimem_rdata[3]
.sym 118246 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118247 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118248 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118249 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 118250 soc.spimemio_cfgreg_do[18]
.sym 118251 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 118252 flash_clk_SB_LUT4_I1_I2[3]
.sym 118253 soc.spimemio.buffer[0]
.sym 118257 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 118258 soc.spimemio_cfgreg_do[16]
.sym 118259 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 118260 flash_clk_SB_LUT4_I1_I2[3]
.sym 118262 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118263 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118264 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 118266 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 118267 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118268 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 118269 iomem_ready_SB_LUT4_I1_O[0]
.sym 118270 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 118271 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 118272 soc.cpu.mem_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 118275 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118276 iomem_rdata[3]
.sym 118277 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118278 soc.simpleuart_reg_div_do[23]
.sym 118279 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118280 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 118281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118282 soc.simpleuart_reg_div_do[1]
.sym 118283 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 118284 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 118286 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 118287 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 118288 flash_clk_SB_LUT4_I1_I2[3]
.sym 118289 soc.simpleuart.recv_pattern[1]
.sym 118295 soc.simpleuart.recv_buf_data[1]
.sym 118296 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 118297 iomem_ready_SB_LUT4_I1_O[0]
.sym 118298 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 118299 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 118300 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 118301 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 118302 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 118303 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 118304 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[3]
.sym 118305 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 118306 soc.spimemio_cfgreg_do[20]
.sym 118307 soc.spimemio.config_cont_SB_LUT4_I1_1_I2[2]
.sym 118308 flash_clk_SB_LUT4_I1_I2[3]
.sym 118309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118310 soc.simpleuart_reg_div_do[26]
.sym 118311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118312 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 118313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118314 soc.simpleuart_reg_div_do[13]
.sym 118315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 118317 soc.spimemio.buffer[12]
.sym 118322 iomem_ready_SB_LUT4_I3_I1[6]
.sym 118323 soc.mem_valid
.sym 118324 iomem_ready
.sym 118325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118326 soc.simpleuart_reg_div_do[28]
.sym 118327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118328 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 118329 soc.spimemio.dout_data[3]
.sym 118333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 118334 soc.spimem_rdata[12]
.sym 118335 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 118337 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 118338 soc.spimem_rdata[26]
.sym 118339 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 118341 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 118342 soc.spimem_rdata[15]
.sym 118343 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 118345 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 118346 soc.spimem_rdata[28]
.sym 118347 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 118349 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 118350 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[1]
.sym 118351 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 118352 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118353 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 118354 soc.spimem_rdata[27]
.sym 118355 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 118357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 118358 soc.mem_rdata[18]
.sym 118359 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 118360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 118362 soc.spimem_rdata[20]
.sym 118363 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 118364 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 118365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 118366 soc.spimem_rdata[14]
.sym 118367 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 118369 START_STOP$SB_IO_IN
.sym 118374 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 118375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 118376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 118377 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 118378 soc.spimem_rdata[23]
.sym 118379 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 118381 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 118382 soc.mem_rdata[29]
.sym 118383 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 118384 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 118387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 118388 soc.mem_rdata[21]
.sym 118389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 118390 soc.spimem_rdata[7]
.sym 118391 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 118392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 118398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 118399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 118400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I3[2]
.sym 118405 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 118406 soc.mem_rdata[23]
.sym 118407 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118408 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 118411 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118412 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 118414 soc.mem_rdata[17]
.sym 118415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 118433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]
.sym 118434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]
.sym 118435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]
.sym 118436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 118437 soc.mem_rdata[22]
.sym 118442 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118443 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118444 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 118446 soc.cpu.mem_rdata_q[22]
.sym 118447 soc.mem_rdata[22]
.sym 118448 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118449 soc.mem_rdata[23]
.sym 118453 soc.cpu.mem_rdata_q[19]
.sym 118454 soc.cpu.mem_rdata_q[22]
.sym 118455 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 118456 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 118466 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 118467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 118468 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118469 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118470 soc.mem_rdata[21]
.sym 118471 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118472 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118473 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118474 soc.mem_rdata[27]
.sym 118475 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118476 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]
.sym 118478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[1]
.sym 118479 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118480 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118482 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118483 soc.mem_rdata[27]
.sym 118484 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118486 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 118487 soc.mem_rdata[28]
.sym 118488 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118490 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118491 soc.mem_rdata[26]
.sym 118492 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118493 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 118494 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 118495 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118496 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118497 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 118498 soc.mem_rdata[24]
.sym 118499 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118500 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118501 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 118503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 118504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 118505 soc.mem_rdata[24]
.sym 118509 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118510 soc.mem_rdata[26]
.sym 118511 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118512 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118513 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 118514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 118515 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118516 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 118517 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 118518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
.sym 118519 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118520 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118521 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 118522 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 118523 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118524 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118526 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_I1[0]
.sym 118527 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 118528 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 118530 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 118531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 118532 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 118535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 118536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 118537 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 118538 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 118539 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118540 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118541 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 118542 soc.mem_rdata[30]
.sym 118543 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118544 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118545 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 118546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 118547 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118548 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118549 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 118550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 118551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 118552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 118553 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 118554 soc.mem_rdata[31]
.sym 118555 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118556 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 118557 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118558 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118559 soc.cpu.mem_16bit_buffer[8]
.sym 118560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 118562 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 118563 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 118564 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 118565 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 118566 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 118567 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 118568 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118570 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 118571 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 118572 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118574 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 118575 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[1]
.sym 118576 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118577 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 118578 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 118579 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 118580 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 118581 soc.mem_rdata[28]
.sym 118586 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118587 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[1]
.sym 118588 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118589 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 118590 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 118591 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 118592 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 118593 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118594 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 118595 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 118596 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 118597 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[0]
.sym 118598 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118599 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118600 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0[3]
.sym 118602 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 118603 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 118604 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 118606 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 118607 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 118608 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 118610 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118611 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118612 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118615 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 118616 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 118617 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[0]
.sym 118618 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 118619 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 118620 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0[3]
.sym 118621 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 118622 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118623 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 118624 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118625 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 118626 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 118627 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 118628 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 118631 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 118632 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 118635 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 118636 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 118638 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 118639 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 118640 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 118642 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 118643 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118644 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 118647 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 118648 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 118650 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 118651 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 118652 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118654 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118655 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118656 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 118658 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 118659 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 118660 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 118661 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118662 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 118663 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118664 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 118666 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 118667 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.sym 118668 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 118669 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[0]
.sym 118670 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[1]
.sym 118671 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118672 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 118673 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0[1]
.sym 118674 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 118675 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 118676 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 118678 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 118679 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 118680 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118683 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 118684 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0[2]
.sym 118685 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 118686 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 118687 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 118688 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 118689 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 118690 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 118691 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 118692 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 118695 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 118696 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118699 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 118700 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118701 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3[0]
.sym 118702 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 118703 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 118704 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 118705 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 118706 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 118707 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I0_I1_SB_LUT4_I2_O[1]
.sym 118708 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_1_I3[3]
.sym 118709 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118710 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 118711 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 118712 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 118714 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118715 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 118716 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 118719 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118720 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 118722 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 118723 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 118724 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118725 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 118726 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118727 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[2]
.sym 118728 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2[3]
.sym 118730 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118731 soc.cpu.decoded_imm_j_SB_DFFE_Q_5_D_SB_LUT4_O_I2[0]
.sym 118732 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 118742 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 118743 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 118744 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 118745 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118746 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 118747 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[2]
.sym 118748 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1[3]
.sym 118754 flash_io0_do_SB_LUT4_O_I2[0]
.sym 118755 flash_io0_do_SB_LUT4_O_I2[1]
.sym 118756 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118757 iomem_wdata[0]
.sym 118761 iomem_wdata[2]
.sym 118765 iomem_wdata[3]
.sym 118774 flash_io2_do_SB_LUT4_O_I2[0]
.sym 118775 flash_io2_do_SB_LUT4_O_I2[1]
.sym 118776 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118777 iomem_wdata[1]
.sym 118782 flash_io3_do_SB_LUT4_O_I2[0]
.sym 118783 flash_io3_do_SB_LUT4_O_I2[1]
.sym 118784 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118797 iomem_wdata[16]
.sym 118818 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118819 soc.spimemio.dout_data[1]
.sym 118820 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_O[2]
.sym 118822 flash_io1_di
.sym 118823 soc.spimemio.dout_data[0]
.sym 118824 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118826 flash_io0_di
.sym 118827 flash_io1_di
.sym 118828 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118830 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118831 soc.spimemio.dout_data[3]
.sym 118832 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 118834 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 118835 soc.spimemio.dout_data[1]
.sym 118836 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 118837 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 118838 soc.spimemio.dout_data[3]
.sym 118839 soc.spimemio.dout_data[4]
.sym 118840 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118842 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118843 soc.spimemio.dout_data[5]
.sym 118844 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 118845 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118846 soc.spimemio.dout_data[0]
.sym 118847 flash_io2_di
.sym 118848 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 118850 soc.spimemio.xfer_io2_90
.sym 118851 soc.spimemio.xfer_io2_do
.sym 118852 soc.spimemio_cfgreg_do[22]
.sym 118853 soc.spimemio.xfer_io2_do
.sym 118857 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118858 soc.spimemio.dout_data[2]
.sym 118859 soc.spimemio.dout_data[0]
.sym 118860 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 118862 soc.spimemio.xfer_io3_90
.sym 118863 soc.spimemio.xfer_io3_do
.sym 118864 soc.spimemio_cfgreg_do[22]
.sym 118867 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118868 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 118871 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 118872 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 118873 soc.spimemio.xfer_io3_do
.sym 118881 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 118885 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118886 soc.spimemio.dout_data[5]
.sym 118887 soc.spimemio.dout_data[3]
.sym 118888 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 118889 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 118890 soc.spimemio.dout_data[1]
.sym 118891 soc.spimemio.dout_data[2]
.sym 118892 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118895 flash_io3_oe_SB_LUT4_O_I1[0]
.sym 118896 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_I3[1]
.sym 118897 soc.spimemio.dout_tag[1]
.sym 118898 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 118899 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 118900 soc.spimemio.dout_tag[0]
.sym 118903 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 118904 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 118907 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 118908 soc.spimemio.dout_tag[1]
.sym 118911 flash_io3_oe_SB_LUT4_O_I1[1]
.sym 118912 soc.spimemio.xfer.obuffer[6]
.sym 118913 soc.spimemio.state[7]
.sym 118914 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 118915 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 118916 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
.sym 118917 soc.spimemio.state[7]
.sym 118918 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 118919 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118920 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 118922 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118923 soc.spimemio.din_data_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
.sym 118924 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 118925 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118926 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 118927 soc.spimemio.config_oe[0]
.sym 118928 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118929 soc.spimemio.state[10]
.sym 118930 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 118931 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 118932 soc.spimemio.config_qspi_SB_LUT4_I1_1_O[0]
.sym 118935 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 118936 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 118939 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[0]
.sym 118940 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 118943 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 118944 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 118946 soc.spimemio.state[7]
.sym 118947 soc.spimemio.state[10]
.sym 118948 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 118955 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 118956 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 118959 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 118960 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 118962 soc.spimemio.dout_tag[0]
.sym 118963 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 118964 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 118970 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 118971 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 118972 soc.spimemio.dout_tag[0]
.sym 118973 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 118974 soc.spimemio.config_cont_SB_LUT4_I2_O[2]
.sym 118975 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1[2]
.sym 118976 soc.spimemio.state[10]
.sym 118978 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118979 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 118980 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 118981 soc.spimemio_cfgreg_do[21]
.sym 118982 soc.spimemio_cfgreg_do[22]
.sym 118983 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1[2]
.sym 118984 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 118990 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118991 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 118992 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 118993 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 118994 soc.spimemio.config_cont_SB_LUT4_I2_O[3]
.sym 118995 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 118996 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 119011 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 119012 iomem_addr[3]
.sym 119013 iomem_wdata[18]
.sym 119017 iomem_wdata[19]
.sym 119021 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 119022 soc.spimemio_cfgreg_do[19]
.sym 119023 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 119024 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 119025 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 119026 soc.spimemio_cfgreg_do[22]
.sym 119027 soc.spimemio_cfgreg_do[21]
.sym 119028 soc.spimemio.config_qspi_SB_LUT4_I2_I3[3]
.sym 119029 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 119030 iomem_addr[2]
.sym 119031 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 119032 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 119037 iomem_wdata[22]
.sym 119041 iomem_wdata[17]
.sym 119053 iomem_wdata[21]
.sym 119065 iomem_addr[3]
.sym 119066 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119067 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_1_I2[2]
.sym 119068 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_1_I2[3]
.sym 119069 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 119070 iomem_addr[7]
.sym 119071 iomem_addr[6]
.sym 119072 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 119074 iomem_addr[7]
.sym 119075 soc.spimemio.rd_addr[7]
.sym 119076 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 119077 soc.simpleuart.recv_pattern[0]
.sym 119081 flash_clk_SB_LUT4_I1_I2[0]
.sym 119082 flash_clk$SB_IO_OUT
.sym 119083 flash_clk_SB_LUT4_I1_I2[2]
.sym 119084 flash_clk_SB_LUT4_I1_I2[3]
.sym 119089 iomem_addr[17]
.sym 119090 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 119091 iomem_addr[21]
.sym 119092 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 119095 soc.simpleuart.recv_buf_data[0]
.sym 119096 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 119097 iomem_addr[20]
.sym 119098 soc.spimemio.rd_addr[20]
.sym 119099 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[2]
.sym 119100 soc.spimemio.rd_valid_SB_LUT4_I2_1_O[3]
.sym 119105 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 119106 iomem_addr[21]
.sym 119107 soc.spimemio.rd_addr[21]
.sym 119108 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 119109 soc.spimemio.rd_addr[22]
.sym 119110 iomem_addr[22]
.sym 119111 iomem_addr[21]
.sym 119112 soc.spimemio.rd_addr[21]
.sym 119113 soc.spimemio.dout_data[3]
.sym 119117 iomem_addr[18]
.sym 119118 soc.spimemio.rd_addr[18]
.sym 119119 soc.spimemio.rd_addr[16]
.sym 119120 iomem_addr[16]
.sym 119121 soc.spimemio.dout_data[2]
.sym 119125 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 119126 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 119127 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 119128 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 119131 iomem_addr[16]
.sym 119132 soc.spimemio.rd_addr[16]
.sym 119133 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 119134 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 119135 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 119136 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 119137 soc.spimem_rdata[5]
.sym 119138 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119139 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119140 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 119142 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 119143 iomem_addr[18]
.sym 119144 soc.spimemio.rd_inc
.sym 119146 soc.spimem_rdata[9]
.sym 119147 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119148 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119150 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 119151 iomem_addr[5]
.sym 119152 soc.spimemio.rd_inc
.sym 119153 iomem_addr[5]
.sym 119154 soc.spimemio.rd_addr[5]
.sym 119155 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I2[2]
.sym 119156 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_1_I2[3]
.sym 119158 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119159 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119160 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 119161 soc.spimemio.buffer[5]
.sym 119166 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119167 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119168 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 119169 soc.spimemio.buffer[16]
.sym 119173 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[0]
.sym 119174 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[1]
.sym 119175 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[2]
.sym 119176 soc.spimemio.rd_valid_SB_LUT4_I2_2_O[3]
.sym 119177 soc.spimemio.buffer[21]
.sym 119182 soc.spimem_rdata[8]
.sym 119183 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119184 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119185 soc.spimemio.buffer[9]
.sym 119189 soc.spimemio.buffer[8]
.sym 119194 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 119195 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119196 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 119197 soc.spimem_rdata[21]
.sym 119198 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119199 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119200 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 119201 flash_clk_SB_LUT4_I1_O[0]
.sym 119202 flash_clk_SB_LUT4_I1_O[1]
.sym 119203 flash_clk_SB_LUT4_I1_O[2]
.sym 119204 flash_clk_SB_LUT4_I1_O[3]
.sym 119206 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119207 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119208 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 119209 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 119210 soc.spimemio_cfgreg_do[17]
.sym 119211 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_1_I2[2]
.sym 119212 flash_clk_SB_LUT4_I1_I2[3]
.sym 119213 soc.spimem_rdata[4]
.sym 119214 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119215 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119216 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 119217 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119218 soc.simpleuart_reg_div_do[19]
.sym 119219 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 119220 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 119221 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 119222 soc.spimemio_cfgreg_do[19]
.sym 119223 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_1_I2[2]
.sym 119224 flash_clk_SB_LUT4_I1_I2[3]
.sym 119225 soc.spimemio.dout_data[0]
.sym 119230 soc.spimem_rdata[16]
.sym 119231 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119232 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119234 soc.simpleuart_reg_div_do[25]
.sym 119235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119236 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 119239 soc.simpleuart.recv_buf_data[2]
.sym 119240 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 119241 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 119242 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[1]
.sym 119243 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 119244 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 119245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119246 soc.simpleuart_reg_div_do[2]
.sym 119247 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 119248 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 119251 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 119252 iomem_rdata[4]
.sym 119253 soc.spimemio.dout_data[5]
.sym 119257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119258 soc.simpleuart_reg_div_do[22]
.sym 119259 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[2]
.sym 119260 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 119261 soc.spimemio.dout_data[4]
.sym 119265 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 119266 soc.spimem_rdata[25]
.sym 119267 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 119268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 119269 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 119270 soc.spimem_rdata[24]
.sym 119271 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 119272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 119273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119274 soc.simpleuart_reg_div_do[30]
.sym 119275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119276 soc.cpu.mem_rdata_SB_LUT4_O_7_I0_SB_LUT4_O_I3[3]
.sym 119277 VIEW_LAPS$SB_IO_IN
.sym 119281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119282 soc.simpleuart_reg_div_do[29]
.sym 119283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119284 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 119289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119290 soc.simpleuart_reg_div_do[24]
.sym 119291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119292 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 119299 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 119300 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 119301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 119302 soc.spimem_rdata[13]
.sym 119303 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 119304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 119305 soc.spimemio.dout_data[5]
.sym 119309 soc.spimemio.dout_data[2]
.sym 119313 soc.spimemio.buffer[13]
.sym 119317 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 119318 soc.spimem_rdata[30]
.sym 119319 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 119320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 119321 soc.spimemio.dout_data[6]
.sym 119325 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 119326 soc.spimem_rdata[29]
.sym 119327 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 119328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 119329 soc.spimemio.buffer[7]
.sym 119333 soc.spimemio.dout_data[4]
.sym 119337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 119338 soc.spimem_rdata[6]
.sym 119339 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 119340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 119341 soc.spimemio.buffer[23]
.sym 119345 soc.spimemio.buffer[6]
.sym 119349 soc.spimemio.buffer[20]
.sym 119353 soc.spimemio.buffer[14]
.sym 119357 soc.spimemio.buffer[15]
.sym 119361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 119362 soc.mem_rdata[30]
.sym 119363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 119364 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 119365 soc.spimemio.dout_data[6]
.sym 119370 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 119371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 119372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 119378 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 119379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 119380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[2]
.sym 119383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 119384 soc.mem_rdata[22]
.sym 119385 soc.spimemio.dout_data[7]
.sym 119402 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 119403 soc.mem_rdata[20]
.sym 119404 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119410 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 119411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 119412 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 119425 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 119426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I2[1]
.sym 119427 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119428 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 119430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 119431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 119432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 119433 soc.cpu.mem_rdata_q[22]
.sym 119434 soc.mem_rdata[22]
.sym 119435 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119436 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119437 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 119438 soc.mem_rdata[20]
.sym 119439 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119440 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119441 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 119445 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 119446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 119447 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119448 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119449 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 119450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 119451 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119452 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 119453 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I2[2]
.sym 119454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 119455 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119456 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 119458 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 119459 soc.mem_valid
.sym 119460 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 119462 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[0]
.sym 119463 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 119464 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 119467 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119468 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119469 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119470 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119471 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119472 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119473 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 119474 soc.mem_rdata[29]
.sym 119475 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 119476 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119477 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 119478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 119479 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119480 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119483 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119484 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119485 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 119486 soc.mem_rdata[30]
.sym 119487 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 119488 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119489 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 119490 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 119491 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 119492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 119493 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 119494 soc.mem_rdata[31]
.sym 119495 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 119496 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119497 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 119498 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 119499 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119500 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 119501 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 119502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 119503 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119504 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 119505 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 119506 soc.mem_rdata[25]
.sym 119507 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119508 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119509 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 119510 soc.mem_rdata[29]
.sym 119511 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119512 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119513 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 119514 soc.mem_rdata[25]
.sym 119515 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 119516 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119517 soc.mem_rdata[25]
.sym 119522 soc.cpu.mem_rdata_q[18]
.sym 119523 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119524 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119525 soc.mem_rdata[30]
.sym 119535 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 119536 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 119538 soc.cpu.mem_rdata_q[17]
.sym 119539 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119540 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119543 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 119544 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[3]
.sym 119545 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 119546 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 119547 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 119548 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[3]
.sym 119549 soc.mem_rdata[31]
.sym 119554 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 119555 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 119556 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119562 soc.cpu.mem_rdata_q[19]
.sym 119563 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119564 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119566 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 119567 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 119568 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119570 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 119571 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 119572 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119574 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119575 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119576 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119578 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 119579 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 119580 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119582 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 119583 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119584 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119586 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 119587 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 119588 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119590 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 119591 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 119592 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 119593 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 119594 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 119595 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119596 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 119597 soc.cpu.mem_rdata_q[3]
.sym 119598 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 119599 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 119600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]
.sym 119601 soc.cpu.decoded_imm_j_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 119602 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 119603 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 119604 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 119605 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 119606 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 119607 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 119608 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 119609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_1_I2[0]
.sym 119610 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 119611 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 119612 soc.cpu.mem_rdata_q[3]
.sym 119613 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 119614 soc.cpu.mem_rdata_q[16]
.sym 119615 soc.cpu.mem_rdata_q[17]
.sym 119616 soc.cpu.mem_rdata_q[18]
.sym 119622 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 119623 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 119624 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119625 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119630 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 119631 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 119632 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119637 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119641 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 119650 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 119651 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 119652 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 119653 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119654 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119655 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3[1]
.sym 119656 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119657 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 119658 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 119659 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119660 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 119662 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 119663 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 119664 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 119666 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 119667 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119668 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 119670 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 119671 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 119672 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119673 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 119674 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 119675 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 119676 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 119678 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 119679 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I0_I2[3]
.sym 119680 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119690 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119691 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119692 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 119710 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119711 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 119712 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 119714 flash_io1_do_SB_LUT4_O_I2[0]
.sym 119715 flash_io1_do_SB_LUT4_O_I2[1]
.sym 119716 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119717 iomem_wdata[17]
.sym 119721 iomem_wdata[18]
.sym 119746 soc.spimemio.xfer.count[0]
.sym 119747 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 119750 soc.spimemio.xfer.count[1]
.sym 119751 $PACKER_VCC_NET
.sym 119752 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 119753 soc.spimemio.xfer_clk
.sym 119754 soc.spimemio.xfer.count[2]
.sym 119755 $PACKER_VCC_NET
.sym 119756 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119757 soc.spimemio.xfer_clk
.sym 119758 soc.spimemio.xfer.count[3]
.sym 119759 $PACKER_VCC_NET
.sym 119760 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 119763 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 119764 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 119765 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 119766 soc.spimemio.xfer.count[1]
.sym 119767 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119768 soc.spimemio.xfer_clk
.sym 119769 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 119770 soc.spimemio.xfer.count[1]
.sym 119771 soc.spimemio.xfer_clk
.sym 119772 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119774 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 119775 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 119776 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[0]
.sym 119778 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 119779 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119780 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 119781 $PACKER_GND_NET
.sym 119785 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119786 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 119787 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 119788 soc.spimemio.xfer_clk
.sym 119790 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 119791 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 119792 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 119795 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 119796 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]
.sym 119798 soc.spimemio.xfer.count[1]
.sym 119799 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 119800 $PACKER_VCC_NET
.sym 119801 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 119802 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 119803 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 119804 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 119805 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119806 soc.spimemio.dout_data[4]
.sym 119807 soc.spimemio.dout_data[2]
.sym 119808 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119809 soc.spimemio.xfer_io0_do
.sym 119814 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 119815 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 119816 UART_RX_SB_LUT4_I1_I0[3]
.sym 119818 soc.spimemio.xfer_io1_90
.sym 119819 soc.spimemio.xfer_io1_do
.sym 119820 soc.spimemio_cfgreg_do[22]
.sym 119821 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119822 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 119823 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 119824 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 119826 soc.spimemio.xfer_io0_90
.sym 119827 soc.spimemio.xfer_io0_do
.sym 119828 soc.spimemio_cfgreg_do[22]
.sym 119829 soc.spimemio.xfer_io1_do
.sym 119833 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119834 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 119835 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 119836 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 119842 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119843 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 119844 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 119845 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119846 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 119847 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 119848 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 119851 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 119852 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 119855 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[0]
.sym 119856 soc.spimemio.xfer.obuffer[4]
.sym 119857 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 119858 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119859 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 119860 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119861 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 119862 soc.spimemio.xfer.obuffer[6]
.sym 119863 soc.spimemio.xfer.obuffer[4]
.sym 119864 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119865 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119866 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 119867 soc.spimemio.xfer.obuffer[6]
.sym 119868 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119869 soc.spimemio.xfer.next_fetch
.sym 119874 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 119875 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119876 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 119877 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 119878 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 119879 soc.spimemio.din_data[6]
.sym 119880 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 119881 soc.spimemio.xfer.obuffer[2]
.sym 119882 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119883 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119884 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[1]
.sym 119885 soc.spimemio.xfer.obuffer[1]
.sym 119886 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119887 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119888 soc.spimemio.xfer.obuffer[4]
.sym 119890 soc.spimemio.din_data[4]
.sym 119891 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 119892 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 119894 soc.spimemio.xfer.obuffer[0]
.sym 119895 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119896 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 119897 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 119898 soc.spimemio.xfer.obuffer[2]
.sym 119899 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I1[1]
.sym 119900 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119901 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 119902 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 119903 soc.spimemio.din_data[5]
.sym 119904 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 119918 soc.spimemio.din_data[7]
.sym 119919 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 119920 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 119981 iomem_addr[10]
.sym 119982 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 119983 soc.spimemio.config_qspi_SB_LUT4_I2_O[2]
.sym 119984 soc.spimemio.config_qspi_SB_LUT4_I2_O[3]
.sym 120001 iomem_addr[2]
.sym 120002 soc.spimemio.rd_addr[2]
.sym 120003 iomem_addr[17]
.sym 120004 soc.spimemio.rd_addr[17]
.sym 120005 soc.simpleuart.recv_pattern[1]
.sym 120009 iomem_addr[12]
.sym 120010 soc.spimemio.rd_addr[12]
.sym 120011 soc.spimemio.rd_addr[4]
.sym 120012 iomem_addr[4]
.sym 120013 iomem_addr[8]
.sym 120014 soc.spimemio.rd_addr[8]
.sym 120015 soc.spimemio.rd_addr[6]
.sym 120016 iomem_addr[6]
.sym 120017 soc.spimemio.rd_addr[8]
.sym 120018 iomem_addr[8]
.sym 120019 soc.spimemio.rd_addr[4]
.sym 120020 iomem_addr[4]
.sym 120022 soc.spimemio.rd_addr[12]
.sym 120023 iomem_addr[12]
.sym 120024 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[3]
.sym 120025 soc.simpleuart.recv_pattern[2]
.sym 120029 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[0]
.sym 120030 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[1]
.sym 120031 soc.spimemio.rd_valid
.sym 120032 soc.spimemio.rd_valid_SB_LUT4_I2_1_I0[3]
.sym 120033 iomem_addr[14]
.sym 120034 soc.spimemio.rd_addr[14]
.sym 120035 iomem_addr[6]
.sym 120036 soc.spimemio.rd_addr[6]
.sym 120037 iomem_addr[15]
.sym 120038 soc.spimemio.rd_addr[15]
.sym 120039 iomem_addr[13]
.sym 120040 soc.spimemio.rd_addr[13]
.sym 120042 soc.spimemio.rd_addr[4]
.sym 120043 iomem_addr[4]
.sym 120044 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 120045 soc.spimemio.rd_addr[6]
.sym 120046 iomem_addr[6]
.sym 120047 soc.spimemio.rd_valid
.sym 120048 soc.spimemio.rd_valid_SB_LUT4_I2_2_I3[3]
.sym 120051 iomem_addr[3]
.sym 120052 soc.spimemio.rd_addr[3]
.sym 120053 iomem_wdata[31]
.sym 120057 iomem_addr[7]
.sym 120058 soc.spimemio.rd_addr[7]
.sym 120059 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_2_I2[2]
.sym 120060 soc.spimemio.rd_valid_SB_LUT4_I2_2_O_SB_LUT4_O_2_I2[3]
.sym 120062 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 120063 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 120064 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[2]
.sym 120065 soc.spimemio.rd_addr[12]
.sym 120066 iomem_addr[12]
.sym 120067 iomem_addr[14]
.sym 120068 soc.spimemio.rd_addr[14]
.sym 120069 soc.spimemio.rd_addr[15]
.sym 120070 iomem_addr[15]
.sym 120071 soc.spimemio.rd_addr[10]
.sym 120072 iomem_addr[10]
.sym 120074 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 120075 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 120076 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 120078 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 120079 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 120080 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 120081 iomem_addr[17]
.sym 120082 soc.spimemio.rd_addr[17]
.sym 120083 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 120084 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 120085 soc.spimemio.rd_addr[10]
.sym 120086 iomem_addr[10]
.sym 120087 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 120088 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 120090 iomem_addr[9]
.sym 120091 soc.spimemio.rd_addr[9]
.sym 120092 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 120093 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 120094 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 120095 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[2]
.sym 120096 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1[3]
.sym 120098 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[0]
.sym 120099 iomem_wdata[6]
.sym 120100 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 120101 iomem_addr[11]
.sym 120102 soc.spimemio.rd_addr[11]
.sym 120103 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 120104 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 120105 soc.spimemio.rd_addr[22]
.sym 120106 iomem_addr[22]
.sym 120107 iomem_addr[23]
.sym 120108 soc.spimemio.rd_addr[23]
.sym 120110 iomem_addr[20]
.sym 120111 soc.spimemio.rd_addr[20]
.sym 120112 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 120113 iomem_wdata[7]
.sym 120114 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 120115 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 120116 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 120117 iomem_addr[22]
.sym 120118 soc.spimemio.rd_addr[22]
.sym 120119 soc.spimemio.rd_addr[19]
.sym 120120 iomem_addr[19]
.sym 120121 iomem_addr[19]
.sym 120122 soc.spimemio.rd_addr[19]
.sym 120123 soc.spimemio.rd_addr[18]
.sym 120124 iomem_addr[18]
.sym 120125 iomem_addr[5]
.sym 120126 soc.spimemio.rd_addr[5]
.sym 120127 iomem_addr[23]
.sym 120128 soc.spimemio.rd_addr[23]
.sym 120129 soc.spimemio.dout_data[0]
.sym 120133 soc.spimemio.dout_data[6]
.sym 120137 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_1_I0[31]
.sym 120138 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 120139 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 120140 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 120142 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120143 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120144 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 120145 soc.spimemio.dout_data[5]
.sym 120150 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120151 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120152 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I3[2]
.sym 120154 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 120155 iomem_wstrb[3]
.sym 120156 UART_RX_SB_LUT4_I1_I0[3]
.sym 120158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 120159 iomem_wstrb[3]
.sym 120160 UART_RX_SB_LUT4_I1_I0[3]
.sym 120166 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 120167 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 120168 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 120169 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 120170 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 120171 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[2]
.sym 120172 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 120173 soc.spimemio.dout_data[0]
.sym 120185 soc.spimemio.dout_data[5]
.sym 120190 soc.spimem_rdata[19]
.sym 120191 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120192 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120193 soc.spimemio.buffer[3]
.sym 120197 soc.spimemio.buffer[19]
.sym 120205 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 120206 flash_io1_di
.sym 120207 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_I2[2]
.sym 120208 flash_clk_SB_LUT4_I1_I2[3]
.sym 120213 soc.spimemio.dout_data[0]
.sym 120217 soc.spimemio.buffer[4]
.sym 120221 soc.spimemio.buffer[22]
.sym 120225 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 120226 soc.spimemio_cfgreg_do[22]
.sym 120227 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 120228 flash_clk_SB_LUT4_I1_I2[3]
.sym 120230 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120231 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120232 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I3[2]
.sym 120235 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 120236 iomem_rdata[1]
.sym 120238 soc.spimem_rdata[22]
.sym 120239 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120240 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120241 soc.spimem_rdata[1]
.sym 120242 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120243 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120244 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 120245 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 120246 flash_io2_di
.sym 120247 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 120248 flash_clk_SB_LUT4_I1_I2[3]
.sym 120249 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 120250 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 120251 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 120252 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 120253 UP_DWN$SB_IO_IN
.sym 120257 soc.spimemio.dout_data[6]
.sym 120261 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 120262 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 120263 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[2]
.sym 120264 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 120266 soc.spimem_rdata[18]
.sym 120267 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120268 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120269 soc.spimem_rdata[2]
.sym 120270 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120271 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120272 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 120274 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120275 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120276 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 120277 soc.spimemio.dout_data[7]
.sym 120281 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 120282 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 120283 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 120284 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 120285 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 120286 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[1]
.sym 120287 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 120288 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 120289 soc.simpleuart.send_dummy
.sym 120290 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 120291 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 120292 soc.cpu.mem_valid_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O[3]
.sym 120293 soc.spimemio.dout_data[2]
.sym 120299 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 120300 iomem_rdata[2]
.sym 120302 soc.spimem_rdata[17]
.sym 120303 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[0]
.sym 120304 flash_clk_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 120305 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 120306 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[1]
.sym 120307 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 120308 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 120309 soc.spimemio.dout_data[7]
.sym 120313 flash_io1_oe_SB_LUT4_I0_I2[1]
.sym 120314 soc.simpleuart.send_dummy_SB_LUT4_I0_O[1]
.sym 120315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 120316 soc.simpleuart.send_dummy_SB_LUT4_I0_O[3]
.sym 120319 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 120320 flash_clk_SB_LUT4_I1_I2[3]
.sym 120330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 120331 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 120332 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 120349 soc.spimemio.buffer[17]
.sym 120353 soc.spimemio.dout_data[1]
.sym 120358 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 120359 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 120360 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 120381 soc.spimemio.dout_data[4]
.sym 120390 soc.cpu.mem_rdata_q[19]
.sym 120391 soc.mem_rdata[19]
.sym 120392 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 120395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 120396 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 120399 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 120400 soc.mem_valid
.sym 120401 soc.mem_rdata[20]
.sym 120411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 120412 soc.simpleuart.send_dummy_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 120417 soc.cpu.mem_rdata_q[3]
.sym 120418 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 120419 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120420 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120421 soc.cpu.mem_rdata_q[19]
.sym 120422 soc.mem_rdata[19]
.sym 120423 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120424 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120425 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 120426 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 120427 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120428 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120430 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120431 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 120432 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 120433 soc.cpu.mem_rdata_q[18]
.sym 120434 soc.mem_rdata[18]
.sym 120435 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120436 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120437 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 120438 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 120439 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 120440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 120442 soc.cpu.mem_rdata_q[18]
.sym 120443 soc.mem_rdata[18]
.sym 120444 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120445 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 120446 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 120447 soc.cpu.mem_16bit_buffer[3]
.sym 120448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 120449 soc.cpu.mem_rdata_q[16]
.sym 120450 soc.mem_rdata[16]
.sym 120451 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120452 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120454 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120455 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 120456 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 120457 soc.cpu.mem_rdata_q[17]
.sym 120458 soc.mem_rdata[17]
.sym 120459 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120460 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120463 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 120464 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 120466 soc.cpu.mem_rdata_q[17]
.sym 120467 soc.mem_rdata[17]
.sym 120468 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120469 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 120470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 120471 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120472 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120473 soc.mem_rdata[18]
.sym 120477 soc.mem_rdata[19]
.sym 120481 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 120482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 120483 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120484 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120485 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 120487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 120488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 120489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 120490 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 120491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[2]
.sym 120492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 120495 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 120496 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 120497 soc.mem_rdata[17]
.sym 120501 soc.mem_rdata[16]
.sym 120506 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 120508 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 120509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 120510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 120511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 120512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 120514 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 120515 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 120516 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 120518 soc.cpu.clear_prefetched_high_word_q
.sym 120519 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 120520 soc.cpu.irq_state[1]
.sym 120522 soc.cpu.mem_rdata_q[16]
.sym 120523 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120524 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120527 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120528 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 120530 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 120531 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 120532 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120534 soc.cpu.mem_rdata_q[16]
.sym 120535 soc.mem_rdata[16]
.sym 120536 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120537 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 120538 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 120539 UART_RX_SB_LUT4_I1_I0[3]
.sym 120540 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 120541 soc.mem_rdata[29]
.sym 120546 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 120547 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 120548 UART_RX_SB_LUT4_I1_I0[3]
.sym 120550 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120551 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 120552 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 120557 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 120562 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120563 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 120564 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 120565 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120573 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I1[1]
.sym 120577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 120578 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 120579 soc.cpu.mem_state[1]
.sym 120580 soc.cpu.mem_state[0]
.sym 120583 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 120584 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 120585 soc.cpu.mem_do_rinst
.sym 120586 soc.cpu.mem_state[1]
.sym 120587 soc.cpu.mem_state[0]
.sym 120588 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 120589 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120590 soc.cpu.mem_state[1]
.sym 120591 soc.cpu.mem_state[0]
.sym 120592 soc.cpu.trap_SB_LUT4_I2_1_O_SB_LUT4_O_I3[3]
.sym 120595 soc.cpu.trap_SB_LUT4_I2_1_O[0]
.sym 120596 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 120597 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 120598 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 120599 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 120600 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 120603 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120604 soc.cpu.mem_do_rinst
.sym 120605 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120606 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 120607 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 120608 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O[1]
.sym 120628 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 120673 soc.spimemio.xfer_clk
.sym 120674 soc.spimemio.xfer.count[3]
.sym 120675 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[0]
.sym 120676 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 120677 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[2]
.sym 120678 soc.spimemio.xfer.count[3]
.sym 120679 soc.spimemio.xfer.count[2]
.sym 120680 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 120681 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 120682 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[1]
.sym 120683 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[2]
.sym 120684 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 120686 soc.spimemio.xfer_clk
.sym 120687 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 120688 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 120691 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 120692 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 120695 soc.spimemio.xfer_clk
.sym 120696 soc.spimemio.xfer.count[2]
.sym 120697 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[0]
.sym 120698 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[1]
.sym 120699 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[2]
.sym 120700 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2[3]
.sym 120702 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[2]
.sym 120703 soc.spimemio.xfer.count[2]
.sym 120704 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 120706 soc.spimemio.xfer.count[1]
.sym 120707 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 120709 soc.spimemio.xfer_clk
.sym 120710 soc.spimemio.xfer.count[2]
.sym 120711 $PACKER_VCC_NET
.sym 120712 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 120713 soc.spimemio.xfer_clk
.sym 120714 soc.spimemio.xfer.count[3]
.sym 120715 $PACKER_VCC_NET
.sym 120716 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 120718 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120719 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 120720 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 120721 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 120722 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 120723 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 120724 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 120726 soc.spimemio.xfer.count[3]
.sym 120727 soc.spimemio.xfer.count[0]
.sym 120728 soc.spimemio.xfer.count[1]
.sym 120731 soc.spimemio.xfer.count[2]
.sym 120732 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[2]
.sym 120733 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 120734 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 120735 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 120736 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120738 soc.spimemio.config_csb
.sym 120739 soc.spimemio.xfer_csb
.sym 120740 flash_io0_do_SB_LUT4_O_I2[2]
.sym 120743 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120744 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 120745 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 120746 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 120747 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 120748 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120749 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 120750 soc.spimemio.xfer.count[1]
.sym 120751 soc.spimemio.xfer_clk
.sym 120752 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 120753 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 120754 soc.spimemio.xfer.count[0]
.sym 120755 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 120756 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 120757 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 120758 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 120759 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 120760 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 120763 soc.spimemio.din_valid_SB_LUT4_I0_O[0]
.sym 120764 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 120767 soc.spimemio.xfer_clk
.sym 120768 soc.spimemio.xfer_csb
.sym 120769 soc.spimemio.din_valid_SB_LUT4_I0_I1[0]
.sym 120770 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 120771 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 120772 soc.spimemio.din_valid
.sym 120773 soc.spimemio.din_valid_SB_LUT4_I0_I3[0]
.sym 120774 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 120775 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 120776 soc.spimemio.xfer_clk
.sym 120777 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 120778 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 120779 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_I2[2]
.sym 120780 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 120783 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 120784 soc.spimemio.din_ddr
.sym 120785 soc.spimemio.din_valid
.sym 120786 soc.spimemio.din_valid_SB_LUT4_I0_I1[0]
.sym 120787 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 120788 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 120789 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 120795 soc.spimemio.config_cont_SB_LUT4_I2_O[0]
.sym 120796 soc.spimemio.din_ddr
.sym 120799 soc.spimemio.din_valid_SB_LUT4_I0_I1[0]
.sym 120800 soc.spimemio.din_valid_SB_LUT4_I0_I1[1]
.sym 120804 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 120808 soc.spimemio.xfer_clk
.sym 120811 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 120812 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 120815 soc.spimemio.din_valid_SB_LUT4_I0_I1[2]
.sym 120816 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 120821 soc.spimemio.xfer.last_fetch
.sym 120822 soc.spimemio.xfer.next_fetch
.sym 120823 soc.spimemio.xfer.fetch
.sym 120824 soc.spimemio.xfer.xfer_ddr_q
.sym 120825 soc.spimemio.xfer.fetch
.sym 120831 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 120832 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120834 soc.spimemio.xfer.dummy_count[0]
.sym 120835 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 120836 $PACKER_VCC_NET
.sym 120837 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 120838 soc.spimemio.xfer.obuffer[0]
.sym 120839 soc.spimemio.xfer.obuffer[1]
.sym 120840 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120846 soc.spimemio.din_data[3]
.sym 120847 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 120848 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120849 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 120850 soc.spimemio.xfer.obuffer[1]
.sym 120851 soc.spimemio.xfer.obuffer[2]
.sym 120852 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120854 soc.spimemio.din_data[2]
.sym 120855 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 120856 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120857 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120858 soc.spimemio.xfer.obuffer[0]
.sym 120859 soc.spimemio.din_data[1]
.sym 120860 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120861 soc.spimemio.xfer.dummy_count[0]
.sym 120862 soc.spimemio.xfer.dummy_count[1]
.sym 120863 soc.spimemio.xfer.dummy_count[2]
.sym 120864 soc.spimemio.xfer.dummy_count[3]
.sym 120866 soc.spimemio.xfer.dummy_count[0]
.sym 120867 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 120870 soc.spimemio.xfer.dummy_count[1]
.sym 120871 $PACKER_VCC_NET
.sym 120872 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 120874 soc.spimemio.xfer.dummy_count[2]
.sym 120875 $PACKER_VCC_NET
.sym 120876 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 120878 soc.spimemio.xfer.dummy_count[3]
.sym 120879 $PACKER_VCC_NET
.sym 120880 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 120881 soc.spimemio.din_rd
.sym 120882 soc.spimemio.din_data[0]
.sym 120883 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 120884 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120885 soc.spimemio.din_data[3]
.sym 120886 soc.spimemio.din_rd
.sym 120887 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 120888 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120889 soc.spimemio.din_data[1]
.sym 120890 soc.spimemio.din_rd
.sym 120891 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 120892 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120893 soc.spimemio.din_data[2]
.sym 120894 soc.spimemio.din_rd
.sym 120895 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 120896 soc.spimemio.config_cont_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 120913 soc.spimemio.din_data[0]
.sym 120934 soc.spimemio.rd_addr[2]
.sym 120935 iomem_addr[2]
.sym 120936 soc.spimemio.rd_inc
.sym 120961 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 120962 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 120963 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 120964 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 120965 iomem_addr[13]
.sym 120966 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 120967 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 120968 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 120970 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 120971 iomem_addr[8]
.sym 120972 soc.spimemio.rd_inc
.sym 120973 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 120974 iomem_addr[19]
.sym 120975 iomem_addr[9]
.sym 120976 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 120979 iomem_addr[2]
.sym 120980 soc.spimemio.rd_addr[2]
.sym 120981 iomem_addr[7]
.sym 120982 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 120983 iomem_addr[5]
.sym 120984 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 120986 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 120987 iomem_addr[4]
.sym 120988 soc.spimemio.rd_inc
.sym 120990 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 120991 iomem_addr[13]
.sym 120992 soc.spimemio.rd_inc
.sym 120994 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 120995 iomem_addr[10]
.sym 120996 soc.spimemio.rd_inc
.sym 120998 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 120999 iomem_addr[15]
.sym 121000 soc.spimemio.rd_inc
.sym 121002 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 121003 iomem_addr[9]
.sym 121004 soc.spimemio.rd_inc
.sym 121006 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 121007 iomem_addr[14]
.sym 121008 soc.spimemio.rd_inc
.sym 121009 iomem_addr[15]
.sym 121010 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 121011 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 121012 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 121014 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 121015 iomem_addr[17]
.sym 121016 soc.spimemio.rd_inc
.sym 121017 iomem_addr[10]
.sym 121018 soc.spimemio.rd_addr[10]
.sym 121019 iomem_addr[13]
.sym 121020 soc.spimemio.rd_addr[13]
.sym 121022 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 121023 iomem_addr[12]
.sym 121024 soc.spimemio.rd_inc
.sym 121025 iomem_addr[9]
.sym 121026 soc.spimemio.rd_addr[9]
.sym 121027 iomem_addr[11]
.sym 121028 soc.spimemio.rd_addr[11]
.sym 121029 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 121030 iomem_addr[18]
.sym 121031 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 121032 iomem_addr[16]
.sym 121033 iomem_addr[20]
.sym 121034 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 121035 iomem_addr[19]
.sym 121036 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 121037 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 121038 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 121039 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 121040 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 121041 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 121042 iomem_addr[20]
.sym 121043 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 121044 iomem_addr[17]
.sym 121045 iomem_addr[18]
.sym 121046 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 121047 iomem_addr[14]
.sym 121048 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 121050 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 121051 iomem_addr[16]
.sym 121052 soc.spimemio.rd_inc
.sym 121055 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 121056 iomem_addr[12]
.sym 121058 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 121059 iomem_addr[19]
.sym 121060 soc.spimemio.rd_inc
.sym 121062 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 121063 iomem_addr[22]
.sym 121064 soc.spimemio.rd_inc
.sym 121066 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 121067 iomem_addr[11]
.sym 121068 soc.spimemio.rd_inc
.sym 121069 iomem_addr[22]
.sym 121070 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 121071 iomem_addr[23]
.sym 121072 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 121074 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 121075 iomem_addr[23]
.sym 121076 soc.spimemio.rd_inc
.sym 121078 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 121079 iomem_addr[20]
.sym 121080 soc.spimemio.rd_inc
.sym 121081 iomem_wstrb[1]
.sym 121082 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 121083 iomem_wstrb[2]
.sym 121084 iomem_wstrb[3]
.sym 121086 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 121087 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 121088 soc.simpleuart.send_dummy_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 121091 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 121092 soc.simpleuart.send_pattern[1]
.sym 121094 soc.simpleuart.send_pattern[2]
.sym 121095 iomem_wdata[0]
.sym 121096 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 121110 soc.simpleuart.send_pattern[5]
.sym 121111 iomem_wdata[3]
.sym 121112 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 121114 soc.simpleuart.send_pattern[4]
.sym 121115 iomem_wdata[2]
.sym 121116 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 121118 soc.simpleuart.send_pattern[3]
.sym 121119 iomem_wdata[1]
.sym 121120 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 121131 UART_RX_SB_LUT4_I1_I0[3]
.sym 121132 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 121137 soc.simpleuart.recv_pattern[2]
.sym 121169 soc.spimemio.dout_data[3]
.sym 121193 soc.spimemio.buffer[1]
.sym 121213 soc.spimemio.dout_data[1]
.sym 121221 soc.spimemio.dout_data[1]
.sym 121225 soc.spimemio.dout_data[2]
.sym 121261 soc.spimemio.buffer[18]
.sym 121277 soc.spimemio.buffer[2]
.sym 121289 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 121299 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 121300 soc.simpleuart.send_dummy
.sym 121314 soc.simpleuart.send_bitcnt[0]
.sym 121318 soc.simpleuart.send_bitcnt[1]
.sym 121319 $PACKER_VCC_NET
.sym 121322 $PACKER_VCC_NET
.sym 121324 $nextpnr_ICESTORM_LC_45$I3
.sym 121326 soc.simpleuart.send_bitcnt[2]
.sym 121327 $PACKER_VCC_NET
.sym 121329 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 121330 soc.simpleuart.send_bitcnt[3]
.sym 121331 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 121332 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 121333 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 121334 soc.simpleuart.send_bitcnt[2]
.sym 121335 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 121336 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 121337 soc.simpleuart.send_bitcnt[0]
.sym 121338 soc.simpleuart.send_bitcnt[1]
.sym 121339 soc.simpleuart.send_bitcnt[2]
.sym 121340 soc.simpleuart.send_bitcnt[3]
.sym 121341 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 121342 soc.simpleuart.send_bitcnt[1]
.sym 121343 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 121344 soc.simpleuart.send_bitcnt[0]
.sym 121381 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 121409 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 121414 soc.cpu.mem_la_firstword_reg
.sym 121415 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121416 soc.cpu.last_mem_valid
.sym 121421 soc.cpu.cpu_state[0]
.sym 121431 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 121432 soc.cpu.mem_do_rinst
.sym 121435 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 121436 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 121443 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121444 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 121454 soc.cpu.clear_prefetched_high_word
.sym 121455 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 121456 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 121457 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 121458 iomem_wstrb[1]
.sym 121459 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 121460 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 121463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_1_I3[0]
.sym 121464 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 121465 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 121466 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 121467 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 121468 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 121469 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 121470 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 121471 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 121472 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 121474 UART_RX_SB_LUT4_I1_I0[3]
.sym 121475 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 121476 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 121478 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 121479 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 121480 soc.cpu.mem_la_firstword_xfer
.sym 121485 soc.cpu.clear_prefetched_high_word
.sym 121493 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 121494 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 121495 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 121496 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 121499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121500 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 121507 soc.cpu.clear_prefetched_high_word
.sym 121508 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 121511 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 121512 UART_RX_SB_LUT4_I1_I0[3]
.sym 121515 UART_RX_SB_LUT4_I1_I0[3]
.sym 121516 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 121519 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 121520 UART_RX_SB_LUT4_I1_I0[3]
.sym 121521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121522 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 121523 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 121524 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 121526 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 121527 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 121528 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 121529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 121537 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 121538 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 121539 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 121540 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 121541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121546 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 121547 soc.cpu.mem_state[1]
.sym 121548 soc.cpu.mem_state[0]
.sym 121549 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 121550 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 121551 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 121552 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 121553 soc.cpu.mem_do_rinst
.sym 121554 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 121555 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 121556 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 121559 soc.cpu.mem_state[1]
.sym 121560 soc.cpu.mem_state[0]
.sym 121562 soc.cpu.mem_state[1]
.sym 121563 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 121564 soc.cpu.mem_state[0]
.sym 121567 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 121568 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3]
.sym 121577 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 121578 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 121579 soc.cpu.mem_state[1]
.sym 121580 soc.cpu.mem_state[0]
.sym 121581 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 121582 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 121583 soc.cpu.mem_state[1]
.sym 121584 soc.cpu.mem_state[0]
.sym 121649 iomem_wdata[4]
.sym 121669 soc.spimemio.din_valid_SB_LUT4_I0_I3[1]
.sym 121670 soc.spimemio.xfer.count[0]
.sym 121671 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 121672 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 121673 soc.spimemio.xfer_clk
.sym 121674 soc.spimemio.xfer.count[0]
.sym 121675 soc.spimemio.din_valid_SB_LUT4_I0_O[1]
.sym 121676 $PACKER_VCC_NET
.sym 121678 soc.spimemio.config_clk
.sym 121679 soc.spimemio.xfer_clk
.sym 121680 flash_io0_do_SB_LUT4_O_I2[2]
.sym 121697 iomem_wdata[5]
.sym 121773 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_1_I1[0]
.sym 121889 iomem_addr[8]
.sym 121890 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 121891 iomem_addr[10]
.sym 121892 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 121901 iomem_addr[12]
.sym 121902 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 121903 iomem_addr[11]
.sym 121904 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 121905 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 121906 iomem_addr[4]
.sym 121907 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 121908 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 121917 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 121918 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[1]
.sym 121919 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[2]
.sym 121920 soc.spimemio.rd_valid_SB_LUT4_I2_1_O_SB_LUT4_O_I3_SB_LUT4_I0_I1[3]
.sym 121922 soc.spimemio.rd_addr[2]
.sym 121927 soc.spimemio.rd_addr[3]
.sym 121928 soc.spimemio.rd_addr[2]
.sym 121931 soc.spimemio.rd_addr[4]
.sym 121932 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 121935 soc.spimemio.rd_addr[5]
.sym 121936 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 121939 soc.spimemio.rd_addr[6]
.sym 121940 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 121943 soc.spimemio.rd_addr[7]
.sym 121944 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 121947 soc.spimemio.rd_addr[8]
.sym 121948 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 121951 soc.spimemio.rd_addr[9]
.sym 121952 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 121955 soc.spimemio.rd_addr[10]
.sym 121956 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 121959 soc.spimemio.rd_addr[11]
.sym 121960 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 121963 soc.spimemio.rd_addr[12]
.sym 121964 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[10]
.sym 121967 soc.spimemio.rd_addr[13]
.sym 121968 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[11]
.sym 121971 soc.spimemio.rd_addr[14]
.sym 121972 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[12]
.sym 121975 soc.spimemio.rd_addr[15]
.sym 121976 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[13]
.sym 121979 soc.spimemio.rd_addr[16]
.sym 121980 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[14]
.sym 121983 soc.spimemio.rd_addr[17]
.sym 121984 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[15]
.sym 121987 soc.spimemio.rd_addr[18]
.sym 121988 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[16]
.sym 121991 soc.spimemio.rd_addr[19]
.sym 121992 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[17]
.sym 121995 soc.spimemio.rd_addr[20]
.sym 121996 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[18]
.sym 121999 soc.spimemio.rd_addr[21]
.sym 122000 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[19]
.sym 122003 soc.spimemio.rd_addr[22]
.sym 122004 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[20]
.sym 122007 soc.spimemio.rd_addr[23]
.sym 122008 soc.spimemio.rd_valid_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[21]
.sym 122012 $nextpnr_ICESTORM_LC_48$I3
.sym 122013 iomem_addr[16]
.sym 122014 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 122015 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 122016 iomem_addr[14]
.sym 122038 soc.simpleuart.send_pattern[7]
.sym 122039 iomem_wdata[5]
.sym 122040 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 122042 soc.simpleuart.send_pattern[6]
.sym 122043 iomem_wdata[4]
.sym 122044 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 122049 soc.spimemio.dout_data[1]
.sym 122117 soc.spimemio.dout_data[3]
.sym 122141 soc.spimemio.dout_data[4]
.sym 122274 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O[2]
.sym 122275 soc.simpleuart.send_bitcnt[0]
.sym 122276 soc.simpleuart.send_dummy_SB_LUT4_I3_O[1]
.sym 122392 display.refresh_timer_state[0]
.sym 122401 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 122402 iomem_wstrb[2]
.sym 122403 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 122404 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 122407 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 122408 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 122411 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 122412 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 122417 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 122418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 122419 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 122420 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 122421 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 122422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 122423 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 122424 soc.cpu.instr_sb_SB_LUT4_I1_O[1]
.sym 122429 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 122430 iomem_wstrb[3]
.sym 122431 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 122432 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 122597 soc.memory.rdata_0[27]
.sym 122598 soc.memory.rdata_1[27]
.sym 122599 iomem_addr[16]
.sym 122600 flash_clk_SB_LUT4_I1_I2[3]
.sym 122609 soc.memory.rdata_0[30]
.sym 122610 soc.memory.rdata_1[30]
.sym 122611 iomem_addr[16]
.sym 122612 flash_clk_SB_LUT4_I1_I2[3]
.sym 122613 soc.memory.rdata_0[29]
.sym 122614 soc.memory.rdata_1[29]
.sym 122615 iomem_addr[16]
.sym 122616 flash_clk_SB_LUT4_I1_I2[3]
.sym 122617 soc.memory.rdata_0[19]
.sym 122618 soc.memory.rdata_1[19]
.sym 122619 iomem_addr[16]
.sym 122620 flash_clk_SB_LUT4_I1_I2[3]
.sym 122631 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 122632 iomem_wstrb[2]
.sym 122639 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 122640 iomem_wstrb[3]
.sym 123553 soc.memory.rdata_0[26]
.sym 123554 soc.memory.rdata_1[26]
.sym 123555 iomem_addr[16]
.sym 123556 flash_clk_SB_LUT4_I1_I2[3]
.sym 123557 soc.memory.rdata_0[17]
.sym 123558 soc.memory.rdata_1[17]
.sym 123559 iomem_addr[16]
.sym 123560 flash_clk_SB_LUT4_I1_I2[3]
.sym 123561 soc.memory.rdata_0[18]
.sym 123562 soc.memory.rdata_1[18]
.sym 123563 iomem_addr[16]
.sym 123564 flash_clk_SB_LUT4_I1_I2[3]
.sym 123565 soc.memory.rdata_0[16]
.sym 123566 soc.memory.rdata_1[16]
.sym 123567 iomem_addr[16]
.sym 123568 flash_clk_SB_LUT4_I1_I2[3]
.sym 123569 soc.memory.rdata_0[20]
.sym 123570 soc.memory.rdata_1[20]
.sym 123571 iomem_addr[16]
.sym 123572 flash_clk_SB_LUT4_I1_I2[3]
.sym 123573 soc.memory.rdata_0[28]
.sym 123574 soc.memory.rdata_1[28]
.sym 123575 iomem_addr[16]
.sym 123576 flash_clk_SB_LUT4_I1_I2[3]
.sym 123579 soc.memory.wen[2]
.sym 123580 soc.memory.wen[3]
.sym 123581 soc.memory.rdata_0[22]
.sym 123582 soc.memory.rdata_1[22]
.sym 123583 iomem_addr[16]
.sym 123584 flash_clk_SB_LUT4_I1_I2[3]
.sym 123589 soc.memory.rdata_0[21]
.sym 123590 soc.memory.rdata_1[21]
.sym 123591 iomem_addr[16]
.sym 123592 flash_clk_SB_LUT4_I1_I2[3]
.sym 123597 soc.memory.rdata_0[31]
.sym 123598 soc.memory.rdata_1[31]
.sym 123599 iomem_addr[16]
.sym 123600 flash_clk_SB_LUT4_I1_I2[3]
.sym 123601 soc.memory.rdata_0[25]
.sym 123602 soc.memory.rdata_1[25]
.sym 123603 iomem_addr[16]
.sym 123604 flash_clk_SB_LUT4_I1_I2[3]
.sym 123609 soc.memory.rdata_0[23]
.sym 123610 soc.memory.rdata_1[23]
.sym 123611 iomem_addr[16]
.sym 123612 flash_clk_SB_LUT4_I1_I2[3]
.sym 123613 soc.memory.rdata_0[24]
.sym 123614 soc.memory.rdata_1[24]
.sym 123615 iomem_addr[16]
.sym 123616 flash_clk_SB_LUT4_I1_I2[3]
