<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>
defines: 
time_elapsed: 1.416s
ram usage: 35832 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp1nl1p48t/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>: No timescale set for &#34;dut&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:9</a>: No timescale set for &#34;tb&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:27</a>: No timescale set for &#34;sva_svtb&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>: Compile module &#34;work@dut&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:27</a>: Compile module &#34;work@sva_svtb&#34;.

[INF:CP0306] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:9</a>: Compile program &#34;work@tb&#34;.

[WRN:CP0314] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:9</a>: Using programs is discouraged &#34;work@tb&#34;, programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:27</a>: Top level module &#34;work@sva_svtb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp1nl1p48t/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dut
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp1nl1p48t/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp1nl1p48t/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sva_svtb)
 |vpiName:work@sva_svtb
 |uhdmallPackages:
 \_package: builtin, parent:work@sva_svtb
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallPrograms:
 \_program: work@tb, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:9, parent:work@sva_svtb
   |vpiDefName:work@tb
   |vpiFullName:work@tb
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:17
       |vpiFullName:work@tb
       |vpiStmt:
       \_assignment: , line:18
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:18
           |vpiName:a
           |vpiFullName:work@tb.a
         |vpiRhs:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:19
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:19
           |vpiName:b
           |vpiFullName:work@tb.b
         |vpiRhs:
         \_constant: , line:19
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:20
       |vpiStmt:
       \_assignment: , line:21
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:21
           |vpiName:b
           |vpiFullName:work@tb.b
         |vpiRhs:
         \_constant: , line:21
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:22
       |vpiStmt:
       \_assignment: , line:23
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:23
           |vpiName:a
           |vpiFullName:work@tb.a
         |vpiRhs:
         \_constant: , line:23
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
   |vpiPort:
   \_port: (clk), line:9
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:9
         |vpiName:clk
         |vpiFullName:work@tb.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (a), line:9
     |vpiName:a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:9
         |vpiName:a
         |vpiFullName:work@tb.a
         |vpiNetType:36
   |vpiPort:
   \_port: (b), line:9
     |vpiName:b
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:9
         |vpiName:b
         |vpiFullName:work@tb.b
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk), line:9
   |vpiNet:
   \_logic_net: (a), line:9
   |vpiNet:
   \_logic_net: (b), line:9
 |uhdmallModules:
 \_module: work@dut, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:1, parent:work@sva_svtb
   |vpiDefName:work@dut
   |vpiFullName:work@dut
   |vpiProcess:
   \_always: , line:3
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:3
       |vpiCondition:
       \_operation: , line:3
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:3
           |vpiName:clk
           |vpiFullName:work@dut.clk
       |vpiStmt:
       \_assignment: , line:4
         |vpiOpType:82
         |vpiLhs:
         \_ref_obj: (c), line:4
           |vpiName:c
           |vpiFullName:work@dut.c
         |vpiRhs:
         \_ref_obj: (b), line:4
           |vpiName:b
           |vpiFullName:work@dut.b
   |vpiPort:
   \_port: (clk), line:1
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1
         |vpiName:clk
         |vpiFullName:work@dut.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (a), line:1
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:1
         |vpiName:a
         |vpiFullName:work@dut.a
         |vpiNetType:36
   |vpiPort:
   \_port: (b), line:1
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:1
         |vpiName:b
         |vpiFullName:work@dut.b
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk), line:1
   |vpiNet:
   \_logic_net: (a), line:1
   |vpiNet:
   \_logic_net: (b), line:1
   |vpiNet:
   \_logic_net: (c), line:2
     |vpiName:c
     |vpiFullName:work@dut.c
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@sva_svtb, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:27, parent:work@sva_svtb
   |vpiDefName:work@sva_svtb
   |vpiFullName:work@sva_svtb
   |vpiNet:
   \_logic_net: (clk), line:28
     |vpiName:clk
     |vpiFullName:work@sva_svtb.clk
   |vpiNet:
   \_logic_net: (a), line:29
     |vpiName:a
     |vpiFullName:work@sva_svtb.a
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b), line:29
     |vpiName:b
     |vpiFullName:work@sva_svtb.b
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@sva_svtb (work@sva_svtb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:27
   |vpiDefName:work@sva_svtb
   |vpiName:work@sva_svtb
   |vpiModule:
   \_module: work@dut (dut), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:31, parent:work@sva_svtb
     |vpiDefName:work@dut
     |vpiName:dut
     |vpiFullName:work@sva_svtb.dut
     |vpiPort:
     \_port: (clk), line:1, parent:dut
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:31
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:28, parent:work@sva_svtb
           |vpiName:clk
           |vpiFullName:work@sva_svtb.clk
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:1, parent:dut
           |vpiName:clk
           |vpiFullName:work@sva_svtb.dut.clk
           |vpiNetType:36
     |vpiPort:
     \_port: (a), line:1, parent:dut
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a), line:31
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:29, parent:work@sva_svtb
           |vpiName:a
           |vpiFullName:work@sva_svtb.a
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:1, parent:dut
           |vpiName:a
           |vpiFullName:work@sva_svtb.dut.a
           |vpiNetType:36
     |vpiPort:
     \_port: (b), line:1, parent:dut
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b), line:31
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:29, parent:work@sva_svtb
           |vpiName:b
           |vpiFullName:work@sva_svtb.b
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:1, parent:dut
           |vpiName:b
           |vpiFullName:work@sva_svtb.dut.b
           |vpiNetType:36
     |vpiNet:
     \_logic_net: (clk), line:1, parent:dut
     |vpiNet:
     \_logic_net: (a), line:1, parent:dut
     |vpiNet:
     \_logic_net: (b), line:1, parent:dut
     |vpiNet:
     \_logic_net: (c), line:2, parent:dut
       |vpiName:c
       |vpiFullName:work@sva_svtb.dut.c
       |vpiNetType:36
     |vpiInstance:
     \_module: work@sva_svtb (work@sva_svtb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:27
   |vpiNet:
   \_logic_net: (clk), line:28, parent:work@sva_svtb
   |vpiNet:
   \_logic_net: (a), line:29, parent:work@sva_svtb
   |vpiNet:
   \_logic_net: (b), line:29, parent:work@sva_svtb
   |vpiProgram:
   \_program: work@tb (tb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:32, parent:work@sva_svtb
     |vpiDefName:work@tb
     |vpiName:tb
     |vpiFullName:work@sva_svtb.tb
     |vpiPort:
     \_port: (clk), line:9, parent:tb
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:32
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:28, parent:work@sva_svtb
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:9, parent:tb
           |vpiName:clk
           |vpiFullName:work@sva_svtb.tb.clk
           |vpiNetType:36
     |vpiPort:
     \_port: (a), line:9, parent:tb
       |vpiName:a
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (a), line:32
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:29, parent:work@sva_svtb
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:9, parent:tb
           |vpiName:a
           |vpiFullName:work@sva_svtb.tb.a
           |vpiNetType:36
     |vpiPort:
     \_port: (b), line:9, parent:tb
       |vpiName:b
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (b), line:32
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:29, parent:work@sva_svtb
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:9, parent:tb
           |vpiName:b
           |vpiFullName:work@sva_svtb.tb.b
           |vpiNetType:36
     |vpiNet:
     \_logic_net: (clk), line:9, parent:tb
     |vpiNet:
     \_logic_net: (a), line:9, parent:tb
     |vpiNet:
     \_logic_net: (b), line:9, parent:tb
     |vpiInstance:
     \_module: work@sva_svtb (work@sva_svtb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv</a>, line:27
Object: \work_sva_svtb of type 3000
Object: \work_sva_svtb of type 32
Object: \dut of type 32
Object: \clk of type 44
Object: \a of type 44
Object: \b of type 44
Object: \clk of type 36
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \clk of type 36
Object: \a of type 36
Object: \b of type 36
Object: \work_dut of type 32
Object: \clk of type 44
Object: \a of type 44
Object: \b of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 3
Object: \c of type 608
Object: \b of type 608
Object: \clk of type 36
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \work_sva_svtb of type 32
Object: \clk of type 36
Object: \a of type 36
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_dut&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b424e0] str=&#39;\work_dut&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&gt; [0x1b427b0] str=&#39;\clk&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&gt; [0x1b42b30] str=&#39;\a&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&gt; [0x1b42d10] str=&#39;\b&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:2</a>.0-2.0&gt; [0x1b439f0] str=&#39;\c&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>.0-3.0&gt; [0x1b44170]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>.0-3.0&gt; [0x1b44570]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>.0-3.0&gt; [0x1b44750] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>.0-3.0&gt; [0x1b44410]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:4</a>.0-4.0&gt; [0x1b44990]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:4</a>.0-4.0&gt; [0x1b44b70] str=&#39;\c&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:4</a>.0-4.0&gt; [0x1b44db0] str=&#39;\b&#39;
--- END OF AST DUMP ---
Warning: wire &#39;\c&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:4</a>.0-4.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b424e0] str=&#39;\work_dut&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&gt; [0x1b427b0] str=&#39;\clk&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&gt; [0x1b42b30] str=&#39;\a&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&gt; [0x1b42d10] str=&#39;\b&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:2</a>.0-2.0&gt; [0x1b439f0] str=&#39;\c&#39; basic_prep range=[0:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>.0-3.0&gt; [0x1b44170] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>.0-3.0&gt; [0x1b44570] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>.0-3.0&gt; [0x1b44750 -&gt; 0x1b427b0] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>.0-3.0&gt; [0x1b44410] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:4</a>.0-4.0&gt; [0x1b44990] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:4</a>.0-4.0&gt; [0x1b44b70 -&gt; 0x1b439f0] str=&#39;\c&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:4</a>.0-4.0&gt; [0x1b44db0 -&gt; 0x1b42d10] str=&#39;\b&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sva_svtb&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b2df50] str=&#39;\work_sva_svtb&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b42360] str=&#39;\dut&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b42f10] str=&#39;\work_dut&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b43050] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b43170] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b43390] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b434b0] str=&#39;\a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b436b0] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b437d0] str=&#39;\b&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:28</a>.0-28.0&gt; [0x1b43bd0] str=&#39;\clk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:29</a>.0-29.0&gt; [0x1b43d50] str=&#39;\a&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:29</a>.0-29.0&gt; [0x1b43ed0] str=&#39;\b&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b2df50] str=&#39;\work_sva_svtb&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b42360] str=&#39;\dut&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b42f10] str=&#39;\work_dut&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b43050] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b43170 -&gt; 0x1b43bd0] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b43390] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b434b0 -&gt; 0x1b43d50] str=&#39;\a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b436b0] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:31</a>.0-31.0&gt; [0x1b437d0 -&gt; 0x1b43ed0] str=&#39;\b&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:28</a>.0-28.0&gt; [0x1b43bd0] str=&#39;\clk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:29</a>.0-29.0&gt; [0x1b43d50] str=&#39;\a&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:29</a>.0-29.0&gt; [0x1b43ed0] str=&#39;\b&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_dut

2.2. Analyzing design hierarchy..
Top module:  \work_dut
Removing unused module `\work_sva_svtb&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_dut.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>$1&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_dut.\c&#39; using process `\work_dut.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>$1&#39;.
  created $dff cell `$procdff$2&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_dut.$proc$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>$1&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_dut..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_dut ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_dut..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_dut&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;b&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$procdff$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>.0-3.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 4 ],
            &#34;Q&#34;: [ 5 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\c[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>.0-3.0&#34;
          }
        },
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;c&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_dut&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_dut(clk, a, b);
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:3</a>.0-3.0&#34; *)
  wire _0_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&#34; *)
  input a;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&#34; *)
  input b;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:2</a>.0-2.0&#34; *)
  reg c;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p371.sv:1</a>.0-1.0&#34; *)
  input clk;
  always @(posedge clk)
      c &lt;= b;
  assign _0_ = b;
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 5292535427, CPU: user 0.00s system 0.00s, MEM: 13.08 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>