
LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800356c  0800356c  0001356c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800362c  0800362c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800362c  0800362c  0001362c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003634  08003634  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003634  08003634  00013634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003638  08003638  00013638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800363c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  20000070  080036ac  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  080036ac  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cb70  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aa7  00000000  00000000  0002cc10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  0002e6b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b88  00000000  00000000  0002f2e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f24  00000000  00000000  0002fe70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d456  00000000  00000000  00046d94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f32d  00000000  00000000  000541ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e3517  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b0c  00000000  00000000  000e3568  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003554 	.word	0x08003554

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003554 	.word	0x08003554

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800058c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000590:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000594:	f003 0301 	and.w	r3, r3, #1
 8000598:	2b00      	cmp	r3, #0
 800059a:	d013      	beq.n	80005c4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800059c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005a4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d00b      	beq.n	80005c4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005ac:	e000      	b.n	80005b0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ae:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005b0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0f9      	beq.n	80005ae <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005ba:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005be:	687a      	ldr	r2, [r7, #4]
 80005c0:	b2d2      	uxtb	r2, r2
 80005c2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005c4:	687b      	ldr	r3, [r7, #4]
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
	...

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d8:	f000 fb40 	bl	8000c5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005dc:	f000 f820 	bl	8000620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e0:	f000 f906 	bl	80007f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005e4:	f000 f8da 	bl	800079c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80005e8:	f000 f884 	bl	80006f4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim3 , TIM_CHANNEL_1|TIM_CHANNEL_2);
 80005ec:	2104      	movs	r1, #4
 80005ee:	4809      	ldr	r0, [pc, #36]	; (8000614 <main+0x40>)
 80005f0:	f001 fb8c 	bl	8001d0c <HAL_TIM_Encoder_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(500);
 80005f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005f8:	f000 fba2 	bl	8000d40 <HAL_Delay>
	  QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim3);
 80005fc:	4b05      	ldr	r3, [pc, #20]	; (8000614 <main+0x40>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000602:	4a05      	ldr	r2, [pc, #20]	; (8000618 <main+0x44>)
 8000604:	6013      	str	r3, [r2, #0]
	  printf("Position = %ld\n",QEIReadRaw);
 8000606:	4b04      	ldr	r3, [pc, #16]	; (8000618 <main+0x44>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4619      	mov	r1, r3
 800060c:	4803      	ldr	r0, [pc, #12]	; (800061c <main+0x48>)
 800060e:	f002 f813 	bl	8002638 <iprintf>
	  HAL_Delay(500);
 8000612:	e7ef      	b.n	80005f4 <main+0x20>
 8000614:	2000008c 	.word	0x2000008c
 8000618:	20000118 	.word	0x20000118
 800061c:	0800356c 	.word	0x0800356c

08000620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b094      	sub	sp, #80	; 0x50
 8000624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000626:	f107 0320 	add.w	r3, r7, #32
 800062a:	2230      	movs	r2, #48	; 0x30
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f001 fffa 	bl	8002628 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000634:	f107 030c 	add.w	r3, r7, #12
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
 8000642:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000644:	2300      	movs	r3, #0
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	4b28      	ldr	r3, [pc, #160]	; (80006ec <SystemClock_Config+0xcc>)
 800064a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800064c:	4a27      	ldr	r2, [pc, #156]	; (80006ec <SystemClock_Config+0xcc>)
 800064e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000652:	6413      	str	r3, [r2, #64]	; 0x40
 8000654:	4b25      	ldr	r3, [pc, #148]	; (80006ec <SystemClock_Config+0xcc>)
 8000656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000658:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800065c:	60bb      	str	r3, [r7, #8]
 800065e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000660:	2300      	movs	r3, #0
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	4b22      	ldr	r3, [pc, #136]	; (80006f0 <SystemClock_Config+0xd0>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a21      	ldr	r2, [pc, #132]	; (80006f0 <SystemClock_Config+0xd0>)
 800066a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800066e:	6013      	str	r3, [r2, #0]
 8000670:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <SystemClock_Config+0xd0>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800067c:	2302      	movs	r3, #2
 800067e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000680:	2301      	movs	r3, #1
 8000682:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000684:	2310      	movs	r3, #16
 8000686:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000688:	2302      	movs	r3, #2
 800068a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800068c:	2300      	movs	r3, #0
 800068e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000690:	2310      	movs	r3, #16
 8000692:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000694:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000698:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800069a:	2304      	movs	r3, #4
 800069c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800069e:	2304      	movs	r3, #4
 80006a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a2:	f107 0320 	add.w	r3, r7, #32
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 fdf2 	bl	8001290 <HAL_RCC_OscConfig>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006b2:	f000 f927 	bl	8000904 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b6:	230f      	movs	r3, #15
 80006b8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ba:	2302      	movs	r3, #2
 80006bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006be:	2300      	movs	r3, #0
 80006c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	2102      	movs	r1, #2
 80006d2:	4618      	mov	r0, r3
 80006d4:	f001 f854 	bl	8001780 <HAL_RCC_ClockConfig>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006de:	f000 f911 	bl	8000904 <Error_Handler>
  }
}
 80006e2:	bf00      	nop
 80006e4:	3750      	adds	r7, #80	; 0x50
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40007000 	.word	0x40007000

080006f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08c      	sub	sp, #48	; 0x30
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80006fa:	f107 030c 	add.w	r3, r7, #12
 80006fe:	2224      	movs	r2, #36	; 0x24
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f001 ff90 	bl	8002628 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000708:	1d3b      	adds	r3, r7, #4
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000710:	4b20      	ldr	r3, [pc, #128]	; (8000794 <MX_TIM3_Init+0xa0>)
 8000712:	4a21      	ldr	r2, [pc, #132]	; (8000798 <MX_TIM3_Init+0xa4>)
 8000714:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000716:	4b1f      	ldr	r3, [pc, #124]	; (8000794 <MX_TIM3_Init+0xa0>)
 8000718:	2200      	movs	r2, #0
 800071a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800071c:	4b1d      	ldr	r3, [pc, #116]	; (8000794 <MX_TIM3_Init+0xa0>)
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3071;
 8000722:	4b1c      	ldr	r3, [pc, #112]	; (8000794 <MX_TIM3_Init+0xa0>)
 8000724:	f640 32ff 	movw	r2, #3071	; 0xbff
 8000728:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800072a:	4b1a      	ldr	r3, [pc, #104]	; (8000794 <MX_TIM3_Init+0xa0>)
 800072c:	2200      	movs	r2, #0
 800072e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000730:	4b18      	ldr	r3, [pc, #96]	; (8000794 <MX_TIM3_Init+0xa0>)
 8000732:	2200      	movs	r2, #0
 8000734:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000736:	2303      	movs	r3, #3
 8000738:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800073a:	2300      	movs	r3, #0
 800073c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800073e:	2301      	movs	r3, #1
 8000740:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000742:	2300      	movs	r3, #0
 8000744:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000746:	2300      	movs	r3, #0
 8000748:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800074a:	2300      	movs	r3, #0
 800074c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800074e:	2301      	movs	r3, #1
 8000750:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000756:	2300      	movs	r3, #0
 8000758:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800075a:	f107 030c 	add.w	r3, r7, #12
 800075e:	4619      	mov	r1, r3
 8000760:	480c      	ldr	r0, [pc, #48]	; (8000794 <MX_TIM3_Init+0xa0>)
 8000762:	f001 fa2d 	bl	8001bc0 <HAL_TIM_Encoder_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800076c:	f000 f8ca 	bl	8000904 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000770:	2300      	movs	r3, #0
 8000772:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000774:	2300      	movs	r3, #0
 8000776:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	4619      	mov	r1, r3
 800077c:	4805      	ldr	r0, [pc, #20]	; (8000794 <MX_TIM3_Init+0xa0>)
 800077e:	f001 fbf9 	bl	8001f74 <HAL_TIMEx_MasterConfigSynchronization>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000788:	f000 f8bc 	bl	8000904 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	3730      	adds	r7, #48	; 0x30
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	2000008c 	.word	0x2000008c
 8000798:	40000400 	.word	0x40000400

0800079c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007a0:	4b11      	ldr	r3, [pc, #68]	; (80007e8 <MX_USART2_UART_Init+0x4c>)
 80007a2:	4a12      	ldr	r2, [pc, #72]	; (80007ec <MX_USART2_UART_Init+0x50>)
 80007a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007a6:	4b10      	ldr	r3, [pc, #64]	; (80007e8 <MX_USART2_UART_Init+0x4c>)
 80007a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ae:	4b0e      	ldr	r3, [pc, #56]	; (80007e8 <MX_USART2_UART_Init+0x4c>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007b4:	4b0c      	ldr	r3, [pc, #48]	; (80007e8 <MX_USART2_UART_Init+0x4c>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ba:	4b0b      	ldr	r3, [pc, #44]	; (80007e8 <MX_USART2_UART_Init+0x4c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007c0:	4b09      	ldr	r3, [pc, #36]	; (80007e8 <MX_USART2_UART_Init+0x4c>)
 80007c2:	220c      	movs	r2, #12
 80007c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007c6:	4b08      	ldr	r3, [pc, #32]	; (80007e8 <MX_USART2_UART_Init+0x4c>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007cc:	4b06      	ldr	r3, [pc, #24]	; (80007e8 <MX_USART2_UART_Init+0x4c>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007d2:	4805      	ldr	r0, [pc, #20]	; (80007e8 <MX_USART2_UART_Init+0x4c>)
 80007d4:	f001 fc3c 	bl	8002050 <HAL_UART_Init>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007de:	f000 f891 	bl	8000904 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007e2:	bf00      	nop
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	200000d4 	.word	0x200000d4
 80007ec:	40004400 	.word	0x40004400

080007f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08a      	sub	sp, #40	; 0x28
 80007f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f6:	f107 0314 	add.w	r3, r7, #20
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
 8000802:	60da      	str	r2, [r3, #12]
 8000804:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	613b      	str	r3, [r7, #16]
 800080a:	4b2d      	ldr	r3, [pc, #180]	; (80008c0 <MX_GPIO_Init+0xd0>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4a2c      	ldr	r2, [pc, #176]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000810:	f043 0304 	orr.w	r3, r3, #4
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4b2a      	ldr	r3, [pc, #168]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0304 	and.w	r3, r3, #4
 800081e:	613b      	str	r3, [r7, #16]
 8000820:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	60fb      	str	r3, [r7, #12]
 8000826:	4b26      	ldr	r3, [pc, #152]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a25      	ldr	r2, [pc, #148]	; (80008c0 <MX_GPIO_Init+0xd0>)
 800082c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b23      	ldr	r3, [pc, #140]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	60bb      	str	r3, [r7, #8]
 8000842:	4b1f      	ldr	r3, [pc, #124]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	4a1e      	ldr	r2, [pc, #120]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	6313      	str	r3, [r2, #48]	; 0x30
 800084e:	4b1c      	ldr	r3, [pc, #112]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	60bb      	str	r3, [r7, #8]
 8000858:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	607b      	str	r3, [r7, #4]
 800085e:	4b18      	ldr	r3, [pc, #96]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	4a17      	ldr	r2, [pc, #92]	; (80008c0 <MX_GPIO_Init+0xd0>)
 8000864:	f043 0302 	orr.w	r3, r3, #2
 8000868:	6313      	str	r3, [r2, #48]	; 0x30
 800086a:	4b15      	ldr	r3, [pc, #84]	; (80008c0 <MX_GPIO_Init+0xd0>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	f003 0302 	and.w	r3, r3, #2
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000876:	2200      	movs	r2, #0
 8000878:	2120      	movs	r1, #32
 800087a:	4812      	ldr	r0, [pc, #72]	; (80008c4 <MX_GPIO_Init+0xd4>)
 800087c:	f000 fcee 	bl	800125c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000880:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000886:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800088a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000890:	f107 0314 	add.w	r3, r7, #20
 8000894:	4619      	mov	r1, r3
 8000896:	480c      	ldr	r0, [pc, #48]	; (80008c8 <MX_GPIO_Init+0xd8>)
 8000898:	f000 fb5c 	bl	8000f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800089c:	2320      	movs	r3, #32
 800089e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a0:	2301      	movs	r3, #1
 80008a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a4:	2300      	movs	r3, #0
 80008a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a8:	2300      	movs	r3, #0
 80008aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008ac:	f107 0314 	add.w	r3, r7, #20
 80008b0:	4619      	mov	r1, r3
 80008b2:	4804      	ldr	r0, [pc, #16]	; (80008c4 <MX_GPIO_Init+0xd4>)
 80008b4:	f000 fb4e 	bl	8000f54 <HAL_GPIO_Init>

}
 80008b8:	bf00      	nop
 80008ba:	3728      	adds	r7, #40	; 0x28
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40023800 	.word	0x40023800
 80008c4:	40020000 	.word	0x40020000
 80008c8:	40020800 	.word	0x40020800

080008cc <_write>:

/* USER CODE BEGIN 4 */
int _write(int file,char *ptr,int len)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	60f8      	str	r0, [r7, #12]
 80008d4:	60b9      	str	r1, [r7, #8]
 80008d6:	607a      	str	r2, [r7, #4]
	int i ;
	for(i =0; i<len; i++)
 80008d8:	2300      	movs	r3, #0
 80008da:	617b      	str	r3, [r7, #20]
 80008dc:	e009      	b.n	80008f2 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	1c5a      	adds	r2, r3, #1
 80008e2:	60ba      	str	r2, [r7, #8]
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff fe4c 	bl	8000584 <ITM_SendChar>
	for(i =0; i<len; i++)
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	3301      	adds	r3, #1
 80008f0:	617b      	str	r3, [r7, #20]
 80008f2:	697a      	ldr	r2, [r7, #20]
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	dbf1      	blt.n	80008de <_write+0x12>
	}
	return len;
 80008fa:	687b      	ldr	r3, [r7, #4]
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3718      	adds	r7, #24
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}

08000904 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000908:	b672      	cpsid	i
}
 800090a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800090c:	e7fe      	b.n	800090c <Error_Handler+0x8>
	...

08000910 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000916:	2300      	movs	r3, #0
 8000918:	607b      	str	r3, [r7, #4]
 800091a:	4b10      	ldr	r3, [pc, #64]	; (800095c <HAL_MspInit+0x4c>)
 800091c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800091e:	4a0f      	ldr	r2, [pc, #60]	; (800095c <HAL_MspInit+0x4c>)
 8000920:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000924:	6453      	str	r3, [r2, #68]	; 0x44
 8000926:	4b0d      	ldr	r3, [pc, #52]	; (800095c <HAL_MspInit+0x4c>)
 8000928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800092a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800092e:	607b      	str	r3, [r7, #4]
 8000930:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	603b      	str	r3, [r7, #0]
 8000936:	4b09      	ldr	r3, [pc, #36]	; (800095c <HAL_MspInit+0x4c>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093a:	4a08      	ldr	r2, [pc, #32]	; (800095c <HAL_MspInit+0x4c>)
 800093c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000940:	6413      	str	r3, [r2, #64]	; 0x40
 8000942:	4b06      	ldr	r3, [pc, #24]	; (800095c <HAL_MspInit+0x4c>)
 8000944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800094e:	2007      	movs	r0, #7
 8000950:	f000 facc 	bl	8000eec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000954:	bf00      	nop
 8000956:	3708      	adds	r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	40023800 	.word	0x40023800

08000960 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08a      	sub	sp, #40	; 0x28
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000968:	f107 0314 	add.w	r3, r7, #20
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
 8000972:	609a      	str	r2, [r3, #8]
 8000974:	60da      	str	r2, [r3, #12]
 8000976:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a19      	ldr	r2, [pc, #100]	; (80009e4 <HAL_TIM_Encoder_MspInit+0x84>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d12b      	bne.n	80009da <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	613b      	str	r3, [r7, #16]
 8000986:	4b18      	ldr	r3, [pc, #96]	; (80009e8 <HAL_TIM_Encoder_MspInit+0x88>)
 8000988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800098a:	4a17      	ldr	r2, [pc, #92]	; (80009e8 <HAL_TIM_Encoder_MspInit+0x88>)
 800098c:	f043 0302 	orr.w	r3, r3, #2
 8000990:	6413      	str	r3, [r2, #64]	; 0x40
 8000992:	4b15      	ldr	r3, [pc, #84]	; (80009e8 <HAL_TIM_Encoder_MspInit+0x88>)
 8000994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000996:	f003 0302 	and.w	r3, r3, #2
 800099a:	613b      	str	r3, [r7, #16]
 800099c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	60fb      	str	r3, [r7, #12]
 80009a2:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <HAL_TIM_Encoder_MspInit+0x88>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a6:	4a10      	ldr	r2, [pc, #64]	; (80009e8 <HAL_TIM_Encoder_MspInit+0x88>)
 80009a8:	f043 0301 	orr.w	r3, r3, #1
 80009ac:	6313      	str	r3, [r2, #48]	; 0x30
 80009ae:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <HAL_TIM_Encoder_MspInit+0x88>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	f003 0301 	and.w	r3, r3, #1
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80009ba:	23c0      	movs	r3, #192	; 0xc0
 80009bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009be:	2302      	movs	r3, #2
 80009c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c6:	2300      	movs	r3, #0
 80009c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80009ca:	2302      	movs	r3, #2
 80009cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ce:	f107 0314 	add.w	r3, r7, #20
 80009d2:	4619      	mov	r1, r3
 80009d4:	4805      	ldr	r0, [pc, #20]	; (80009ec <HAL_TIM_Encoder_MspInit+0x8c>)
 80009d6:	f000 fabd 	bl	8000f54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80009da:	bf00      	nop
 80009dc:	3728      	adds	r7, #40	; 0x28
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40000400 	.word	0x40000400
 80009e8:	40023800 	.word	0x40023800
 80009ec:	40020000 	.word	0x40020000

080009f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b08a      	sub	sp, #40	; 0x28
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]
 8000a00:	605a      	str	r2, [r3, #4]
 8000a02:	609a      	str	r2, [r3, #8]
 8000a04:	60da      	str	r2, [r3, #12]
 8000a06:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a19      	ldr	r2, [pc, #100]	; (8000a74 <HAL_UART_MspInit+0x84>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d12b      	bne.n	8000a6a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	613b      	str	r3, [r7, #16]
 8000a16:	4b18      	ldr	r3, [pc, #96]	; (8000a78 <HAL_UART_MspInit+0x88>)
 8000a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1a:	4a17      	ldr	r2, [pc, #92]	; (8000a78 <HAL_UART_MspInit+0x88>)
 8000a1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a20:	6413      	str	r3, [r2, #64]	; 0x40
 8000a22:	4b15      	ldr	r3, [pc, #84]	; (8000a78 <HAL_UART_MspInit+0x88>)
 8000a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a2a:	613b      	str	r3, [r7, #16]
 8000a2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	60fb      	str	r3, [r7, #12]
 8000a32:	4b11      	ldr	r3, [pc, #68]	; (8000a78 <HAL_UART_MspInit+0x88>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	4a10      	ldr	r2, [pc, #64]	; (8000a78 <HAL_UART_MspInit+0x88>)
 8000a38:	f043 0301 	orr.w	r3, r3, #1
 8000a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3e:	4b0e      	ldr	r3, [pc, #56]	; (8000a78 <HAL_UART_MspInit+0x88>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	f003 0301 	and.w	r3, r3, #1
 8000a46:	60fb      	str	r3, [r7, #12]
 8000a48:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a4a:	230c      	movs	r3, #12
 8000a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4e:	2302      	movs	r3, #2
 8000a50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a56:	2303      	movs	r3, #3
 8000a58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a5a:	2307      	movs	r3, #7
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5e:	f107 0314 	add.w	r3, r7, #20
 8000a62:	4619      	mov	r1, r3
 8000a64:	4805      	ldr	r0, [pc, #20]	; (8000a7c <HAL_UART_MspInit+0x8c>)
 8000a66:	f000 fa75 	bl	8000f54 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a6a:	bf00      	nop
 8000a6c:	3728      	adds	r7, #40	; 0x28
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40004400 	.word	0x40004400
 8000a78:	40023800 	.word	0x40023800
 8000a7c:	40020000 	.word	0x40020000

08000a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a84:	e7fe      	b.n	8000a84 <NMI_Handler+0x4>

08000a86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a86:	b480      	push	{r7}
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a8a:	e7fe      	b.n	8000a8a <HardFault_Handler+0x4>

08000a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a90:	e7fe      	b.n	8000a90 <MemManage_Handler+0x4>

08000a92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a92:	b480      	push	{r7}
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a96:	e7fe      	b.n	8000a96 <BusFault_Handler+0x4>

08000a98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a9c:	e7fe      	b.n	8000a9c <UsageFault_Handler+0x4>

08000a9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr

08000aac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr

08000aba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aba:	b480      	push	{r7}
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000abe:	bf00      	nop
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr

08000ac8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000acc:	f000 f918 	bl	8000d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	617b      	str	r3, [r7, #20]
 8000ae4:	e00a      	b.n	8000afc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ae6:	f3af 8000 	nop.w
 8000aea:	4601      	mov	r1, r0
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	1c5a      	adds	r2, r3, #1
 8000af0:	60ba      	str	r2, [r7, #8]
 8000af2:	b2ca      	uxtb	r2, r1
 8000af4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	3301      	adds	r3, #1
 8000afa:	617b      	str	r3, [r7, #20]
 8000afc:	697a      	ldr	r2, [r7, #20]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	dbf0      	blt.n	8000ae6 <_read+0x12>
  }

  return len;
 8000b04:	687b      	ldr	r3, [r7, #4]
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3718      	adds	r7, #24
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	b083      	sub	sp, #12
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b26:	b480      	push	{r7}
 8000b28:	b083      	sub	sp, #12
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
 8000b2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b36:	605a      	str	r2, [r3, #4]
  return 0;
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr

08000b46 <_isatty>:

int _isatty(int file)
{
 8000b46:	b480      	push	{r7}
 8000b48:	b083      	sub	sp, #12
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b4e:	2301      	movs	r3, #1
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	60f8      	str	r0, [r7, #12]
 8000b64:	60b9      	str	r1, [r7, #8]
 8000b66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3714      	adds	r7, #20
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
	...

08000b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b80:	4a14      	ldr	r2, [pc, #80]	; (8000bd4 <_sbrk+0x5c>)
 8000b82:	4b15      	ldr	r3, [pc, #84]	; (8000bd8 <_sbrk+0x60>)
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b8c:	4b13      	ldr	r3, [pc, #76]	; (8000bdc <_sbrk+0x64>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d102      	bne.n	8000b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b94:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <_sbrk+0x64>)
 8000b96:	4a12      	ldr	r2, [pc, #72]	; (8000be0 <_sbrk+0x68>)
 8000b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b9a:	4b10      	ldr	r3, [pc, #64]	; (8000bdc <_sbrk+0x64>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	d207      	bcs.n	8000bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba8:	f001 fd14 	bl	80025d4 <__errno>
 8000bac:	4603      	mov	r3, r0
 8000bae:	220c      	movs	r2, #12
 8000bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb6:	e009      	b.n	8000bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb8:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <_sbrk+0x64>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bbe:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <_sbrk+0x64>)
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	4a05      	ldr	r2, [pc, #20]	; (8000bdc <_sbrk+0x64>)
 8000bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bca:	68fb      	ldr	r3, [r7, #12]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3718      	adds	r7, #24
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20020000 	.word	0x20020000
 8000bd8:	00000400 	.word	0x00000400
 8000bdc:	2000011c 	.word	0x2000011c
 8000be0:	20000138 	.word	0x20000138

08000be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000be8:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <SystemInit+0x20>)
 8000bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bee:	4a05      	ldr	r2, [pc, #20]	; (8000c04 <SystemInit+0x20>)
 8000bf0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bf4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c40 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c0c:	480d      	ldr	r0, [pc, #52]	; (8000c44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c0e:	490e      	ldr	r1, [pc, #56]	; (8000c48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c10:	4a0e      	ldr	r2, [pc, #56]	; (8000c4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c14:	e002      	b.n	8000c1c <LoopCopyDataInit>

08000c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c1a:	3304      	adds	r3, #4

08000c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c20:	d3f9      	bcc.n	8000c16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c22:	4a0b      	ldr	r2, [pc, #44]	; (8000c50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c24:	4c0b      	ldr	r4, [pc, #44]	; (8000c54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c28:	e001      	b.n	8000c2e <LoopFillZerobss>

08000c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c2c:	3204      	adds	r2, #4

08000c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c30:	d3fb      	bcc.n	8000c2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c32:	f7ff ffd7 	bl	8000be4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c36:	f001 fcd3 	bl	80025e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c3a:	f7ff fccb 	bl	80005d4 <main>
  bx  lr    
 8000c3e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c48:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000c4c:	0800363c 	.word	0x0800363c
  ldr r2, =_sbss
 8000c50:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000c54:	20000134 	.word	0x20000134

08000c58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c58:	e7fe      	b.n	8000c58 <ADC_IRQHandler>
	...

08000c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c60:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <HAL_Init+0x40>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a0d      	ldr	r2, [pc, #52]	; (8000c9c <HAL_Init+0x40>)
 8000c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c6c:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <HAL_Init+0x40>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <HAL_Init+0x40>)
 8000c72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <HAL_Init+0x40>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a07      	ldr	r2, [pc, #28]	; (8000c9c <HAL_Init+0x40>)
 8000c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c84:	2003      	movs	r0, #3
 8000c86:	f000 f931 	bl	8000eec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f000 f808 	bl	8000ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c90:	f7ff fe3e 	bl	8000910 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c94:	2300      	movs	r3, #0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40023c00 	.word	0x40023c00

08000ca0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ca8:	4b12      	ldr	r3, [pc, #72]	; (8000cf4 <HAL_InitTick+0x54>)
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <HAL_InitTick+0x58>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 f93b 	bl	8000f3a <HAL_SYSTICK_Config>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e00e      	b.n	8000cec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2b0f      	cmp	r3, #15
 8000cd2:	d80a      	bhi.n	8000cea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	6879      	ldr	r1, [r7, #4]
 8000cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cdc:	f000 f911 	bl	8000f02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ce0:	4a06      	ldr	r2, [pc, #24]	; (8000cfc <HAL_InitTick+0x5c>)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e000      	b.n	8000cec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000000 	.word	0x20000000
 8000cf8:	20000008 	.word	0x20000008
 8000cfc:	20000004 	.word	0x20000004

08000d00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d04:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <HAL_IncTick+0x20>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <HAL_IncTick+0x24>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4413      	add	r3, r2
 8000d10:	4a04      	ldr	r2, [pc, #16]	; (8000d24 <HAL_IncTick+0x24>)
 8000d12:	6013      	str	r3, [r2, #0]
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	20000008 	.word	0x20000008
 8000d24:	20000120 	.word	0x20000120

08000d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d2c:	4b03      	ldr	r3, [pc, #12]	; (8000d3c <HAL_GetTick+0x14>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	20000120 	.word	0x20000120

08000d40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d48:	f7ff ffee 	bl	8000d28 <HAL_GetTick>
 8000d4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d58:	d005      	beq.n	8000d66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d5a:	4b0a      	ldr	r3, [pc, #40]	; (8000d84 <HAL_Delay+0x44>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	461a      	mov	r2, r3
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	4413      	add	r3, r2
 8000d64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d66:	bf00      	nop
 8000d68:	f7ff ffde 	bl	8000d28 <HAL_GetTick>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	68fa      	ldr	r2, [r7, #12]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d8f7      	bhi.n	8000d68 <HAL_Delay+0x28>
  {
  }
}
 8000d78:	bf00      	nop
 8000d7a:	bf00      	nop
 8000d7c:	3710      	adds	r7, #16
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000008 	.word	0x20000008

08000d88 <__NVIC_SetPriorityGrouping>:
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d98:	4b0c      	ldr	r3, [pc, #48]	; (8000dcc <__NVIC_SetPriorityGrouping+0x44>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d9e:	68ba      	ldr	r2, [r7, #8]
 8000da0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000da4:	4013      	ands	r3, r2
 8000da6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000db0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000db4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dba:	4a04      	ldr	r2, [pc, #16]	; (8000dcc <__NVIC_SetPriorityGrouping+0x44>)
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	60d3      	str	r3, [r2, #12]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <__NVIC_GetPriorityGrouping>:
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd4:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <__NVIC_GetPriorityGrouping+0x18>)
 8000dd6:	68db      	ldr	r3, [r3, #12]
 8000dd8:	0a1b      	lsrs	r3, r3, #8
 8000dda:	f003 0307 	and.w	r3, r3, #7
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <__NVIC_SetPriority>:
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	6039      	str	r1, [r7, #0]
 8000df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	db0a      	blt.n	8000e16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	490c      	ldr	r1, [pc, #48]	; (8000e38 <__NVIC_SetPriority+0x4c>)
 8000e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0a:	0112      	lsls	r2, r2, #4
 8000e0c:	b2d2      	uxtb	r2, r2
 8000e0e:	440b      	add	r3, r1
 8000e10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e14:	e00a      	b.n	8000e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	b2da      	uxtb	r2, r3
 8000e1a:	4908      	ldr	r1, [pc, #32]	; (8000e3c <__NVIC_SetPriority+0x50>)
 8000e1c:	79fb      	ldrb	r3, [r7, #7]
 8000e1e:	f003 030f 	and.w	r3, r3, #15
 8000e22:	3b04      	subs	r3, #4
 8000e24:	0112      	lsls	r2, r2, #4
 8000e26:	b2d2      	uxtb	r2, r2
 8000e28:	440b      	add	r3, r1
 8000e2a:	761a      	strb	r2, [r3, #24]
}
 8000e2c:	bf00      	nop
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	e000e100 	.word	0xe000e100
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <NVIC_EncodePriority>:
{
 8000e40:	b480      	push	{r7}
 8000e42:	b089      	sub	sp, #36	; 0x24
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	f003 0307 	and.w	r3, r3, #7
 8000e52:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	f1c3 0307 	rsb	r3, r3, #7
 8000e5a:	2b04      	cmp	r3, #4
 8000e5c:	bf28      	it	cs
 8000e5e:	2304      	movcs	r3, #4
 8000e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3304      	adds	r3, #4
 8000e66:	2b06      	cmp	r3, #6
 8000e68:	d902      	bls.n	8000e70 <NVIC_EncodePriority+0x30>
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	3b03      	subs	r3, #3
 8000e6e:	e000      	b.n	8000e72 <NVIC_EncodePriority+0x32>
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	f04f 32ff 	mov.w	r2, #4294967295
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	43da      	mvns	r2, r3
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	401a      	ands	r2, r3
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e88:	f04f 31ff 	mov.w	r1, #4294967295
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e92:	43d9      	mvns	r1, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e98:	4313      	orrs	r3, r2
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3724      	adds	r7, #36	; 0x24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
	...

08000ea8 <SysTick_Config>:
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	3b01      	subs	r3, #1
 8000eb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000eb8:	d301      	bcc.n	8000ebe <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e00f      	b.n	8000ede <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ebe:	4a0a      	ldr	r2, [pc, #40]	; (8000ee8 <SysTick_Config+0x40>)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3b01      	subs	r3, #1
 8000ec4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ec6:	210f      	movs	r1, #15
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ecc:	f7ff ff8e 	bl	8000dec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <SysTick_Config+0x40>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ed6:	4b04      	ldr	r3, [pc, #16]	; (8000ee8 <SysTick_Config+0x40>)
 8000ed8:	2207      	movs	r2, #7
 8000eda:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	e000e010 	.word	0xe000e010

08000eec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f7ff ff47 	bl	8000d88 <__NVIC_SetPriorityGrouping>
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b086      	sub	sp, #24
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	4603      	mov	r3, r0
 8000f0a:	60b9      	str	r1, [r7, #8]
 8000f0c:	607a      	str	r2, [r7, #4]
 8000f0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f14:	f7ff ff5c 	bl	8000dd0 <__NVIC_GetPriorityGrouping>
 8000f18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	68b9      	ldr	r1, [r7, #8]
 8000f1e:	6978      	ldr	r0, [r7, #20]
 8000f20:	f7ff ff8e 	bl	8000e40 <NVIC_EncodePriority>
 8000f24:	4602      	mov	r2, r0
 8000f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2a:	4611      	mov	r1, r2
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff ff5d 	bl	8000dec <__NVIC_SetPriority>
}
 8000f32:	bf00      	nop
 8000f34:	3718      	adds	r7, #24
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b082      	sub	sp, #8
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f7ff ffb0 	bl	8000ea8 <SysTick_Config>
 8000f48:	4603      	mov	r3, r0
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b089      	sub	sp, #36	; 0x24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f62:	2300      	movs	r3, #0
 8000f64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
 8000f6e:	e159      	b.n	8001224 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f70:	2201      	movs	r2, #1
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	697a      	ldr	r2, [r7, #20]
 8000f80:	4013      	ands	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	f040 8148 	bne.w	800121e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f003 0303 	and.w	r3, r3, #3
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d005      	beq.n	8000fa6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d130      	bne.n	8001008 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	2203      	movs	r2, #3
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	43db      	mvns	r3, r3
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	68da      	ldr	r2, [r3, #12]
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fdc:	2201      	movs	r2, #1
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	091b      	lsrs	r3, r3, #4
 8000ff2:	f003 0201 	and.w	r2, r3, #1
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f003 0303 	and.w	r3, r3, #3
 8001010:	2b03      	cmp	r3, #3
 8001012:	d017      	beq.n	8001044 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	2203      	movs	r2, #3
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	43db      	mvns	r3, r3
 8001026:	69ba      	ldr	r2, [r7, #24]
 8001028:	4013      	ands	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	689a      	ldr	r2, [r3, #8]
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	4313      	orrs	r3, r2
 800103c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f003 0303 	and.w	r3, r3, #3
 800104c:	2b02      	cmp	r3, #2
 800104e:	d123      	bne.n	8001098 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	08da      	lsrs	r2, r3, #3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3208      	adds	r2, #8
 8001058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800105c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	f003 0307 	and.w	r3, r3, #7
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	220f      	movs	r2, #15
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4013      	ands	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	691a      	ldr	r2, [r3, #16]
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	f003 0307 	and.w	r3, r3, #7
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	08da      	lsrs	r2, r3, #3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	3208      	adds	r2, #8
 8001092:	69b9      	ldr	r1, [r7, #24]
 8001094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	2203      	movs	r2, #3
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	43db      	mvns	r3, r3
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	4013      	ands	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f003 0203 	and.w	r2, r3, #3
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	f000 80a2 	beq.w	800121e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	4b57      	ldr	r3, [pc, #348]	; (800123c <HAL_GPIO_Init+0x2e8>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e2:	4a56      	ldr	r2, [pc, #344]	; (800123c <HAL_GPIO_Init+0x2e8>)
 80010e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010e8:	6453      	str	r3, [r2, #68]	; 0x44
 80010ea:	4b54      	ldr	r3, [pc, #336]	; (800123c <HAL_GPIO_Init+0x2e8>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010f6:	4a52      	ldr	r2, [pc, #328]	; (8001240 <HAL_GPIO_Init+0x2ec>)
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	089b      	lsrs	r3, r3, #2
 80010fc:	3302      	adds	r3, #2
 80010fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001102:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	f003 0303 	and.w	r3, r3, #3
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	220f      	movs	r2, #15
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	43db      	mvns	r3, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4013      	ands	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a49      	ldr	r2, [pc, #292]	; (8001244 <HAL_GPIO_Init+0x2f0>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d019      	beq.n	8001156 <HAL_GPIO_Init+0x202>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a48      	ldr	r2, [pc, #288]	; (8001248 <HAL_GPIO_Init+0x2f4>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d013      	beq.n	8001152 <HAL_GPIO_Init+0x1fe>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a47      	ldr	r2, [pc, #284]	; (800124c <HAL_GPIO_Init+0x2f8>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d00d      	beq.n	800114e <HAL_GPIO_Init+0x1fa>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a46      	ldr	r2, [pc, #280]	; (8001250 <HAL_GPIO_Init+0x2fc>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d007      	beq.n	800114a <HAL_GPIO_Init+0x1f6>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a45      	ldr	r2, [pc, #276]	; (8001254 <HAL_GPIO_Init+0x300>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d101      	bne.n	8001146 <HAL_GPIO_Init+0x1f2>
 8001142:	2304      	movs	r3, #4
 8001144:	e008      	b.n	8001158 <HAL_GPIO_Init+0x204>
 8001146:	2307      	movs	r3, #7
 8001148:	e006      	b.n	8001158 <HAL_GPIO_Init+0x204>
 800114a:	2303      	movs	r3, #3
 800114c:	e004      	b.n	8001158 <HAL_GPIO_Init+0x204>
 800114e:	2302      	movs	r3, #2
 8001150:	e002      	b.n	8001158 <HAL_GPIO_Init+0x204>
 8001152:	2301      	movs	r3, #1
 8001154:	e000      	b.n	8001158 <HAL_GPIO_Init+0x204>
 8001156:	2300      	movs	r3, #0
 8001158:	69fa      	ldr	r2, [r7, #28]
 800115a:	f002 0203 	and.w	r2, r2, #3
 800115e:	0092      	lsls	r2, r2, #2
 8001160:	4093      	lsls	r3, r2
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	4313      	orrs	r3, r2
 8001166:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001168:	4935      	ldr	r1, [pc, #212]	; (8001240 <HAL_GPIO_Init+0x2ec>)
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	089b      	lsrs	r3, r3, #2
 800116e:	3302      	adds	r3, #2
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001176:	4b38      	ldr	r3, [pc, #224]	; (8001258 <HAL_GPIO_Init+0x304>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	43db      	mvns	r3, r3
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	4013      	ands	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d003      	beq.n	800119a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	4313      	orrs	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800119a:	4a2f      	ldr	r2, [pc, #188]	; (8001258 <HAL_GPIO_Init+0x304>)
 800119c:	69bb      	ldr	r3, [r7, #24]
 800119e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011a0:	4b2d      	ldr	r3, [pc, #180]	; (8001258 <HAL_GPIO_Init+0x304>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	43db      	mvns	r3, r3
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	4013      	ands	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d003      	beq.n	80011c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011c4:	4a24      	ldr	r2, [pc, #144]	; (8001258 <HAL_GPIO_Init+0x304>)
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011ca:	4b23      	ldr	r3, [pc, #140]	; (8001258 <HAL_GPIO_Init+0x304>)
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	43db      	mvns	r3, r3
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	4013      	ands	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d003      	beq.n	80011ee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011ee:	4a1a      	ldr	r2, [pc, #104]	; (8001258 <HAL_GPIO_Init+0x304>)
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011f4:	4b18      	ldr	r3, [pc, #96]	; (8001258 <HAL_GPIO_Init+0x304>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	43db      	mvns	r3, r3
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	4013      	ands	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800120c:	2b00      	cmp	r3, #0
 800120e:	d003      	beq.n	8001218 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	4313      	orrs	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001218:	4a0f      	ldr	r2, [pc, #60]	; (8001258 <HAL_GPIO_Init+0x304>)
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	3301      	adds	r3, #1
 8001222:	61fb      	str	r3, [r7, #28]
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	2b0f      	cmp	r3, #15
 8001228:	f67f aea2 	bls.w	8000f70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800122c:	bf00      	nop
 800122e:	bf00      	nop
 8001230:	3724      	adds	r7, #36	; 0x24
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800
 8001240:	40013800 	.word	0x40013800
 8001244:	40020000 	.word	0x40020000
 8001248:	40020400 	.word	0x40020400
 800124c:	40020800 	.word	0x40020800
 8001250:	40020c00 	.word	0x40020c00
 8001254:	40021000 	.word	0x40021000
 8001258:	40013c00 	.word	0x40013c00

0800125c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	807b      	strh	r3, [r7, #2]
 8001268:	4613      	mov	r3, r2
 800126a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800126c:	787b      	ldrb	r3, [r7, #1]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d003      	beq.n	800127a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001272:	887a      	ldrh	r2, [r7, #2]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001278:	e003      	b.n	8001282 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800127a:	887b      	ldrh	r3, [r7, #2]
 800127c:	041a      	lsls	r2, r3, #16
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	619a      	str	r2, [r3, #24]
}
 8001282:	bf00      	nop
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
	...

08001290 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d101      	bne.n	80012a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e267      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d075      	beq.n	800139a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012ae:	4b88      	ldr	r3, [pc, #544]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f003 030c 	and.w	r3, r3, #12
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	d00c      	beq.n	80012d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ba:	4b85      	ldr	r3, [pc, #532]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012c2:	2b08      	cmp	r3, #8
 80012c4:	d112      	bne.n	80012ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012c6:	4b82      	ldr	r3, [pc, #520]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012d2:	d10b      	bne.n	80012ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d4:	4b7e      	ldr	r3, [pc, #504]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d05b      	beq.n	8001398 <HAL_RCC_OscConfig+0x108>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d157      	bne.n	8001398 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e242      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012f4:	d106      	bne.n	8001304 <HAL_RCC_OscConfig+0x74>
 80012f6:	4b76      	ldr	r3, [pc, #472]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a75      	ldr	r2, [pc, #468]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80012fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001300:	6013      	str	r3, [r2, #0]
 8001302:	e01d      	b.n	8001340 <HAL_RCC_OscConfig+0xb0>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800130c:	d10c      	bne.n	8001328 <HAL_RCC_OscConfig+0x98>
 800130e:	4b70      	ldr	r3, [pc, #448]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a6f      	ldr	r2, [pc, #444]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001314:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	4b6d      	ldr	r3, [pc, #436]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a6c      	ldr	r2, [pc, #432]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001324:	6013      	str	r3, [r2, #0]
 8001326:	e00b      	b.n	8001340 <HAL_RCC_OscConfig+0xb0>
 8001328:	4b69      	ldr	r3, [pc, #420]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a68      	ldr	r2, [pc, #416]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800132e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001332:	6013      	str	r3, [r2, #0]
 8001334:	4b66      	ldr	r3, [pc, #408]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a65      	ldr	r2, [pc, #404]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800133a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800133e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d013      	beq.n	8001370 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001348:	f7ff fcee 	bl	8000d28 <HAL_GetTick>
 800134c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001350:	f7ff fcea 	bl	8000d28 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b64      	cmp	r3, #100	; 0x64
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e207      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001362:	4b5b      	ldr	r3, [pc, #364]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d0f0      	beq.n	8001350 <HAL_RCC_OscConfig+0xc0>
 800136e:	e014      	b.n	800139a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001370:	f7ff fcda 	bl	8000d28 <HAL_GetTick>
 8001374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001376:	e008      	b.n	800138a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001378:	f7ff fcd6 	bl	8000d28 <HAL_GetTick>
 800137c:	4602      	mov	r2, r0
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b64      	cmp	r3, #100	; 0x64
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e1f3      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800138a:	4b51      	ldr	r3, [pc, #324]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f0      	bne.n	8001378 <HAL_RCC_OscConfig+0xe8>
 8001396:	e000      	b.n	800139a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001398:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d063      	beq.n	800146e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013a6:	4b4a      	ldr	r3, [pc, #296]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f003 030c 	and.w	r3, r3, #12
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d00b      	beq.n	80013ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013b2:	4b47      	ldr	r3, [pc, #284]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013ba:	2b08      	cmp	r3, #8
 80013bc:	d11c      	bne.n	80013f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013be:	4b44      	ldr	r3, [pc, #272]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d116      	bne.n	80013f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ca:	4b41      	ldr	r3, [pc, #260]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d005      	beq.n	80013e2 <HAL_RCC_OscConfig+0x152>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d001      	beq.n	80013e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e1c7      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e2:	4b3b      	ldr	r3, [pc, #236]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	691b      	ldr	r3, [r3, #16]
 80013ee:	00db      	lsls	r3, r3, #3
 80013f0:	4937      	ldr	r1, [pc, #220]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80013f2:	4313      	orrs	r3, r2
 80013f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013f6:	e03a      	b.n	800146e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d020      	beq.n	8001442 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001400:	4b34      	ldr	r3, [pc, #208]	; (80014d4 <HAL_RCC_OscConfig+0x244>)
 8001402:	2201      	movs	r2, #1
 8001404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001406:	f7ff fc8f 	bl	8000d28 <HAL_GetTick>
 800140a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800140c:	e008      	b.n	8001420 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800140e:	f7ff fc8b 	bl	8000d28 <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e1a8      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001420:	4b2b      	ldr	r3, [pc, #172]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d0f0      	beq.n	800140e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800142c:	4b28      	ldr	r3, [pc, #160]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	691b      	ldr	r3, [r3, #16]
 8001438:	00db      	lsls	r3, r3, #3
 800143a:	4925      	ldr	r1, [pc, #148]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 800143c:	4313      	orrs	r3, r2
 800143e:	600b      	str	r3, [r1, #0]
 8001440:	e015      	b.n	800146e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001442:	4b24      	ldr	r3, [pc, #144]	; (80014d4 <HAL_RCC_OscConfig+0x244>)
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001448:	f7ff fc6e 	bl	8000d28 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001450:	f7ff fc6a 	bl	8000d28 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b02      	cmp	r3, #2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e187      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001462:	4b1b      	ldr	r3, [pc, #108]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f0      	bne.n	8001450 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0308 	and.w	r3, r3, #8
 8001476:	2b00      	cmp	r3, #0
 8001478:	d036      	beq.n	80014e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	695b      	ldr	r3, [r3, #20]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d016      	beq.n	80014b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001482:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <HAL_RCC_OscConfig+0x248>)
 8001484:	2201      	movs	r2, #1
 8001486:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001488:	f7ff fc4e 	bl	8000d28 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001490:	f7ff fc4a 	bl	8000d28 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b02      	cmp	r3, #2
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e167      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014a2:	4b0b      	ldr	r3, [pc, #44]	; (80014d0 <HAL_RCC_OscConfig+0x240>)
 80014a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d0f0      	beq.n	8001490 <HAL_RCC_OscConfig+0x200>
 80014ae:	e01b      	b.n	80014e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014b0:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <HAL_RCC_OscConfig+0x248>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b6:	f7ff fc37 	bl	8000d28 <HAL_GetTick>
 80014ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014bc:	e00e      	b.n	80014dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014be:	f7ff fc33 	bl	8000d28 <HAL_GetTick>
 80014c2:	4602      	mov	r2, r0
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d907      	bls.n	80014dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014cc:	2303      	movs	r3, #3
 80014ce:	e150      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
 80014d0:	40023800 	.word	0x40023800
 80014d4:	42470000 	.word	0x42470000
 80014d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014dc:	4b88      	ldr	r3, [pc, #544]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80014de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014e0:	f003 0302 	and.w	r3, r3, #2
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1ea      	bne.n	80014be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0304 	and.w	r3, r3, #4
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	f000 8097 	beq.w	8001624 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014f6:	2300      	movs	r3, #0
 80014f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014fa:	4b81      	ldr	r3, [pc, #516]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d10f      	bne.n	8001526 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60bb      	str	r3, [r7, #8]
 800150a:	4b7d      	ldr	r3, [pc, #500]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150e:	4a7c      	ldr	r2, [pc, #496]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001514:	6413      	str	r3, [r2, #64]	; 0x40
 8001516:	4b7a      	ldr	r3, [pc, #488]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001522:	2301      	movs	r3, #1
 8001524:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001526:	4b77      	ldr	r3, [pc, #476]	; (8001704 <HAL_RCC_OscConfig+0x474>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800152e:	2b00      	cmp	r3, #0
 8001530:	d118      	bne.n	8001564 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001532:	4b74      	ldr	r3, [pc, #464]	; (8001704 <HAL_RCC_OscConfig+0x474>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a73      	ldr	r2, [pc, #460]	; (8001704 <HAL_RCC_OscConfig+0x474>)
 8001538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800153c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800153e:	f7ff fbf3 	bl	8000d28 <HAL_GetTick>
 8001542:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001544:	e008      	b.n	8001558 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001546:	f7ff fbef 	bl	8000d28 <HAL_GetTick>
 800154a:	4602      	mov	r2, r0
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e10c      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001558:	4b6a      	ldr	r3, [pc, #424]	; (8001704 <HAL_RCC_OscConfig+0x474>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001560:	2b00      	cmp	r3, #0
 8001562:	d0f0      	beq.n	8001546 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d106      	bne.n	800157a <HAL_RCC_OscConfig+0x2ea>
 800156c:	4b64      	ldr	r3, [pc, #400]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 800156e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001570:	4a63      	ldr	r2, [pc, #396]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	6713      	str	r3, [r2, #112]	; 0x70
 8001578:	e01c      	b.n	80015b4 <HAL_RCC_OscConfig+0x324>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	2b05      	cmp	r3, #5
 8001580:	d10c      	bne.n	800159c <HAL_RCC_OscConfig+0x30c>
 8001582:	4b5f      	ldr	r3, [pc, #380]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001586:	4a5e      	ldr	r2, [pc, #376]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001588:	f043 0304 	orr.w	r3, r3, #4
 800158c:	6713      	str	r3, [r2, #112]	; 0x70
 800158e:	4b5c      	ldr	r3, [pc, #368]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001592:	4a5b      	ldr	r2, [pc, #364]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001594:	f043 0301 	orr.w	r3, r3, #1
 8001598:	6713      	str	r3, [r2, #112]	; 0x70
 800159a:	e00b      	b.n	80015b4 <HAL_RCC_OscConfig+0x324>
 800159c:	4b58      	ldr	r3, [pc, #352]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 800159e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a0:	4a57      	ldr	r2, [pc, #348]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80015a2:	f023 0301 	bic.w	r3, r3, #1
 80015a6:	6713      	str	r3, [r2, #112]	; 0x70
 80015a8:	4b55      	ldr	r3, [pc, #340]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80015aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ac:	4a54      	ldr	r2, [pc, #336]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80015ae:	f023 0304 	bic.w	r3, r3, #4
 80015b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d015      	beq.n	80015e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015bc:	f7ff fbb4 	bl	8000d28 <HAL_GetTick>
 80015c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c2:	e00a      	b.n	80015da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015c4:	f7ff fbb0 	bl	8000d28 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e0cb      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015da:	4b49      	ldr	r3, [pc, #292]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80015dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d0ee      	beq.n	80015c4 <HAL_RCC_OscConfig+0x334>
 80015e6:	e014      	b.n	8001612 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e8:	f7ff fb9e 	bl	8000d28 <HAL_GetTick>
 80015ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ee:	e00a      	b.n	8001606 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015f0:	f7ff fb9a 	bl	8000d28 <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80015fe:	4293      	cmp	r3, r2
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e0b5      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001606:	4b3e      	ldr	r3, [pc, #248]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	2b00      	cmp	r3, #0
 8001610:	d1ee      	bne.n	80015f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001612:	7dfb      	ldrb	r3, [r7, #23]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d105      	bne.n	8001624 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001618:	4b39      	ldr	r3, [pc, #228]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161c:	4a38      	ldr	r2, [pc, #224]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 800161e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001622:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	2b00      	cmp	r3, #0
 800162a:	f000 80a1 	beq.w	8001770 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800162e:	4b34      	ldr	r3, [pc, #208]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	f003 030c 	and.w	r3, r3, #12
 8001636:	2b08      	cmp	r3, #8
 8001638:	d05c      	beq.n	80016f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	2b02      	cmp	r3, #2
 8001640:	d141      	bne.n	80016c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001642:	4b31      	ldr	r3, [pc, #196]	; (8001708 <HAL_RCC_OscConfig+0x478>)
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001648:	f7ff fb6e 	bl	8000d28 <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001650:	f7ff fb6a 	bl	8000d28 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e087      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001662:	4b27      	ldr	r3, [pc, #156]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1f0      	bne.n	8001650 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	69da      	ldr	r2, [r3, #28]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a1b      	ldr	r3, [r3, #32]
 8001676:	431a      	orrs	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167c:	019b      	lsls	r3, r3, #6
 800167e:	431a      	orrs	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001684:	085b      	lsrs	r3, r3, #1
 8001686:	3b01      	subs	r3, #1
 8001688:	041b      	lsls	r3, r3, #16
 800168a:	431a      	orrs	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001690:	061b      	lsls	r3, r3, #24
 8001692:	491b      	ldr	r1, [pc, #108]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 8001694:	4313      	orrs	r3, r2
 8001696:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001698:	4b1b      	ldr	r3, [pc, #108]	; (8001708 <HAL_RCC_OscConfig+0x478>)
 800169a:	2201      	movs	r2, #1
 800169c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169e:	f7ff fb43 	bl	8000d28 <HAL_GetTick>
 80016a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a4:	e008      	b.n	80016b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a6:	f7ff fb3f 	bl	8000d28 <HAL_GetTick>
 80016aa:	4602      	mov	r2, r0
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d901      	bls.n	80016b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e05c      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016b8:	4b11      	ldr	r3, [pc, #68]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d0f0      	beq.n	80016a6 <HAL_RCC_OscConfig+0x416>
 80016c4:	e054      	b.n	8001770 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c6:	4b10      	ldr	r3, [pc, #64]	; (8001708 <HAL_RCC_OscConfig+0x478>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016cc:	f7ff fb2c 	bl	8000d28 <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d2:	e008      	b.n	80016e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016d4:	f7ff fb28 	bl	8000d28 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d901      	bls.n	80016e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e045      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <HAL_RCC_OscConfig+0x470>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d1f0      	bne.n	80016d4 <HAL_RCC_OscConfig+0x444>
 80016f2:	e03d      	b.n	8001770 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d107      	bne.n	800170c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	e038      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
 8001700:	40023800 	.word	0x40023800
 8001704:	40007000 	.word	0x40007000
 8001708:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800170c:	4b1b      	ldr	r3, [pc, #108]	; (800177c <HAL_RCC_OscConfig+0x4ec>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d028      	beq.n	800176c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001724:	429a      	cmp	r2, r3
 8001726:	d121      	bne.n	800176c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001732:	429a      	cmp	r2, r3
 8001734:	d11a      	bne.n	800176c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001736:	68fa      	ldr	r2, [r7, #12]
 8001738:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800173c:	4013      	ands	r3, r2
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001742:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001744:	4293      	cmp	r3, r2
 8001746:	d111      	bne.n	800176c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001752:	085b      	lsrs	r3, r3, #1
 8001754:	3b01      	subs	r3, #1
 8001756:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001758:	429a      	cmp	r2, r3
 800175a:	d107      	bne.n	800176c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001766:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001768:	429a      	cmp	r2, r3
 800176a:	d001      	beq.n	8001770 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e000      	b.n	8001772 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40023800 	.word	0x40023800

08001780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d101      	bne.n	8001794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e0cc      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001794:	4b68      	ldr	r3, [pc, #416]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0307 	and.w	r3, r3, #7
 800179c:	683a      	ldr	r2, [r7, #0]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d90c      	bls.n	80017bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017a2:	4b65      	ldr	r3, [pc, #404]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	b2d2      	uxtb	r2, r2
 80017a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017aa:	4b63      	ldr	r3, [pc, #396]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	683a      	ldr	r2, [r7, #0]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d001      	beq.n	80017bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e0b8      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0302 	and.w	r3, r3, #2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d020      	beq.n	800180a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d005      	beq.n	80017e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017d4:	4b59      	ldr	r3, [pc, #356]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	4a58      	ldr	r2, [pc, #352]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0308 	and.w	r3, r3, #8
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d005      	beq.n	80017f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017ec:	4b53      	ldr	r3, [pc, #332]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	4a52      	ldr	r2, [pc, #328]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80017f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017f8:	4b50      	ldr	r3, [pc, #320]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	494d      	ldr	r1, [pc, #308]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001806:	4313      	orrs	r3, r2
 8001808:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	2b00      	cmp	r3, #0
 8001814:	d044      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d107      	bne.n	800182e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181e:	4b47      	ldr	r3, [pc, #284]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d119      	bne.n	800185e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e07f      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b02      	cmp	r3, #2
 8001834:	d003      	beq.n	800183e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800183a:	2b03      	cmp	r3, #3
 800183c:	d107      	bne.n	800184e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800183e:	4b3f      	ldr	r3, [pc, #252]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d109      	bne.n	800185e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e06f      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800184e:	4b3b      	ldr	r3, [pc, #236]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e067      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800185e:	4b37      	ldr	r3, [pc, #220]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f023 0203 	bic.w	r2, r3, #3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	4934      	ldr	r1, [pc, #208]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 800186c:	4313      	orrs	r3, r2
 800186e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001870:	f7ff fa5a 	bl	8000d28 <HAL_GetTick>
 8001874:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001876:	e00a      	b.n	800188e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001878:	f7ff fa56 	bl	8000d28 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	f241 3288 	movw	r2, #5000	; 0x1388
 8001886:	4293      	cmp	r3, r2
 8001888:	d901      	bls.n	800188e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e04f      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800188e:	4b2b      	ldr	r3, [pc, #172]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	f003 020c 	and.w	r2, r3, #12
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	429a      	cmp	r2, r3
 800189e:	d1eb      	bne.n	8001878 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018a0:	4b25      	ldr	r3, [pc, #148]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0307 	and.w	r3, r3, #7
 80018a8:	683a      	ldr	r2, [r7, #0]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d20c      	bcs.n	80018c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ae:	4b22      	ldr	r3, [pc, #136]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	b2d2      	uxtb	r2, r2
 80018b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018b6:	4b20      	ldr	r3, [pc, #128]	; (8001938 <HAL_RCC_ClockConfig+0x1b8>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0307 	and.w	r3, r3, #7
 80018be:	683a      	ldr	r2, [r7, #0]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d001      	beq.n	80018c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e032      	b.n	800192e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d008      	beq.n	80018e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018d4:	4b19      	ldr	r3, [pc, #100]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	4916      	ldr	r1, [pc, #88]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80018e2:	4313      	orrs	r3, r2
 80018e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 0308 	and.w	r3, r3, #8
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d009      	beq.n	8001906 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018f2:	4b12      	ldr	r3, [pc, #72]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	691b      	ldr	r3, [r3, #16]
 80018fe:	00db      	lsls	r3, r3, #3
 8001900:	490e      	ldr	r1, [pc, #56]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 8001902:	4313      	orrs	r3, r2
 8001904:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001906:	f000 f821 	bl	800194c <HAL_RCC_GetSysClockFreq>
 800190a:	4602      	mov	r2, r0
 800190c:	4b0b      	ldr	r3, [pc, #44]	; (800193c <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	091b      	lsrs	r3, r3, #4
 8001912:	f003 030f 	and.w	r3, r3, #15
 8001916:	490a      	ldr	r1, [pc, #40]	; (8001940 <HAL_RCC_ClockConfig+0x1c0>)
 8001918:	5ccb      	ldrb	r3, [r1, r3]
 800191a:	fa22 f303 	lsr.w	r3, r2, r3
 800191e:	4a09      	ldr	r2, [pc, #36]	; (8001944 <HAL_RCC_ClockConfig+0x1c4>)
 8001920:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001922:	4b09      	ldr	r3, [pc, #36]	; (8001948 <HAL_RCC_ClockConfig+0x1c8>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff f9ba 	bl	8000ca0 <HAL_InitTick>

  return HAL_OK;
 800192c:	2300      	movs	r3, #0
}
 800192e:	4618      	mov	r0, r3
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40023c00 	.word	0x40023c00
 800193c:	40023800 	.word	0x40023800
 8001940:	0800357c 	.word	0x0800357c
 8001944:	20000000 	.word	0x20000000
 8001948:	20000004 	.word	0x20000004

0800194c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800194c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001950:	b094      	sub	sp, #80	; 0x50
 8001952:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001954:	2300      	movs	r3, #0
 8001956:	647b      	str	r3, [r7, #68]	; 0x44
 8001958:	2300      	movs	r3, #0
 800195a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800195c:	2300      	movs	r3, #0
 800195e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001964:	4b79      	ldr	r3, [pc, #484]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	f003 030c 	and.w	r3, r3, #12
 800196c:	2b08      	cmp	r3, #8
 800196e:	d00d      	beq.n	800198c <HAL_RCC_GetSysClockFreq+0x40>
 8001970:	2b08      	cmp	r3, #8
 8001972:	f200 80e1 	bhi.w	8001b38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001976:	2b00      	cmp	r3, #0
 8001978:	d002      	beq.n	8001980 <HAL_RCC_GetSysClockFreq+0x34>
 800197a:	2b04      	cmp	r3, #4
 800197c:	d003      	beq.n	8001986 <HAL_RCC_GetSysClockFreq+0x3a>
 800197e:	e0db      	b.n	8001b38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001980:	4b73      	ldr	r3, [pc, #460]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x204>)
 8001982:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001984:	e0db      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001986:	4b73      	ldr	r3, [pc, #460]	; (8001b54 <HAL_RCC_GetSysClockFreq+0x208>)
 8001988:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800198a:	e0d8      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800198c:	4b6f      	ldr	r3, [pc, #444]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001994:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001996:	4b6d      	ldr	r3, [pc, #436]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d063      	beq.n	8001a6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019a2:	4b6a      	ldr	r3, [pc, #424]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	099b      	lsrs	r3, r3, #6
 80019a8:	2200      	movs	r2, #0
 80019aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80019ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80019ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019b4:	633b      	str	r3, [r7, #48]	; 0x30
 80019b6:	2300      	movs	r3, #0
 80019b8:	637b      	str	r3, [r7, #52]	; 0x34
 80019ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80019be:	4622      	mov	r2, r4
 80019c0:	462b      	mov	r3, r5
 80019c2:	f04f 0000 	mov.w	r0, #0
 80019c6:	f04f 0100 	mov.w	r1, #0
 80019ca:	0159      	lsls	r1, r3, #5
 80019cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019d0:	0150      	lsls	r0, r2, #5
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	4621      	mov	r1, r4
 80019d8:	1a51      	subs	r1, r2, r1
 80019da:	6139      	str	r1, [r7, #16]
 80019dc:	4629      	mov	r1, r5
 80019de:	eb63 0301 	sbc.w	r3, r3, r1
 80019e2:	617b      	str	r3, [r7, #20]
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019f0:	4659      	mov	r1, fp
 80019f2:	018b      	lsls	r3, r1, #6
 80019f4:	4651      	mov	r1, sl
 80019f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019fa:	4651      	mov	r1, sl
 80019fc:	018a      	lsls	r2, r1, #6
 80019fe:	4651      	mov	r1, sl
 8001a00:	ebb2 0801 	subs.w	r8, r2, r1
 8001a04:	4659      	mov	r1, fp
 8001a06:	eb63 0901 	sbc.w	r9, r3, r1
 8001a0a:	f04f 0200 	mov.w	r2, #0
 8001a0e:	f04f 0300 	mov.w	r3, #0
 8001a12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a1e:	4690      	mov	r8, r2
 8001a20:	4699      	mov	r9, r3
 8001a22:	4623      	mov	r3, r4
 8001a24:	eb18 0303 	adds.w	r3, r8, r3
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	462b      	mov	r3, r5
 8001a2c:	eb49 0303 	adc.w	r3, r9, r3
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	f04f 0200 	mov.w	r2, #0
 8001a36:	f04f 0300 	mov.w	r3, #0
 8001a3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a3e:	4629      	mov	r1, r5
 8001a40:	024b      	lsls	r3, r1, #9
 8001a42:	4621      	mov	r1, r4
 8001a44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a48:	4621      	mov	r1, r4
 8001a4a:	024a      	lsls	r2, r1, #9
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a52:	2200      	movs	r2, #0
 8001a54:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a5c:	f7fe fc10 	bl	8000280 <__aeabi_uldivmod>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4613      	mov	r3, r2
 8001a66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a68:	e058      	b.n	8001b1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a6a:	4b38      	ldr	r3, [pc, #224]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	099b      	lsrs	r3, r3, #6
 8001a70:	2200      	movs	r2, #0
 8001a72:	4618      	mov	r0, r3
 8001a74:	4611      	mov	r1, r2
 8001a76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a7a:	623b      	str	r3, [r7, #32]
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
 8001a80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a84:	4642      	mov	r2, r8
 8001a86:	464b      	mov	r3, r9
 8001a88:	f04f 0000 	mov.w	r0, #0
 8001a8c:	f04f 0100 	mov.w	r1, #0
 8001a90:	0159      	lsls	r1, r3, #5
 8001a92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a96:	0150      	lsls	r0, r2, #5
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4641      	mov	r1, r8
 8001a9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001aa2:	4649      	mov	r1, r9
 8001aa4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001aa8:	f04f 0200 	mov.w	r2, #0
 8001aac:	f04f 0300 	mov.w	r3, #0
 8001ab0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ab4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001ab8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001abc:	ebb2 040a 	subs.w	r4, r2, sl
 8001ac0:	eb63 050b 	sbc.w	r5, r3, fp
 8001ac4:	f04f 0200 	mov.w	r2, #0
 8001ac8:	f04f 0300 	mov.w	r3, #0
 8001acc:	00eb      	lsls	r3, r5, #3
 8001ace:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ad2:	00e2      	lsls	r2, r4, #3
 8001ad4:	4614      	mov	r4, r2
 8001ad6:	461d      	mov	r5, r3
 8001ad8:	4643      	mov	r3, r8
 8001ada:	18e3      	adds	r3, r4, r3
 8001adc:	603b      	str	r3, [r7, #0]
 8001ade:	464b      	mov	r3, r9
 8001ae0:	eb45 0303 	adc.w	r3, r5, r3
 8001ae4:	607b      	str	r3, [r7, #4]
 8001ae6:	f04f 0200 	mov.w	r2, #0
 8001aea:	f04f 0300 	mov.w	r3, #0
 8001aee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001af2:	4629      	mov	r1, r5
 8001af4:	028b      	lsls	r3, r1, #10
 8001af6:	4621      	mov	r1, r4
 8001af8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001afc:	4621      	mov	r1, r4
 8001afe:	028a      	lsls	r2, r1, #10
 8001b00:	4610      	mov	r0, r2
 8001b02:	4619      	mov	r1, r3
 8001b04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b06:	2200      	movs	r2, #0
 8001b08:	61bb      	str	r3, [r7, #24]
 8001b0a:	61fa      	str	r2, [r7, #28]
 8001b0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b10:	f7fe fbb6 	bl	8000280 <__aeabi_uldivmod>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	4613      	mov	r3, r2
 8001b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b1c:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	0c1b      	lsrs	r3, r3, #16
 8001b22:	f003 0303 	and.w	r3, r3, #3
 8001b26:	3301      	adds	r3, #1
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001b2c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b34:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b36:	e002      	b.n	8001b3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b38:	4b05      	ldr	r3, [pc, #20]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b3a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3750      	adds	r7, #80	; 0x50
 8001b44:	46bd      	mov	sp, r7
 8001b46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40023800 	.word	0x40023800
 8001b50:	00f42400 	.word	0x00f42400
 8001b54:	007a1200 	.word	0x007a1200

08001b58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b5c:	4b03      	ldr	r3, [pc, #12]	; (8001b6c <HAL_RCC_GetHCLKFreq+0x14>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	20000000 	.word	0x20000000

08001b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b74:	f7ff fff0 	bl	8001b58 <HAL_RCC_GetHCLKFreq>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	0a9b      	lsrs	r3, r3, #10
 8001b80:	f003 0307 	and.w	r3, r3, #7
 8001b84:	4903      	ldr	r1, [pc, #12]	; (8001b94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b86:	5ccb      	ldrb	r3, [r1, r3]
 8001b88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40023800 	.word	0x40023800
 8001b94:	0800358c 	.word	0x0800358c

08001b98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b9c:	f7ff ffdc 	bl	8001b58 <HAL_RCC_GetHCLKFreq>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	4b05      	ldr	r3, [pc, #20]	; (8001bb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	0b5b      	lsrs	r3, r3, #13
 8001ba8:	f003 0307 	and.w	r3, r3, #7
 8001bac:	4903      	ldr	r1, [pc, #12]	; (8001bbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bae:	5ccb      	ldrb	r3, [r1, r3]
 8001bb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	0800358c 	.word	0x0800358c

08001bc0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d101      	bne.n	8001bd4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e097      	b.n	8001d04 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d106      	bne.n	8001bee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f7fe feb9 	bl	8000960 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	6812      	ldr	r2, [r2, #0]
 8001c00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c04:	f023 0307 	bic.w	r3, r3, #7
 8001c08:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	3304      	adds	r3, #4
 8001c12:	4619      	mov	r1, r3
 8001c14:	4610      	mov	r0, r2
 8001c16:	f000 f907 	bl	8001e28 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	6a1b      	ldr	r3, [r3, #32]
 8001c30:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	697a      	ldr	r2, [r7, #20]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c42:	f023 0303 	bic.w	r3, r3, #3
 8001c46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	021b      	lsls	r3, r3, #8
 8001c52:	4313      	orrs	r3, r2
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001c60:	f023 030c 	bic.w	r3, r3, #12
 8001c64:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001c6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	68da      	ldr	r2, [r3, #12]
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	021b      	lsls	r3, r3, #8
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	693a      	ldr	r2, [r7, #16]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	011a      	lsls	r2, r3, #4
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	6a1b      	ldr	r3, [r3, #32]
 8001c8e:	031b      	lsls	r3, r3, #12
 8001c90:	4313      	orrs	r3, r2
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001c9e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8001ca6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685a      	ldr	r2, [r3, #4]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	695b      	ldr	r3, [r3, #20]
 8001cb0:	011b      	lsls	r3, r3, #4
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	697a      	ldr	r2, [r7, #20]
 8001cc0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	68fa      	ldr	r2, [r7, #12]
 8001cd0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2201      	movs	r2, #1
 8001cee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3718      	adds	r7, #24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001d1c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001d24:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d2c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8001d34:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d110      	bne.n	8001d5e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d102      	bne.n	8001d48 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8001d42:	7b7b      	ldrb	r3, [r7, #13]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d001      	beq.n	8001d4c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e069      	b.n	8001e20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2202      	movs	r2, #2
 8001d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2202      	movs	r2, #2
 8001d58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d5c:	e031      	b.n	8001dc2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	2b04      	cmp	r3, #4
 8001d62:	d110      	bne.n	8001d86 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8001d64:	7bbb      	ldrb	r3, [r7, #14]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d102      	bne.n	8001d70 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8001d6a:	7b3b      	ldrb	r3, [r7, #12]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d001      	beq.n	8001d74 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e055      	b.n	8001e20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2202      	movs	r2, #2
 8001d78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2202      	movs	r2, #2
 8001d80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d84:	e01d      	b.n	8001dc2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001d86:	7bfb      	ldrb	r3, [r7, #15]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d108      	bne.n	8001d9e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8001d8c:	7bbb      	ldrb	r3, [r7, #14]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d105      	bne.n	8001d9e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001d92:	7b7b      	ldrb	r3, [r7, #13]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d102      	bne.n	8001d9e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8001d98:	7b3b      	ldrb	r3, [r7, #12]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d001      	beq.n	8001da2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e03e      	b.n	8001e20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2202      	movs	r2, #2
 8001da6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2202      	movs	r2, #2
 8001dae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2202      	movs	r2, #2
 8001db6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d003      	beq.n	8001dd0 <HAL_TIM_Encoder_Start+0xc4>
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	2b04      	cmp	r3, #4
 8001dcc:	d008      	beq.n	8001de0 <HAL_TIM_Encoder_Start+0xd4>
 8001dce:	e00f      	b.n	8001df0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f000 f8a5 	bl	8001f28 <TIM_CCxChannelCmd>
      break;
 8001dde:	e016      	b.n	8001e0e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2201      	movs	r2, #1
 8001de6:	2104      	movs	r1, #4
 8001de8:	4618      	mov	r0, r3
 8001dea:	f000 f89d 	bl	8001f28 <TIM_CCxChannelCmd>
      break;
 8001dee:	e00e      	b.n	8001e0e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2201      	movs	r2, #1
 8001df6:	2100      	movs	r1, #0
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f000 f895 	bl	8001f28 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2201      	movs	r2, #1
 8001e04:	2104      	movs	r1, #4
 8001e06:	4618      	mov	r0, r3
 8001e08:	f000 f88e 	bl	8001f28 <TIM_CCxChannelCmd>
      break;
 8001e0c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f042 0201 	orr.w	r2, r2, #1
 8001e1c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3710      	adds	r7, #16
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a34      	ldr	r2, [pc, #208]	; (8001f0c <TIM_Base_SetConfig+0xe4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d00f      	beq.n	8001e60 <TIM_Base_SetConfig+0x38>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e46:	d00b      	beq.n	8001e60 <TIM_Base_SetConfig+0x38>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4a31      	ldr	r2, [pc, #196]	; (8001f10 <TIM_Base_SetConfig+0xe8>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d007      	beq.n	8001e60 <TIM_Base_SetConfig+0x38>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a30      	ldr	r2, [pc, #192]	; (8001f14 <TIM_Base_SetConfig+0xec>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d003      	beq.n	8001e60 <TIM_Base_SetConfig+0x38>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a2f      	ldr	r2, [pc, #188]	; (8001f18 <TIM_Base_SetConfig+0xf0>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d108      	bne.n	8001e72 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	68fa      	ldr	r2, [r7, #12]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a25      	ldr	r2, [pc, #148]	; (8001f0c <TIM_Base_SetConfig+0xe4>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d01b      	beq.n	8001eb2 <TIM_Base_SetConfig+0x8a>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e80:	d017      	beq.n	8001eb2 <TIM_Base_SetConfig+0x8a>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a22      	ldr	r2, [pc, #136]	; (8001f10 <TIM_Base_SetConfig+0xe8>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d013      	beq.n	8001eb2 <TIM_Base_SetConfig+0x8a>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a21      	ldr	r2, [pc, #132]	; (8001f14 <TIM_Base_SetConfig+0xec>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d00f      	beq.n	8001eb2 <TIM_Base_SetConfig+0x8a>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a20      	ldr	r2, [pc, #128]	; (8001f18 <TIM_Base_SetConfig+0xf0>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d00b      	beq.n	8001eb2 <TIM_Base_SetConfig+0x8a>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a1f      	ldr	r2, [pc, #124]	; (8001f1c <TIM_Base_SetConfig+0xf4>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d007      	beq.n	8001eb2 <TIM_Base_SetConfig+0x8a>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a1e      	ldr	r2, [pc, #120]	; (8001f20 <TIM_Base_SetConfig+0xf8>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d003      	beq.n	8001eb2 <TIM_Base_SetConfig+0x8a>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a1d      	ldr	r2, [pc, #116]	; (8001f24 <TIM_Base_SetConfig+0xfc>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d108      	bne.n	8001ec4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001eb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	68fa      	ldr	r2, [r7, #12]
 8001ed6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	689a      	ldr	r2, [r3, #8]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	4a08      	ldr	r2, [pc, #32]	; (8001f0c <TIM_Base_SetConfig+0xe4>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d103      	bne.n	8001ef8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	691a      	ldr	r2, [r3, #16]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	615a      	str	r2, [r3, #20]
}
 8001efe:	bf00      	nop
 8001f00:	3714      	adds	r7, #20
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	40010000 	.word	0x40010000
 8001f10:	40000400 	.word	0x40000400
 8001f14:	40000800 	.word	0x40000800
 8001f18:	40000c00 	.word	0x40000c00
 8001f1c:	40014000 	.word	0x40014000
 8001f20:	40014400 	.word	0x40014400
 8001f24:	40014800 	.word	0x40014800

08001f28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b087      	sub	sp, #28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	f003 031f 	and.w	r3, r3, #31
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6a1a      	ldr	r2, [r3, #32]
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	401a      	ands	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6a1a      	ldr	r2, [r3, #32]
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f003 031f 	and.w	r3, r3, #31
 8001f5a:	6879      	ldr	r1, [r7, #4]
 8001f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f60:	431a      	orrs	r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	621a      	str	r2, [r3, #32]
}
 8001f66:	bf00      	nop
 8001f68:	371c      	adds	r7, #28
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
	...

08001f74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d101      	bne.n	8001f8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001f88:	2302      	movs	r3, #2
 8001f8a:	e050      	b.n	800202e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2202      	movs	r2, #2
 8001f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a1c      	ldr	r2, [pc, #112]	; (800203c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d018      	beq.n	8002002 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd8:	d013      	beq.n	8002002 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a18      	ldr	r2, [pc, #96]	; (8002040 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d00e      	beq.n	8002002 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a16      	ldr	r2, [pc, #88]	; (8002044 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d009      	beq.n	8002002 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a15      	ldr	r2, [pc, #84]	; (8002048 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d004      	beq.n	8002002 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a13      	ldr	r2, [pc, #76]	; (800204c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d10c      	bne.n	800201c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002008:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	4313      	orrs	r3, r2
 8002012:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	68ba      	ldr	r2, [r7, #8]
 800201a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3714      	adds	r7, #20
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	40010000 	.word	0x40010000
 8002040:	40000400 	.word	0x40000400
 8002044:	40000800 	.word	0x40000800
 8002048:	40000c00 	.word	0x40000c00
 800204c:	40014000 	.word	0x40014000

08002050 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e03f      	b.n	80020e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d106      	bne.n	800207c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7fe fcba 	bl	80009f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2224      	movs	r2, #36	; 0x24
 8002080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68da      	ldr	r2, [r3, #12]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002092:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 f829 	bl	80020ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	691a      	ldr	r2, [r3, #16]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	695a      	ldr	r2, [r3, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68da      	ldr	r2, [r3, #12]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2220      	movs	r2, #32
 80020d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2220      	movs	r2, #32
 80020dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
	...

080020ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80020ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020f0:	b0c0      	sub	sp, #256	; 0x100
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	691b      	ldr	r3, [r3, #16]
 8002100:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002108:	68d9      	ldr	r1, [r3, #12]
 800210a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	ea40 0301 	orr.w	r3, r0, r1
 8002114:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800211a:	689a      	ldr	r2, [r3, #8]
 800211c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	431a      	orrs	r2, r3
 8002124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002128:	695b      	ldr	r3, [r3, #20]
 800212a:	431a      	orrs	r2, r3
 800212c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002130:	69db      	ldr	r3, [r3, #28]
 8002132:	4313      	orrs	r3, r2
 8002134:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002144:	f021 010c 	bic.w	r1, r1, #12
 8002148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002152:	430b      	orrs	r3, r1
 8002154:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002166:	6999      	ldr	r1, [r3, #24]
 8002168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	ea40 0301 	orr.w	r3, r0, r1
 8002172:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	4b8f      	ldr	r3, [pc, #572]	; (80023b8 <UART_SetConfig+0x2cc>)
 800217c:	429a      	cmp	r2, r3
 800217e:	d005      	beq.n	800218c <UART_SetConfig+0xa0>
 8002180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	4b8d      	ldr	r3, [pc, #564]	; (80023bc <UART_SetConfig+0x2d0>)
 8002188:	429a      	cmp	r2, r3
 800218a:	d104      	bne.n	8002196 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800218c:	f7ff fd04 	bl	8001b98 <HAL_RCC_GetPCLK2Freq>
 8002190:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002194:	e003      	b.n	800219e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002196:	f7ff fceb 	bl	8001b70 <HAL_RCC_GetPCLK1Freq>
 800219a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800219e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021a2:	69db      	ldr	r3, [r3, #28]
 80021a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021a8:	f040 810c 	bne.w	80023c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80021ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021b0:	2200      	movs	r2, #0
 80021b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80021b6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80021ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80021be:	4622      	mov	r2, r4
 80021c0:	462b      	mov	r3, r5
 80021c2:	1891      	adds	r1, r2, r2
 80021c4:	65b9      	str	r1, [r7, #88]	; 0x58
 80021c6:	415b      	adcs	r3, r3
 80021c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80021ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80021ce:	4621      	mov	r1, r4
 80021d0:	eb12 0801 	adds.w	r8, r2, r1
 80021d4:	4629      	mov	r1, r5
 80021d6:	eb43 0901 	adc.w	r9, r3, r1
 80021da:	f04f 0200 	mov.w	r2, #0
 80021de:	f04f 0300 	mov.w	r3, #0
 80021e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80021e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80021ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80021ee:	4690      	mov	r8, r2
 80021f0:	4699      	mov	r9, r3
 80021f2:	4623      	mov	r3, r4
 80021f4:	eb18 0303 	adds.w	r3, r8, r3
 80021f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80021fc:	462b      	mov	r3, r5
 80021fe:	eb49 0303 	adc.w	r3, r9, r3
 8002202:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002212:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002216:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800221a:	460b      	mov	r3, r1
 800221c:	18db      	adds	r3, r3, r3
 800221e:	653b      	str	r3, [r7, #80]	; 0x50
 8002220:	4613      	mov	r3, r2
 8002222:	eb42 0303 	adc.w	r3, r2, r3
 8002226:	657b      	str	r3, [r7, #84]	; 0x54
 8002228:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800222c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002230:	f7fe f826 	bl	8000280 <__aeabi_uldivmod>
 8002234:	4602      	mov	r2, r0
 8002236:	460b      	mov	r3, r1
 8002238:	4b61      	ldr	r3, [pc, #388]	; (80023c0 <UART_SetConfig+0x2d4>)
 800223a:	fba3 2302 	umull	r2, r3, r3, r2
 800223e:	095b      	lsrs	r3, r3, #5
 8002240:	011c      	lsls	r4, r3, #4
 8002242:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002246:	2200      	movs	r2, #0
 8002248:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800224c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002250:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002254:	4642      	mov	r2, r8
 8002256:	464b      	mov	r3, r9
 8002258:	1891      	adds	r1, r2, r2
 800225a:	64b9      	str	r1, [r7, #72]	; 0x48
 800225c:	415b      	adcs	r3, r3
 800225e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002260:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002264:	4641      	mov	r1, r8
 8002266:	eb12 0a01 	adds.w	sl, r2, r1
 800226a:	4649      	mov	r1, r9
 800226c:	eb43 0b01 	adc.w	fp, r3, r1
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	f04f 0300 	mov.w	r3, #0
 8002278:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800227c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002280:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002284:	4692      	mov	sl, r2
 8002286:	469b      	mov	fp, r3
 8002288:	4643      	mov	r3, r8
 800228a:	eb1a 0303 	adds.w	r3, sl, r3
 800228e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002292:	464b      	mov	r3, r9
 8002294:	eb4b 0303 	adc.w	r3, fp, r3
 8002298:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800229c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80022a8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80022ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80022b0:	460b      	mov	r3, r1
 80022b2:	18db      	adds	r3, r3, r3
 80022b4:	643b      	str	r3, [r7, #64]	; 0x40
 80022b6:	4613      	mov	r3, r2
 80022b8:	eb42 0303 	adc.w	r3, r2, r3
 80022bc:	647b      	str	r3, [r7, #68]	; 0x44
 80022be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80022c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80022c6:	f7fd ffdb 	bl	8000280 <__aeabi_uldivmod>
 80022ca:	4602      	mov	r2, r0
 80022cc:	460b      	mov	r3, r1
 80022ce:	4611      	mov	r1, r2
 80022d0:	4b3b      	ldr	r3, [pc, #236]	; (80023c0 <UART_SetConfig+0x2d4>)
 80022d2:	fba3 2301 	umull	r2, r3, r3, r1
 80022d6:	095b      	lsrs	r3, r3, #5
 80022d8:	2264      	movs	r2, #100	; 0x64
 80022da:	fb02 f303 	mul.w	r3, r2, r3
 80022de:	1acb      	subs	r3, r1, r3
 80022e0:	00db      	lsls	r3, r3, #3
 80022e2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80022e6:	4b36      	ldr	r3, [pc, #216]	; (80023c0 <UART_SetConfig+0x2d4>)
 80022e8:	fba3 2302 	umull	r2, r3, r3, r2
 80022ec:	095b      	lsrs	r3, r3, #5
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80022f4:	441c      	add	r4, r3
 80022f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022fa:	2200      	movs	r2, #0
 80022fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002300:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002304:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002308:	4642      	mov	r2, r8
 800230a:	464b      	mov	r3, r9
 800230c:	1891      	adds	r1, r2, r2
 800230e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002310:	415b      	adcs	r3, r3
 8002312:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002314:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002318:	4641      	mov	r1, r8
 800231a:	1851      	adds	r1, r2, r1
 800231c:	6339      	str	r1, [r7, #48]	; 0x30
 800231e:	4649      	mov	r1, r9
 8002320:	414b      	adcs	r3, r1
 8002322:	637b      	str	r3, [r7, #52]	; 0x34
 8002324:	f04f 0200 	mov.w	r2, #0
 8002328:	f04f 0300 	mov.w	r3, #0
 800232c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002330:	4659      	mov	r1, fp
 8002332:	00cb      	lsls	r3, r1, #3
 8002334:	4651      	mov	r1, sl
 8002336:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800233a:	4651      	mov	r1, sl
 800233c:	00ca      	lsls	r2, r1, #3
 800233e:	4610      	mov	r0, r2
 8002340:	4619      	mov	r1, r3
 8002342:	4603      	mov	r3, r0
 8002344:	4642      	mov	r2, r8
 8002346:	189b      	adds	r3, r3, r2
 8002348:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800234c:	464b      	mov	r3, r9
 800234e:	460a      	mov	r2, r1
 8002350:	eb42 0303 	adc.w	r3, r2, r3
 8002354:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002364:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002368:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800236c:	460b      	mov	r3, r1
 800236e:	18db      	adds	r3, r3, r3
 8002370:	62bb      	str	r3, [r7, #40]	; 0x28
 8002372:	4613      	mov	r3, r2
 8002374:	eb42 0303 	adc.w	r3, r2, r3
 8002378:	62fb      	str	r3, [r7, #44]	; 0x2c
 800237a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800237e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002382:	f7fd ff7d 	bl	8000280 <__aeabi_uldivmod>
 8002386:	4602      	mov	r2, r0
 8002388:	460b      	mov	r3, r1
 800238a:	4b0d      	ldr	r3, [pc, #52]	; (80023c0 <UART_SetConfig+0x2d4>)
 800238c:	fba3 1302 	umull	r1, r3, r3, r2
 8002390:	095b      	lsrs	r3, r3, #5
 8002392:	2164      	movs	r1, #100	; 0x64
 8002394:	fb01 f303 	mul.w	r3, r1, r3
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	00db      	lsls	r3, r3, #3
 800239c:	3332      	adds	r3, #50	; 0x32
 800239e:	4a08      	ldr	r2, [pc, #32]	; (80023c0 <UART_SetConfig+0x2d4>)
 80023a0:	fba2 2303 	umull	r2, r3, r2, r3
 80023a4:	095b      	lsrs	r3, r3, #5
 80023a6:	f003 0207 	and.w	r2, r3, #7
 80023aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4422      	add	r2, r4
 80023b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80023b4:	e105      	b.n	80025c2 <UART_SetConfig+0x4d6>
 80023b6:	bf00      	nop
 80023b8:	40011000 	.word	0x40011000
 80023bc:	40011400 	.word	0x40011400
 80023c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023c8:	2200      	movs	r2, #0
 80023ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80023ce:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80023d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80023d6:	4642      	mov	r2, r8
 80023d8:	464b      	mov	r3, r9
 80023da:	1891      	adds	r1, r2, r2
 80023dc:	6239      	str	r1, [r7, #32]
 80023de:	415b      	adcs	r3, r3
 80023e0:	627b      	str	r3, [r7, #36]	; 0x24
 80023e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023e6:	4641      	mov	r1, r8
 80023e8:	1854      	adds	r4, r2, r1
 80023ea:	4649      	mov	r1, r9
 80023ec:	eb43 0501 	adc.w	r5, r3, r1
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	f04f 0300 	mov.w	r3, #0
 80023f8:	00eb      	lsls	r3, r5, #3
 80023fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023fe:	00e2      	lsls	r2, r4, #3
 8002400:	4614      	mov	r4, r2
 8002402:	461d      	mov	r5, r3
 8002404:	4643      	mov	r3, r8
 8002406:	18e3      	adds	r3, r4, r3
 8002408:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800240c:	464b      	mov	r3, r9
 800240e:	eb45 0303 	adc.w	r3, r5, r3
 8002412:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002422:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002426:	f04f 0200 	mov.w	r2, #0
 800242a:	f04f 0300 	mov.w	r3, #0
 800242e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002432:	4629      	mov	r1, r5
 8002434:	008b      	lsls	r3, r1, #2
 8002436:	4621      	mov	r1, r4
 8002438:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800243c:	4621      	mov	r1, r4
 800243e:	008a      	lsls	r2, r1, #2
 8002440:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002444:	f7fd ff1c 	bl	8000280 <__aeabi_uldivmod>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	4b60      	ldr	r3, [pc, #384]	; (80025d0 <UART_SetConfig+0x4e4>)
 800244e:	fba3 2302 	umull	r2, r3, r3, r2
 8002452:	095b      	lsrs	r3, r3, #5
 8002454:	011c      	lsls	r4, r3, #4
 8002456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800245a:	2200      	movs	r2, #0
 800245c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002460:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002464:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002468:	4642      	mov	r2, r8
 800246a:	464b      	mov	r3, r9
 800246c:	1891      	adds	r1, r2, r2
 800246e:	61b9      	str	r1, [r7, #24]
 8002470:	415b      	adcs	r3, r3
 8002472:	61fb      	str	r3, [r7, #28]
 8002474:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002478:	4641      	mov	r1, r8
 800247a:	1851      	adds	r1, r2, r1
 800247c:	6139      	str	r1, [r7, #16]
 800247e:	4649      	mov	r1, r9
 8002480:	414b      	adcs	r3, r1
 8002482:	617b      	str	r3, [r7, #20]
 8002484:	f04f 0200 	mov.w	r2, #0
 8002488:	f04f 0300 	mov.w	r3, #0
 800248c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002490:	4659      	mov	r1, fp
 8002492:	00cb      	lsls	r3, r1, #3
 8002494:	4651      	mov	r1, sl
 8002496:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800249a:	4651      	mov	r1, sl
 800249c:	00ca      	lsls	r2, r1, #3
 800249e:	4610      	mov	r0, r2
 80024a0:	4619      	mov	r1, r3
 80024a2:	4603      	mov	r3, r0
 80024a4:	4642      	mov	r2, r8
 80024a6:	189b      	adds	r3, r3, r2
 80024a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80024ac:	464b      	mov	r3, r9
 80024ae:	460a      	mov	r2, r1
 80024b0:	eb42 0303 	adc.w	r3, r2, r3
 80024b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80024b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80024c2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80024c4:	f04f 0200 	mov.w	r2, #0
 80024c8:	f04f 0300 	mov.w	r3, #0
 80024cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80024d0:	4649      	mov	r1, r9
 80024d2:	008b      	lsls	r3, r1, #2
 80024d4:	4641      	mov	r1, r8
 80024d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024da:	4641      	mov	r1, r8
 80024dc:	008a      	lsls	r2, r1, #2
 80024de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80024e2:	f7fd fecd 	bl	8000280 <__aeabi_uldivmod>
 80024e6:	4602      	mov	r2, r0
 80024e8:	460b      	mov	r3, r1
 80024ea:	4b39      	ldr	r3, [pc, #228]	; (80025d0 <UART_SetConfig+0x4e4>)
 80024ec:	fba3 1302 	umull	r1, r3, r3, r2
 80024f0:	095b      	lsrs	r3, r3, #5
 80024f2:	2164      	movs	r1, #100	; 0x64
 80024f4:	fb01 f303 	mul.w	r3, r1, r3
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	011b      	lsls	r3, r3, #4
 80024fc:	3332      	adds	r3, #50	; 0x32
 80024fe:	4a34      	ldr	r2, [pc, #208]	; (80025d0 <UART_SetConfig+0x4e4>)
 8002500:	fba2 2303 	umull	r2, r3, r2, r3
 8002504:	095b      	lsrs	r3, r3, #5
 8002506:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800250a:	441c      	add	r4, r3
 800250c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002510:	2200      	movs	r2, #0
 8002512:	673b      	str	r3, [r7, #112]	; 0x70
 8002514:	677a      	str	r2, [r7, #116]	; 0x74
 8002516:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800251a:	4642      	mov	r2, r8
 800251c:	464b      	mov	r3, r9
 800251e:	1891      	adds	r1, r2, r2
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	415b      	adcs	r3, r3
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800252a:	4641      	mov	r1, r8
 800252c:	1851      	adds	r1, r2, r1
 800252e:	6039      	str	r1, [r7, #0]
 8002530:	4649      	mov	r1, r9
 8002532:	414b      	adcs	r3, r1
 8002534:	607b      	str	r3, [r7, #4]
 8002536:	f04f 0200 	mov.w	r2, #0
 800253a:	f04f 0300 	mov.w	r3, #0
 800253e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002542:	4659      	mov	r1, fp
 8002544:	00cb      	lsls	r3, r1, #3
 8002546:	4651      	mov	r1, sl
 8002548:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800254c:	4651      	mov	r1, sl
 800254e:	00ca      	lsls	r2, r1, #3
 8002550:	4610      	mov	r0, r2
 8002552:	4619      	mov	r1, r3
 8002554:	4603      	mov	r3, r0
 8002556:	4642      	mov	r2, r8
 8002558:	189b      	adds	r3, r3, r2
 800255a:	66bb      	str	r3, [r7, #104]	; 0x68
 800255c:	464b      	mov	r3, r9
 800255e:	460a      	mov	r2, r1
 8002560:	eb42 0303 	adc.w	r3, r2, r3
 8002564:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	663b      	str	r3, [r7, #96]	; 0x60
 8002570:	667a      	str	r2, [r7, #100]	; 0x64
 8002572:	f04f 0200 	mov.w	r2, #0
 8002576:	f04f 0300 	mov.w	r3, #0
 800257a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800257e:	4649      	mov	r1, r9
 8002580:	008b      	lsls	r3, r1, #2
 8002582:	4641      	mov	r1, r8
 8002584:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002588:	4641      	mov	r1, r8
 800258a:	008a      	lsls	r2, r1, #2
 800258c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002590:	f7fd fe76 	bl	8000280 <__aeabi_uldivmod>
 8002594:	4602      	mov	r2, r0
 8002596:	460b      	mov	r3, r1
 8002598:	4b0d      	ldr	r3, [pc, #52]	; (80025d0 <UART_SetConfig+0x4e4>)
 800259a:	fba3 1302 	umull	r1, r3, r3, r2
 800259e:	095b      	lsrs	r3, r3, #5
 80025a0:	2164      	movs	r1, #100	; 0x64
 80025a2:	fb01 f303 	mul.w	r3, r1, r3
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	011b      	lsls	r3, r3, #4
 80025aa:	3332      	adds	r3, #50	; 0x32
 80025ac:	4a08      	ldr	r2, [pc, #32]	; (80025d0 <UART_SetConfig+0x4e4>)
 80025ae:	fba2 2303 	umull	r2, r3, r2, r3
 80025b2:	095b      	lsrs	r3, r3, #5
 80025b4:	f003 020f 	and.w	r2, r3, #15
 80025b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4422      	add	r2, r4
 80025c0:	609a      	str	r2, [r3, #8]
}
 80025c2:	bf00      	nop
 80025c4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80025c8:	46bd      	mov	sp, r7
 80025ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025ce:	bf00      	nop
 80025d0:	51eb851f 	.word	0x51eb851f

080025d4 <__errno>:
 80025d4:	4b01      	ldr	r3, [pc, #4]	; (80025dc <__errno+0x8>)
 80025d6:	6818      	ldr	r0, [r3, #0]
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	2000000c 	.word	0x2000000c

080025e0 <__libc_init_array>:
 80025e0:	b570      	push	{r4, r5, r6, lr}
 80025e2:	4d0d      	ldr	r5, [pc, #52]	; (8002618 <__libc_init_array+0x38>)
 80025e4:	4c0d      	ldr	r4, [pc, #52]	; (800261c <__libc_init_array+0x3c>)
 80025e6:	1b64      	subs	r4, r4, r5
 80025e8:	10a4      	asrs	r4, r4, #2
 80025ea:	2600      	movs	r6, #0
 80025ec:	42a6      	cmp	r6, r4
 80025ee:	d109      	bne.n	8002604 <__libc_init_array+0x24>
 80025f0:	4d0b      	ldr	r5, [pc, #44]	; (8002620 <__libc_init_array+0x40>)
 80025f2:	4c0c      	ldr	r4, [pc, #48]	; (8002624 <__libc_init_array+0x44>)
 80025f4:	f000 ffae 	bl	8003554 <_init>
 80025f8:	1b64      	subs	r4, r4, r5
 80025fa:	10a4      	asrs	r4, r4, #2
 80025fc:	2600      	movs	r6, #0
 80025fe:	42a6      	cmp	r6, r4
 8002600:	d105      	bne.n	800260e <__libc_init_array+0x2e>
 8002602:	bd70      	pop	{r4, r5, r6, pc}
 8002604:	f855 3b04 	ldr.w	r3, [r5], #4
 8002608:	4798      	blx	r3
 800260a:	3601      	adds	r6, #1
 800260c:	e7ee      	b.n	80025ec <__libc_init_array+0xc>
 800260e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002612:	4798      	blx	r3
 8002614:	3601      	adds	r6, #1
 8002616:	e7f2      	b.n	80025fe <__libc_init_array+0x1e>
 8002618:	08003634 	.word	0x08003634
 800261c:	08003634 	.word	0x08003634
 8002620:	08003634 	.word	0x08003634
 8002624:	08003638 	.word	0x08003638

08002628 <memset>:
 8002628:	4402      	add	r2, r0
 800262a:	4603      	mov	r3, r0
 800262c:	4293      	cmp	r3, r2
 800262e:	d100      	bne.n	8002632 <memset+0xa>
 8002630:	4770      	bx	lr
 8002632:	f803 1b01 	strb.w	r1, [r3], #1
 8002636:	e7f9      	b.n	800262c <memset+0x4>

08002638 <iprintf>:
 8002638:	b40f      	push	{r0, r1, r2, r3}
 800263a:	4b0a      	ldr	r3, [pc, #40]	; (8002664 <iprintf+0x2c>)
 800263c:	b513      	push	{r0, r1, r4, lr}
 800263e:	681c      	ldr	r4, [r3, #0]
 8002640:	b124      	cbz	r4, 800264c <iprintf+0x14>
 8002642:	69a3      	ldr	r3, [r4, #24]
 8002644:	b913      	cbnz	r3, 800264c <iprintf+0x14>
 8002646:	4620      	mov	r0, r4
 8002648:	f000 f866 	bl	8002718 <__sinit>
 800264c:	ab05      	add	r3, sp, #20
 800264e:	9a04      	ldr	r2, [sp, #16]
 8002650:	68a1      	ldr	r1, [r4, #8]
 8002652:	9301      	str	r3, [sp, #4]
 8002654:	4620      	mov	r0, r4
 8002656:	f000 f9bd 	bl	80029d4 <_vfiprintf_r>
 800265a:	b002      	add	sp, #8
 800265c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002660:	b004      	add	sp, #16
 8002662:	4770      	bx	lr
 8002664:	2000000c 	.word	0x2000000c

08002668 <std>:
 8002668:	2300      	movs	r3, #0
 800266a:	b510      	push	{r4, lr}
 800266c:	4604      	mov	r4, r0
 800266e:	e9c0 3300 	strd	r3, r3, [r0]
 8002672:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002676:	6083      	str	r3, [r0, #8]
 8002678:	8181      	strh	r1, [r0, #12]
 800267a:	6643      	str	r3, [r0, #100]	; 0x64
 800267c:	81c2      	strh	r2, [r0, #14]
 800267e:	6183      	str	r3, [r0, #24]
 8002680:	4619      	mov	r1, r3
 8002682:	2208      	movs	r2, #8
 8002684:	305c      	adds	r0, #92	; 0x5c
 8002686:	f7ff ffcf 	bl	8002628 <memset>
 800268a:	4b05      	ldr	r3, [pc, #20]	; (80026a0 <std+0x38>)
 800268c:	6263      	str	r3, [r4, #36]	; 0x24
 800268e:	4b05      	ldr	r3, [pc, #20]	; (80026a4 <std+0x3c>)
 8002690:	62a3      	str	r3, [r4, #40]	; 0x28
 8002692:	4b05      	ldr	r3, [pc, #20]	; (80026a8 <std+0x40>)
 8002694:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002696:	4b05      	ldr	r3, [pc, #20]	; (80026ac <std+0x44>)
 8002698:	6224      	str	r4, [r4, #32]
 800269a:	6323      	str	r3, [r4, #48]	; 0x30
 800269c:	bd10      	pop	{r4, pc}
 800269e:	bf00      	nop
 80026a0:	08002f7d 	.word	0x08002f7d
 80026a4:	08002f9f 	.word	0x08002f9f
 80026a8:	08002fd7 	.word	0x08002fd7
 80026ac:	08002ffb 	.word	0x08002ffb

080026b0 <_cleanup_r>:
 80026b0:	4901      	ldr	r1, [pc, #4]	; (80026b8 <_cleanup_r+0x8>)
 80026b2:	f000 b8af 	b.w	8002814 <_fwalk_reent>
 80026b6:	bf00      	nop
 80026b8:	080032d5 	.word	0x080032d5

080026bc <__sfmoreglue>:
 80026bc:	b570      	push	{r4, r5, r6, lr}
 80026be:	2268      	movs	r2, #104	; 0x68
 80026c0:	1e4d      	subs	r5, r1, #1
 80026c2:	4355      	muls	r5, r2
 80026c4:	460e      	mov	r6, r1
 80026c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80026ca:	f000 f8e5 	bl	8002898 <_malloc_r>
 80026ce:	4604      	mov	r4, r0
 80026d0:	b140      	cbz	r0, 80026e4 <__sfmoreglue+0x28>
 80026d2:	2100      	movs	r1, #0
 80026d4:	e9c0 1600 	strd	r1, r6, [r0]
 80026d8:	300c      	adds	r0, #12
 80026da:	60a0      	str	r0, [r4, #8]
 80026dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80026e0:	f7ff ffa2 	bl	8002628 <memset>
 80026e4:	4620      	mov	r0, r4
 80026e6:	bd70      	pop	{r4, r5, r6, pc}

080026e8 <__sfp_lock_acquire>:
 80026e8:	4801      	ldr	r0, [pc, #4]	; (80026f0 <__sfp_lock_acquire+0x8>)
 80026ea:	f000 b8b3 	b.w	8002854 <__retarget_lock_acquire_recursive>
 80026ee:	bf00      	nop
 80026f0:	20000125 	.word	0x20000125

080026f4 <__sfp_lock_release>:
 80026f4:	4801      	ldr	r0, [pc, #4]	; (80026fc <__sfp_lock_release+0x8>)
 80026f6:	f000 b8ae 	b.w	8002856 <__retarget_lock_release_recursive>
 80026fa:	bf00      	nop
 80026fc:	20000125 	.word	0x20000125

08002700 <__sinit_lock_acquire>:
 8002700:	4801      	ldr	r0, [pc, #4]	; (8002708 <__sinit_lock_acquire+0x8>)
 8002702:	f000 b8a7 	b.w	8002854 <__retarget_lock_acquire_recursive>
 8002706:	bf00      	nop
 8002708:	20000126 	.word	0x20000126

0800270c <__sinit_lock_release>:
 800270c:	4801      	ldr	r0, [pc, #4]	; (8002714 <__sinit_lock_release+0x8>)
 800270e:	f000 b8a2 	b.w	8002856 <__retarget_lock_release_recursive>
 8002712:	bf00      	nop
 8002714:	20000126 	.word	0x20000126

08002718 <__sinit>:
 8002718:	b510      	push	{r4, lr}
 800271a:	4604      	mov	r4, r0
 800271c:	f7ff fff0 	bl	8002700 <__sinit_lock_acquire>
 8002720:	69a3      	ldr	r3, [r4, #24]
 8002722:	b11b      	cbz	r3, 800272c <__sinit+0x14>
 8002724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002728:	f7ff bff0 	b.w	800270c <__sinit_lock_release>
 800272c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002730:	6523      	str	r3, [r4, #80]	; 0x50
 8002732:	4b13      	ldr	r3, [pc, #76]	; (8002780 <__sinit+0x68>)
 8002734:	4a13      	ldr	r2, [pc, #76]	; (8002784 <__sinit+0x6c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	62a2      	str	r2, [r4, #40]	; 0x28
 800273a:	42a3      	cmp	r3, r4
 800273c:	bf04      	itt	eq
 800273e:	2301      	moveq	r3, #1
 8002740:	61a3      	streq	r3, [r4, #24]
 8002742:	4620      	mov	r0, r4
 8002744:	f000 f820 	bl	8002788 <__sfp>
 8002748:	6060      	str	r0, [r4, #4]
 800274a:	4620      	mov	r0, r4
 800274c:	f000 f81c 	bl	8002788 <__sfp>
 8002750:	60a0      	str	r0, [r4, #8]
 8002752:	4620      	mov	r0, r4
 8002754:	f000 f818 	bl	8002788 <__sfp>
 8002758:	2200      	movs	r2, #0
 800275a:	60e0      	str	r0, [r4, #12]
 800275c:	2104      	movs	r1, #4
 800275e:	6860      	ldr	r0, [r4, #4]
 8002760:	f7ff ff82 	bl	8002668 <std>
 8002764:	68a0      	ldr	r0, [r4, #8]
 8002766:	2201      	movs	r2, #1
 8002768:	2109      	movs	r1, #9
 800276a:	f7ff ff7d 	bl	8002668 <std>
 800276e:	68e0      	ldr	r0, [r4, #12]
 8002770:	2202      	movs	r2, #2
 8002772:	2112      	movs	r1, #18
 8002774:	f7ff ff78 	bl	8002668 <std>
 8002778:	2301      	movs	r3, #1
 800277a:	61a3      	str	r3, [r4, #24]
 800277c:	e7d2      	b.n	8002724 <__sinit+0xc>
 800277e:	bf00      	nop
 8002780:	08003594 	.word	0x08003594
 8002784:	080026b1 	.word	0x080026b1

08002788 <__sfp>:
 8002788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800278a:	4607      	mov	r7, r0
 800278c:	f7ff ffac 	bl	80026e8 <__sfp_lock_acquire>
 8002790:	4b1e      	ldr	r3, [pc, #120]	; (800280c <__sfp+0x84>)
 8002792:	681e      	ldr	r6, [r3, #0]
 8002794:	69b3      	ldr	r3, [r6, #24]
 8002796:	b913      	cbnz	r3, 800279e <__sfp+0x16>
 8002798:	4630      	mov	r0, r6
 800279a:	f7ff ffbd 	bl	8002718 <__sinit>
 800279e:	3648      	adds	r6, #72	; 0x48
 80027a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80027a4:	3b01      	subs	r3, #1
 80027a6:	d503      	bpl.n	80027b0 <__sfp+0x28>
 80027a8:	6833      	ldr	r3, [r6, #0]
 80027aa:	b30b      	cbz	r3, 80027f0 <__sfp+0x68>
 80027ac:	6836      	ldr	r6, [r6, #0]
 80027ae:	e7f7      	b.n	80027a0 <__sfp+0x18>
 80027b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80027b4:	b9d5      	cbnz	r5, 80027ec <__sfp+0x64>
 80027b6:	4b16      	ldr	r3, [pc, #88]	; (8002810 <__sfp+0x88>)
 80027b8:	60e3      	str	r3, [r4, #12]
 80027ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80027be:	6665      	str	r5, [r4, #100]	; 0x64
 80027c0:	f000 f847 	bl	8002852 <__retarget_lock_init_recursive>
 80027c4:	f7ff ff96 	bl	80026f4 <__sfp_lock_release>
 80027c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80027cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80027d0:	6025      	str	r5, [r4, #0]
 80027d2:	61a5      	str	r5, [r4, #24]
 80027d4:	2208      	movs	r2, #8
 80027d6:	4629      	mov	r1, r5
 80027d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80027dc:	f7ff ff24 	bl	8002628 <memset>
 80027e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80027e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80027e8:	4620      	mov	r0, r4
 80027ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027ec:	3468      	adds	r4, #104	; 0x68
 80027ee:	e7d9      	b.n	80027a4 <__sfp+0x1c>
 80027f0:	2104      	movs	r1, #4
 80027f2:	4638      	mov	r0, r7
 80027f4:	f7ff ff62 	bl	80026bc <__sfmoreglue>
 80027f8:	4604      	mov	r4, r0
 80027fa:	6030      	str	r0, [r6, #0]
 80027fc:	2800      	cmp	r0, #0
 80027fe:	d1d5      	bne.n	80027ac <__sfp+0x24>
 8002800:	f7ff ff78 	bl	80026f4 <__sfp_lock_release>
 8002804:	230c      	movs	r3, #12
 8002806:	603b      	str	r3, [r7, #0]
 8002808:	e7ee      	b.n	80027e8 <__sfp+0x60>
 800280a:	bf00      	nop
 800280c:	08003594 	.word	0x08003594
 8002810:	ffff0001 	.word	0xffff0001

08002814 <_fwalk_reent>:
 8002814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002818:	4606      	mov	r6, r0
 800281a:	4688      	mov	r8, r1
 800281c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002820:	2700      	movs	r7, #0
 8002822:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002826:	f1b9 0901 	subs.w	r9, r9, #1
 800282a:	d505      	bpl.n	8002838 <_fwalk_reent+0x24>
 800282c:	6824      	ldr	r4, [r4, #0]
 800282e:	2c00      	cmp	r4, #0
 8002830:	d1f7      	bne.n	8002822 <_fwalk_reent+0xe>
 8002832:	4638      	mov	r0, r7
 8002834:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002838:	89ab      	ldrh	r3, [r5, #12]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d907      	bls.n	800284e <_fwalk_reent+0x3a>
 800283e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002842:	3301      	adds	r3, #1
 8002844:	d003      	beq.n	800284e <_fwalk_reent+0x3a>
 8002846:	4629      	mov	r1, r5
 8002848:	4630      	mov	r0, r6
 800284a:	47c0      	blx	r8
 800284c:	4307      	orrs	r7, r0
 800284e:	3568      	adds	r5, #104	; 0x68
 8002850:	e7e9      	b.n	8002826 <_fwalk_reent+0x12>

08002852 <__retarget_lock_init_recursive>:
 8002852:	4770      	bx	lr

08002854 <__retarget_lock_acquire_recursive>:
 8002854:	4770      	bx	lr

08002856 <__retarget_lock_release_recursive>:
 8002856:	4770      	bx	lr

08002858 <sbrk_aligned>:
 8002858:	b570      	push	{r4, r5, r6, lr}
 800285a:	4e0e      	ldr	r6, [pc, #56]	; (8002894 <sbrk_aligned+0x3c>)
 800285c:	460c      	mov	r4, r1
 800285e:	6831      	ldr	r1, [r6, #0]
 8002860:	4605      	mov	r5, r0
 8002862:	b911      	cbnz	r1, 800286a <sbrk_aligned+0x12>
 8002864:	f000 fb7a 	bl	8002f5c <_sbrk_r>
 8002868:	6030      	str	r0, [r6, #0]
 800286a:	4621      	mov	r1, r4
 800286c:	4628      	mov	r0, r5
 800286e:	f000 fb75 	bl	8002f5c <_sbrk_r>
 8002872:	1c43      	adds	r3, r0, #1
 8002874:	d00a      	beq.n	800288c <sbrk_aligned+0x34>
 8002876:	1cc4      	adds	r4, r0, #3
 8002878:	f024 0403 	bic.w	r4, r4, #3
 800287c:	42a0      	cmp	r0, r4
 800287e:	d007      	beq.n	8002890 <sbrk_aligned+0x38>
 8002880:	1a21      	subs	r1, r4, r0
 8002882:	4628      	mov	r0, r5
 8002884:	f000 fb6a 	bl	8002f5c <_sbrk_r>
 8002888:	3001      	adds	r0, #1
 800288a:	d101      	bne.n	8002890 <sbrk_aligned+0x38>
 800288c:	f04f 34ff 	mov.w	r4, #4294967295
 8002890:	4620      	mov	r0, r4
 8002892:	bd70      	pop	{r4, r5, r6, pc}
 8002894:	2000012c 	.word	0x2000012c

08002898 <_malloc_r>:
 8002898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800289c:	1ccd      	adds	r5, r1, #3
 800289e:	f025 0503 	bic.w	r5, r5, #3
 80028a2:	3508      	adds	r5, #8
 80028a4:	2d0c      	cmp	r5, #12
 80028a6:	bf38      	it	cc
 80028a8:	250c      	movcc	r5, #12
 80028aa:	2d00      	cmp	r5, #0
 80028ac:	4607      	mov	r7, r0
 80028ae:	db01      	blt.n	80028b4 <_malloc_r+0x1c>
 80028b0:	42a9      	cmp	r1, r5
 80028b2:	d905      	bls.n	80028c0 <_malloc_r+0x28>
 80028b4:	230c      	movs	r3, #12
 80028b6:	603b      	str	r3, [r7, #0]
 80028b8:	2600      	movs	r6, #0
 80028ba:	4630      	mov	r0, r6
 80028bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028c0:	4e2e      	ldr	r6, [pc, #184]	; (800297c <_malloc_r+0xe4>)
 80028c2:	f000 fdbb 	bl	800343c <__malloc_lock>
 80028c6:	6833      	ldr	r3, [r6, #0]
 80028c8:	461c      	mov	r4, r3
 80028ca:	bb34      	cbnz	r4, 800291a <_malloc_r+0x82>
 80028cc:	4629      	mov	r1, r5
 80028ce:	4638      	mov	r0, r7
 80028d0:	f7ff ffc2 	bl	8002858 <sbrk_aligned>
 80028d4:	1c43      	adds	r3, r0, #1
 80028d6:	4604      	mov	r4, r0
 80028d8:	d14d      	bne.n	8002976 <_malloc_r+0xde>
 80028da:	6834      	ldr	r4, [r6, #0]
 80028dc:	4626      	mov	r6, r4
 80028de:	2e00      	cmp	r6, #0
 80028e0:	d140      	bne.n	8002964 <_malloc_r+0xcc>
 80028e2:	6823      	ldr	r3, [r4, #0]
 80028e4:	4631      	mov	r1, r6
 80028e6:	4638      	mov	r0, r7
 80028e8:	eb04 0803 	add.w	r8, r4, r3
 80028ec:	f000 fb36 	bl	8002f5c <_sbrk_r>
 80028f0:	4580      	cmp	r8, r0
 80028f2:	d13a      	bne.n	800296a <_malloc_r+0xd2>
 80028f4:	6821      	ldr	r1, [r4, #0]
 80028f6:	3503      	adds	r5, #3
 80028f8:	1a6d      	subs	r5, r5, r1
 80028fa:	f025 0503 	bic.w	r5, r5, #3
 80028fe:	3508      	adds	r5, #8
 8002900:	2d0c      	cmp	r5, #12
 8002902:	bf38      	it	cc
 8002904:	250c      	movcc	r5, #12
 8002906:	4629      	mov	r1, r5
 8002908:	4638      	mov	r0, r7
 800290a:	f7ff ffa5 	bl	8002858 <sbrk_aligned>
 800290e:	3001      	adds	r0, #1
 8002910:	d02b      	beq.n	800296a <_malloc_r+0xd2>
 8002912:	6823      	ldr	r3, [r4, #0]
 8002914:	442b      	add	r3, r5
 8002916:	6023      	str	r3, [r4, #0]
 8002918:	e00e      	b.n	8002938 <_malloc_r+0xa0>
 800291a:	6822      	ldr	r2, [r4, #0]
 800291c:	1b52      	subs	r2, r2, r5
 800291e:	d41e      	bmi.n	800295e <_malloc_r+0xc6>
 8002920:	2a0b      	cmp	r2, #11
 8002922:	d916      	bls.n	8002952 <_malloc_r+0xba>
 8002924:	1961      	adds	r1, r4, r5
 8002926:	42a3      	cmp	r3, r4
 8002928:	6025      	str	r5, [r4, #0]
 800292a:	bf18      	it	ne
 800292c:	6059      	strne	r1, [r3, #4]
 800292e:	6863      	ldr	r3, [r4, #4]
 8002930:	bf08      	it	eq
 8002932:	6031      	streq	r1, [r6, #0]
 8002934:	5162      	str	r2, [r4, r5]
 8002936:	604b      	str	r3, [r1, #4]
 8002938:	4638      	mov	r0, r7
 800293a:	f104 060b 	add.w	r6, r4, #11
 800293e:	f000 fd83 	bl	8003448 <__malloc_unlock>
 8002942:	f026 0607 	bic.w	r6, r6, #7
 8002946:	1d23      	adds	r3, r4, #4
 8002948:	1af2      	subs	r2, r6, r3
 800294a:	d0b6      	beq.n	80028ba <_malloc_r+0x22>
 800294c:	1b9b      	subs	r3, r3, r6
 800294e:	50a3      	str	r3, [r4, r2]
 8002950:	e7b3      	b.n	80028ba <_malloc_r+0x22>
 8002952:	6862      	ldr	r2, [r4, #4]
 8002954:	42a3      	cmp	r3, r4
 8002956:	bf0c      	ite	eq
 8002958:	6032      	streq	r2, [r6, #0]
 800295a:	605a      	strne	r2, [r3, #4]
 800295c:	e7ec      	b.n	8002938 <_malloc_r+0xa0>
 800295e:	4623      	mov	r3, r4
 8002960:	6864      	ldr	r4, [r4, #4]
 8002962:	e7b2      	b.n	80028ca <_malloc_r+0x32>
 8002964:	4634      	mov	r4, r6
 8002966:	6876      	ldr	r6, [r6, #4]
 8002968:	e7b9      	b.n	80028de <_malloc_r+0x46>
 800296a:	230c      	movs	r3, #12
 800296c:	603b      	str	r3, [r7, #0]
 800296e:	4638      	mov	r0, r7
 8002970:	f000 fd6a 	bl	8003448 <__malloc_unlock>
 8002974:	e7a1      	b.n	80028ba <_malloc_r+0x22>
 8002976:	6025      	str	r5, [r4, #0]
 8002978:	e7de      	b.n	8002938 <_malloc_r+0xa0>
 800297a:	bf00      	nop
 800297c:	20000128 	.word	0x20000128

08002980 <__sfputc_r>:
 8002980:	6893      	ldr	r3, [r2, #8]
 8002982:	3b01      	subs	r3, #1
 8002984:	2b00      	cmp	r3, #0
 8002986:	b410      	push	{r4}
 8002988:	6093      	str	r3, [r2, #8]
 800298a:	da08      	bge.n	800299e <__sfputc_r+0x1e>
 800298c:	6994      	ldr	r4, [r2, #24]
 800298e:	42a3      	cmp	r3, r4
 8002990:	db01      	blt.n	8002996 <__sfputc_r+0x16>
 8002992:	290a      	cmp	r1, #10
 8002994:	d103      	bne.n	800299e <__sfputc_r+0x1e>
 8002996:	f85d 4b04 	ldr.w	r4, [sp], #4
 800299a:	f000 bb33 	b.w	8003004 <__swbuf_r>
 800299e:	6813      	ldr	r3, [r2, #0]
 80029a0:	1c58      	adds	r0, r3, #1
 80029a2:	6010      	str	r0, [r2, #0]
 80029a4:	7019      	strb	r1, [r3, #0]
 80029a6:	4608      	mov	r0, r1
 80029a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <__sfputs_r>:
 80029ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029b0:	4606      	mov	r6, r0
 80029b2:	460f      	mov	r7, r1
 80029b4:	4614      	mov	r4, r2
 80029b6:	18d5      	adds	r5, r2, r3
 80029b8:	42ac      	cmp	r4, r5
 80029ba:	d101      	bne.n	80029c0 <__sfputs_r+0x12>
 80029bc:	2000      	movs	r0, #0
 80029be:	e007      	b.n	80029d0 <__sfputs_r+0x22>
 80029c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029c4:	463a      	mov	r2, r7
 80029c6:	4630      	mov	r0, r6
 80029c8:	f7ff ffda 	bl	8002980 <__sfputc_r>
 80029cc:	1c43      	adds	r3, r0, #1
 80029ce:	d1f3      	bne.n	80029b8 <__sfputs_r+0xa>
 80029d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080029d4 <_vfiprintf_r>:
 80029d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029d8:	460d      	mov	r5, r1
 80029da:	b09d      	sub	sp, #116	; 0x74
 80029dc:	4614      	mov	r4, r2
 80029de:	4698      	mov	r8, r3
 80029e0:	4606      	mov	r6, r0
 80029e2:	b118      	cbz	r0, 80029ec <_vfiprintf_r+0x18>
 80029e4:	6983      	ldr	r3, [r0, #24]
 80029e6:	b90b      	cbnz	r3, 80029ec <_vfiprintf_r+0x18>
 80029e8:	f7ff fe96 	bl	8002718 <__sinit>
 80029ec:	4b89      	ldr	r3, [pc, #548]	; (8002c14 <_vfiprintf_r+0x240>)
 80029ee:	429d      	cmp	r5, r3
 80029f0:	d11b      	bne.n	8002a2a <_vfiprintf_r+0x56>
 80029f2:	6875      	ldr	r5, [r6, #4]
 80029f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80029f6:	07d9      	lsls	r1, r3, #31
 80029f8:	d405      	bmi.n	8002a06 <_vfiprintf_r+0x32>
 80029fa:	89ab      	ldrh	r3, [r5, #12]
 80029fc:	059a      	lsls	r2, r3, #22
 80029fe:	d402      	bmi.n	8002a06 <_vfiprintf_r+0x32>
 8002a00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002a02:	f7ff ff27 	bl	8002854 <__retarget_lock_acquire_recursive>
 8002a06:	89ab      	ldrh	r3, [r5, #12]
 8002a08:	071b      	lsls	r3, r3, #28
 8002a0a:	d501      	bpl.n	8002a10 <_vfiprintf_r+0x3c>
 8002a0c:	692b      	ldr	r3, [r5, #16]
 8002a0e:	b9eb      	cbnz	r3, 8002a4c <_vfiprintf_r+0x78>
 8002a10:	4629      	mov	r1, r5
 8002a12:	4630      	mov	r0, r6
 8002a14:	f000 fb5a 	bl	80030cc <__swsetup_r>
 8002a18:	b1c0      	cbz	r0, 8002a4c <_vfiprintf_r+0x78>
 8002a1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002a1c:	07dc      	lsls	r4, r3, #31
 8002a1e:	d50e      	bpl.n	8002a3e <_vfiprintf_r+0x6a>
 8002a20:	f04f 30ff 	mov.w	r0, #4294967295
 8002a24:	b01d      	add	sp, #116	; 0x74
 8002a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a2a:	4b7b      	ldr	r3, [pc, #492]	; (8002c18 <_vfiprintf_r+0x244>)
 8002a2c:	429d      	cmp	r5, r3
 8002a2e:	d101      	bne.n	8002a34 <_vfiprintf_r+0x60>
 8002a30:	68b5      	ldr	r5, [r6, #8]
 8002a32:	e7df      	b.n	80029f4 <_vfiprintf_r+0x20>
 8002a34:	4b79      	ldr	r3, [pc, #484]	; (8002c1c <_vfiprintf_r+0x248>)
 8002a36:	429d      	cmp	r5, r3
 8002a38:	bf08      	it	eq
 8002a3a:	68f5      	ldreq	r5, [r6, #12]
 8002a3c:	e7da      	b.n	80029f4 <_vfiprintf_r+0x20>
 8002a3e:	89ab      	ldrh	r3, [r5, #12]
 8002a40:	0598      	lsls	r0, r3, #22
 8002a42:	d4ed      	bmi.n	8002a20 <_vfiprintf_r+0x4c>
 8002a44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002a46:	f7ff ff06 	bl	8002856 <__retarget_lock_release_recursive>
 8002a4a:	e7e9      	b.n	8002a20 <_vfiprintf_r+0x4c>
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	9309      	str	r3, [sp, #36]	; 0x24
 8002a50:	2320      	movs	r3, #32
 8002a52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a56:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a5a:	2330      	movs	r3, #48	; 0x30
 8002a5c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002c20 <_vfiprintf_r+0x24c>
 8002a60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a64:	f04f 0901 	mov.w	r9, #1
 8002a68:	4623      	mov	r3, r4
 8002a6a:	469a      	mov	sl, r3
 8002a6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a70:	b10a      	cbz	r2, 8002a76 <_vfiprintf_r+0xa2>
 8002a72:	2a25      	cmp	r2, #37	; 0x25
 8002a74:	d1f9      	bne.n	8002a6a <_vfiprintf_r+0x96>
 8002a76:	ebba 0b04 	subs.w	fp, sl, r4
 8002a7a:	d00b      	beq.n	8002a94 <_vfiprintf_r+0xc0>
 8002a7c:	465b      	mov	r3, fp
 8002a7e:	4622      	mov	r2, r4
 8002a80:	4629      	mov	r1, r5
 8002a82:	4630      	mov	r0, r6
 8002a84:	f7ff ff93 	bl	80029ae <__sfputs_r>
 8002a88:	3001      	adds	r0, #1
 8002a8a:	f000 80aa 	beq.w	8002be2 <_vfiprintf_r+0x20e>
 8002a8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002a90:	445a      	add	r2, fp
 8002a92:	9209      	str	r2, [sp, #36]	; 0x24
 8002a94:	f89a 3000 	ldrb.w	r3, [sl]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 80a2 	beq.w	8002be2 <_vfiprintf_r+0x20e>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002aa8:	f10a 0a01 	add.w	sl, sl, #1
 8002aac:	9304      	str	r3, [sp, #16]
 8002aae:	9307      	str	r3, [sp, #28]
 8002ab0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ab4:	931a      	str	r3, [sp, #104]	; 0x68
 8002ab6:	4654      	mov	r4, sl
 8002ab8:	2205      	movs	r2, #5
 8002aba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002abe:	4858      	ldr	r0, [pc, #352]	; (8002c20 <_vfiprintf_r+0x24c>)
 8002ac0:	f7fd fb8e 	bl	80001e0 <memchr>
 8002ac4:	9a04      	ldr	r2, [sp, #16]
 8002ac6:	b9d8      	cbnz	r0, 8002b00 <_vfiprintf_r+0x12c>
 8002ac8:	06d1      	lsls	r1, r2, #27
 8002aca:	bf44      	itt	mi
 8002acc:	2320      	movmi	r3, #32
 8002ace:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ad2:	0713      	lsls	r3, r2, #28
 8002ad4:	bf44      	itt	mi
 8002ad6:	232b      	movmi	r3, #43	; 0x2b
 8002ad8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002adc:	f89a 3000 	ldrb.w	r3, [sl]
 8002ae0:	2b2a      	cmp	r3, #42	; 0x2a
 8002ae2:	d015      	beq.n	8002b10 <_vfiprintf_r+0x13c>
 8002ae4:	9a07      	ldr	r2, [sp, #28]
 8002ae6:	4654      	mov	r4, sl
 8002ae8:	2000      	movs	r0, #0
 8002aea:	f04f 0c0a 	mov.w	ip, #10
 8002aee:	4621      	mov	r1, r4
 8002af0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002af4:	3b30      	subs	r3, #48	; 0x30
 8002af6:	2b09      	cmp	r3, #9
 8002af8:	d94e      	bls.n	8002b98 <_vfiprintf_r+0x1c4>
 8002afa:	b1b0      	cbz	r0, 8002b2a <_vfiprintf_r+0x156>
 8002afc:	9207      	str	r2, [sp, #28]
 8002afe:	e014      	b.n	8002b2a <_vfiprintf_r+0x156>
 8002b00:	eba0 0308 	sub.w	r3, r0, r8
 8002b04:	fa09 f303 	lsl.w	r3, r9, r3
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	9304      	str	r3, [sp, #16]
 8002b0c:	46a2      	mov	sl, r4
 8002b0e:	e7d2      	b.n	8002ab6 <_vfiprintf_r+0xe2>
 8002b10:	9b03      	ldr	r3, [sp, #12]
 8002b12:	1d19      	adds	r1, r3, #4
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	9103      	str	r1, [sp, #12]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	bfbb      	ittet	lt
 8002b1c:	425b      	neglt	r3, r3
 8002b1e:	f042 0202 	orrlt.w	r2, r2, #2
 8002b22:	9307      	strge	r3, [sp, #28]
 8002b24:	9307      	strlt	r3, [sp, #28]
 8002b26:	bfb8      	it	lt
 8002b28:	9204      	strlt	r2, [sp, #16]
 8002b2a:	7823      	ldrb	r3, [r4, #0]
 8002b2c:	2b2e      	cmp	r3, #46	; 0x2e
 8002b2e:	d10c      	bne.n	8002b4a <_vfiprintf_r+0x176>
 8002b30:	7863      	ldrb	r3, [r4, #1]
 8002b32:	2b2a      	cmp	r3, #42	; 0x2a
 8002b34:	d135      	bne.n	8002ba2 <_vfiprintf_r+0x1ce>
 8002b36:	9b03      	ldr	r3, [sp, #12]
 8002b38:	1d1a      	adds	r2, r3, #4
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	9203      	str	r2, [sp, #12]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	bfb8      	it	lt
 8002b42:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b46:	3402      	adds	r4, #2
 8002b48:	9305      	str	r3, [sp, #20]
 8002b4a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002c30 <_vfiprintf_r+0x25c>
 8002b4e:	7821      	ldrb	r1, [r4, #0]
 8002b50:	2203      	movs	r2, #3
 8002b52:	4650      	mov	r0, sl
 8002b54:	f7fd fb44 	bl	80001e0 <memchr>
 8002b58:	b140      	cbz	r0, 8002b6c <_vfiprintf_r+0x198>
 8002b5a:	2340      	movs	r3, #64	; 0x40
 8002b5c:	eba0 000a 	sub.w	r0, r0, sl
 8002b60:	fa03 f000 	lsl.w	r0, r3, r0
 8002b64:	9b04      	ldr	r3, [sp, #16]
 8002b66:	4303      	orrs	r3, r0
 8002b68:	3401      	adds	r4, #1
 8002b6a:	9304      	str	r3, [sp, #16]
 8002b6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b70:	482c      	ldr	r0, [pc, #176]	; (8002c24 <_vfiprintf_r+0x250>)
 8002b72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b76:	2206      	movs	r2, #6
 8002b78:	f7fd fb32 	bl	80001e0 <memchr>
 8002b7c:	2800      	cmp	r0, #0
 8002b7e:	d03f      	beq.n	8002c00 <_vfiprintf_r+0x22c>
 8002b80:	4b29      	ldr	r3, [pc, #164]	; (8002c28 <_vfiprintf_r+0x254>)
 8002b82:	bb1b      	cbnz	r3, 8002bcc <_vfiprintf_r+0x1f8>
 8002b84:	9b03      	ldr	r3, [sp, #12]
 8002b86:	3307      	adds	r3, #7
 8002b88:	f023 0307 	bic.w	r3, r3, #7
 8002b8c:	3308      	adds	r3, #8
 8002b8e:	9303      	str	r3, [sp, #12]
 8002b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b92:	443b      	add	r3, r7
 8002b94:	9309      	str	r3, [sp, #36]	; 0x24
 8002b96:	e767      	b.n	8002a68 <_vfiprintf_r+0x94>
 8002b98:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b9c:	460c      	mov	r4, r1
 8002b9e:	2001      	movs	r0, #1
 8002ba0:	e7a5      	b.n	8002aee <_vfiprintf_r+0x11a>
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	3401      	adds	r4, #1
 8002ba6:	9305      	str	r3, [sp, #20]
 8002ba8:	4619      	mov	r1, r3
 8002baa:	f04f 0c0a 	mov.w	ip, #10
 8002bae:	4620      	mov	r0, r4
 8002bb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002bb4:	3a30      	subs	r2, #48	; 0x30
 8002bb6:	2a09      	cmp	r2, #9
 8002bb8:	d903      	bls.n	8002bc2 <_vfiprintf_r+0x1ee>
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0c5      	beq.n	8002b4a <_vfiprintf_r+0x176>
 8002bbe:	9105      	str	r1, [sp, #20]
 8002bc0:	e7c3      	b.n	8002b4a <_vfiprintf_r+0x176>
 8002bc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8002bc6:	4604      	mov	r4, r0
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e7f0      	b.n	8002bae <_vfiprintf_r+0x1da>
 8002bcc:	ab03      	add	r3, sp, #12
 8002bce:	9300      	str	r3, [sp, #0]
 8002bd0:	462a      	mov	r2, r5
 8002bd2:	4b16      	ldr	r3, [pc, #88]	; (8002c2c <_vfiprintf_r+0x258>)
 8002bd4:	a904      	add	r1, sp, #16
 8002bd6:	4630      	mov	r0, r6
 8002bd8:	f3af 8000 	nop.w
 8002bdc:	4607      	mov	r7, r0
 8002bde:	1c78      	adds	r0, r7, #1
 8002be0:	d1d6      	bne.n	8002b90 <_vfiprintf_r+0x1bc>
 8002be2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002be4:	07d9      	lsls	r1, r3, #31
 8002be6:	d405      	bmi.n	8002bf4 <_vfiprintf_r+0x220>
 8002be8:	89ab      	ldrh	r3, [r5, #12]
 8002bea:	059a      	lsls	r2, r3, #22
 8002bec:	d402      	bmi.n	8002bf4 <_vfiprintf_r+0x220>
 8002bee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002bf0:	f7ff fe31 	bl	8002856 <__retarget_lock_release_recursive>
 8002bf4:	89ab      	ldrh	r3, [r5, #12]
 8002bf6:	065b      	lsls	r3, r3, #25
 8002bf8:	f53f af12 	bmi.w	8002a20 <_vfiprintf_r+0x4c>
 8002bfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002bfe:	e711      	b.n	8002a24 <_vfiprintf_r+0x50>
 8002c00:	ab03      	add	r3, sp, #12
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	462a      	mov	r2, r5
 8002c06:	4b09      	ldr	r3, [pc, #36]	; (8002c2c <_vfiprintf_r+0x258>)
 8002c08:	a904      	add	r1, sp, #16
 8002c0a:	4630      	mov	r0, r6
 8002c0c:	f000 f880 	bl	8002d10 <_printf_i>
 8002c10:	e7e4      	b.n	8002bdc <_vfiprintf_r+0x208>
 8002c12:	bf00      	nop
 8002c14:	080035b8 	.word	0x080035b8
 8002c18:	080035d8 	.word	0x080035d8
 8002c1c:	08003598 	.word	0x08003598
 8002c20:	080035f8 	.word	0x080035f8
 8002c24:	08003602 	.word	0x08003602
 8002c28:	00000000 	.word	0x00000000
 8002c2c:	080029af 	.word	0x080029af
 8002c30:	080035fe 	.word	0x080035fe

08002c34 <_printf_common>:
 8002c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c38:	4616      	mov	r6, r2
 8002c3a:	4699      	mov	r9, r3
 8002c3c:	688a      	ldr	r2, [r1, #8]
 8002c3e:	690b      	ldr	r3, [r1, #16]
 8002c40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c44:	4293      	cmp	r3, r2
 8002c46:	bfb8      	it	lt
 8002c48:	4613      	movlt	r3, r2
 8002c4a:	6033      	str	r3, [r6, #0]
 8002c4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c50:	4607      	mov	r7, r0
 8002c52:	460c      	mov	r4, r1
 8002c54:	b10a      	cbz	r2, 8002c5a <_printf_common+0x26>
 8002c56:	3301      	adds	r3, #1
 8002c58:	6033      	str	r3, [r6, #0]
 8002c5a:	6823      	ldr	r3, [r4, #0]
 8002c5c:	0699      	lsls	r1, r3, #26
 8002c5e:	bf42      	ittt	mi
 8002c60:	6833      	ldrmi	r3, [r6, #0]
 8002c62:	3302      	addmi	r3, #2
 8002c64:	6033      	strmi	r3, [r6, #0]
 8002c66:	6825      	ldr	r5, [r4, #0]
 8002c68:	f015 0506 	ands.w	r5, r5, #6
 8002c6c:	d106      	bne.n	8002c7c <_printf_common+0x48>
 8002c6e:	f104 0a19 	add.w	sl, r4, #25
 8002c72:	68e3      	ldr	r3, [r4, #12]
 8002c74:	6832      	ldr	r2, [r6, #0]
 8002c76:	1a9b      	subs	r3, r3, r2
 8002c78:	42ab      	cmp	r3, r5
 8002c7a:	dc26      	bgt.n	8002cca <_printf_common+0x96>
 8002c7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002c80:	1e13      	subs	r3, r2, #0
 8002c82:	6822      	ldr	r2, [r4, #0]
 8002c84:	bf18      	it	ne
 8002c86:	2301      	movne	r3, #1
 8002c88:	0692      	lsls	r2, r2, #26
 8002c8a:	d42b      	bmi.n	8002ce4 <_printf_common+0xb0>
 8002c8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c90:	4649      	mov	r1, r9
 8002c92:	4638      	mov	r0, r7
 8002c94:	47c0      	blx	r8
 8002c96:	3001      	adds	r0, #1
 8002c98:	d01e      	beq.n	8002cd8 <_printf_common+0xa4>
 8002c9a:	6823      	ldr	r3, [r4, #0]
 8002c9c:	68e5      	ldr	r5, [r4, #12]
 8002c9e:	6832      	ldr	r2, [r6, #0]
 8002ca0:	f003 0306 	and.w	r3, r3, #6
 8002ca4:	2b04      	cmp	r3, #4
 8002ca6:	bf08      	it	eq
 8002ca8:	1aad      	subeq	r5, r5, r2
 8002caa:	68a3      	ldr	r3, [r4, #8]
 8002cac:	6922      	ldr	r2, [r4, #16]
 8002cae:	bf0c      	ite	eq
 8002cb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002cb4:	2500      	movne	r5, #0
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	bfc4      	itt	gt
 8002cba:	1a9b      	subgt	r3, r3, r2
 8002cbc:	18ed      	addgt	r5, r5, r3
 8002cbe:	2600      	movs	r6, #0
 8002cc0:	341a      	adds	r4, #26
 8002cc2:	42b5      	cmp	r5, r6
 8002cc4:	d11a      	bne.n	8002cfc <_printf_common+0xc8>
 8002cc6:	2000      	movs	r0, #0
 8002cc8:	e008      	b.n	8002cdc <_printf_common+0xa8>
 8002cca:	2301      	movs	r3, #1
 8002ccc:	4652      	mov	r2, sl
 8002cce:	4649      	mov	r1, r9
 8002cd0:	4638      	mov	r0, r7
 8002cd2:	47c0      	blx	r8
 8002cd4:	3001      	adds	r0, #1
 8002cd6:	d103      	bne.n	8002ce0 <_printf_common+0xac>
 8002cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ce0:	3501      	adds	r5, #1
 8002ce2:	e7c6      	b.n	8002c72 <_printf_common+0x3e>
 8002ce4:	18e1      	adds	r1, r4, r3
 8002ce6:	1c5a      	adds	r2, r3, #1
 8002ce8:	2030      	movs	r0, #48	; 0x30
 8002cea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002cee:	4422      	add	r2, r4
 8002cf0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002cf4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002cf8:	3302      	adds	r3, #2
 8002cfa:	e7c7      	b.n	8002c8c <_printf_common+0x58>
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	4622      	mov	r2, r4
 8002d00:	4649      	mov	r1, r9
 8002d02:	4638      	mov	r0, r7
 8002d04:	47c0      	blx	r8
 8002d06:	3001      	adds	r0, #1
 8002d08:	d0e6      	beq.n	8002cd8 <_printf_common+0xa4>
 8002d0a:	3601      	adds	r6, #1
 8002d0c:	e7d9      	b.n	8002cc2 <_printf_common+0x8e>
	...

08002d10 <_printf_i>:
 8002d10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d14:	7e0f      	ldrb	r7, [r1, #24]
 8002d16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002d18:	2f78      	cmp	r7, #120	; 0x78
 8002d1a:	4691      	mov	r9, r2
 8002d1c:	4680      	mov	r8, r0
 8002d1e:	460c      	mov	r4, r1
 8002d20:	469a      	mov	sl, r3
 8002d22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002d26:	d807      	bhi.n	8002d38 <_printf_i+0x28>
 8002d28:	2f62      	cmp	r7, #98	; 0x62
 8002d2a:	d80a      	bhi.n	8002d42 <_printf_i+0x32>
 8002d2c:	2f00      	cmp	r7, #0
 8002d2e:	f000 80d8 	beq.w	8002ee2 <_printf_i+0x1d2>
 8002d32:	2f58      	cmp	r7, #88	; 0x58
 8002d34:	f000 80a3 	beq.w	8002e7e <_printf_i+0x16e>
 8002d38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002d40:	e03a      	b.n	8002db8 <_printf_i+0xa8>
 8002d42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002d46:	2b15      	cmp	r3, #21
 8002d48:	d8f6      	bhi.n	8002d38 <_printf_i+0x28>
 8002d4a:	a101      	add	r1, pc, #4	; (adr r1, 8002d50 <_printf_i+0x40>)
 8002d4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d50:	08002da9 	.word	0x08002da9
 8002d54:	08002dbd 	.word	0x08002dbd
 8002d58:	08002d39 	.word	0x08002d39
 8002d5c:	08002d39 	.word	0x08002d39
 8002d60:	08002d39 	.word	0x08002d39
 8002d64:	08002d39 	.word	0x08002d39
 8002d68:	08002dbd 	.word	0x08002dbd
 8002d6c:	08002d39 	.word	0x08002d39
 8002d70:	08002d39 	.word	0x08002d39
 8002d74:	08002d39 	.word	0x08002d39
 8002d78:	08002d39 	.word	0x08002d39
 8002d7c:	08002ec9 	.word	0x08002ec9
 8002d80:	08002ded 	.word	0x08002ded
 8002d84:	08002eab 	.word	0x08002eab
 8002d88:	08002d39 	.word	0x08002d39
 8002d8c:	08002d39 	.word	0x08002d39
 8002d90:	08002eeb 	.word	0x08002eeb
 8002d94:	08002d39 	.word	0x08002d39
 8002d98:	08002ded 	.word	0x08002ded
 8002d9c:	08002d39 	.word	0x08002d39
 8002da0:	08002d39 	.word	0x08002d39
 8002da4:	08002eb3 	.word	0x08002eb3
 8002da8:	682b      	ldr	r3, [r5, #0]
 8002daa:	1d1a      	adds	r2, r3, #4
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	602a      	str	r2, [r5, #0]
 8002db0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002db4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002db8:	2301      	movs	r3, #1
 8002dba:	e0a3      	b.n	8002f04 <_printf_i+0x1f4>
 8002dbc:	6820      	ldr	r0, [r4, #0]
 8002dbe:	6829      	ldr	r1, [r5, #0]
 8002dc0:	0606      	lsls	r6, r0, #24
 8002dc2:	f101 0304 	add.w	r3, r1, #4
 8002dc6:	d50a      	bpl.n	8002dde <_printf_i+0xce>
 8002dc8:	680e      	ldr	r6, [r1, #0]
 8002dca:	602b      	str	r3, [r5, #0]
 8002dcc:	2e00      	cmp	r6, #0
 8002dce:	da03      	bge.n	8002dd8 <_printf_i+0xc8>
 8002dd0:	232d      	movs	r3, #45	; 0x2d
 8002dd2:	4276      	negs	r6, r6
 8002dd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002dd8:	485e      	ldr	r0, [pc, #376]	; (8002f54 <_printf_i+0x244>)
 8002dda:	230a      	movs	r3, #10
 8002ddc:	e019      	b.n	8002e12 <_printf_i+0x102>
 8002dde:	680e      	ldr	r6, [r1, #0]
 8002de0:	602b      	str	r3, [r5, #0]
 8002de2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002de6:	bf18      	it	ne
 8002de8:	b236      	sxthne	r6, r6
 8002dea:	e7ef      	b.n	8002dcc <_printf_i+0xbc>
 8002dec:	682b      	ldr	r3, [r5, #0]
 8002dee:	6820      	ldr	r0, [r4, #0]
 8002df0:	1d19      	adds	r1, r3, #4
 8002df2:	6029      	str	r1, [r5, #0]
 8002df4:	0601      	lsls	r1, r0, #24
 8002df6:	d501      	bpl.n	8002dfc <_printf_i+0xec>
 8002df8:	681e      	ldr	r6, [r3, #0]
 8002dfa:	e002      	b.n	8002e02 <_printf_i+0xf2>
 8002dfc:	0646      	lsls	r6, r0, #25
 8002dfe:	d5fb      	bpl.n	8002df8 <_printf_i+0xe8>
 8002e00:	881e      	ldrh	r6, [r3, #0]
 8002e02:	4854      	ldr	r0, [pc, #336]	; (8002f54 <_printf_i+0x244>)
 8002e04:	2f6f      	cmp	r7, #111	; 0x6f
 8002e06:	bf0c      	ite	eq
 8002e08:	2308      	moveq	r3, #8
 8002e0a:	230a      	movne	r3, #10
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e12:	6865      	ldr	r5, [r4, #4]
 8002e14:	60a5      	str	r5, [r4, #8]
 8002e16:	2d00      	cmp	r5, #0
 8002e18:	bfa2      	ittt	ge
 8002e1a:	6821      	ldrge	r1, [r4, #0]
 8002e1c:	f021 0104 	bicge.w	r1, r1, #4
 8002e20:	6021      	strge	r1, [r4, #0]
 8002e22:	b90e      	cbnz	r6, 8002e28 <_printf_i+0x118>
 8002e24:	2d00      	cmp	r5, #0
 8002e26:	d04d      	beq.n	8002ec4 <_printf_i+0x1b4>
 8002e28:	4615      	mov	r5, r2
 8002e2a:	fbb6 f1f3 	udiv	r1, r6, r3
 8002e2e:	fb03 6711 	mls	r7, r3, r1, r6
 8002e32:	5dc7      	ldrb	r7, [r0, r7]
 8002e34:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002e38:	4637      	mov	r7, r6
 8002e3a:	42bb      	cmp	r3, r7
 8002e3c:	460e      	mov	r6, r1
 8002e3e:	d9f4      	bls.n	8002e2a <_printf_i+0x11a>
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	d10b      	bne.n	8002e5c <_printf_i+0x14c>
 8002e44:	6823      	ldr	r3, [r4, #0]
 8002e46:	07de      	lsls	r6, r3, #31
 8002e48:	d508      	bpl.n	8002e5c <_printf_i+0x14c>
 8002e4a:	6923      	ldr	r3, [r4, #16]
 8002e4c:	6861      	ldr	r1, [r4, #4]
 8002e4e:	4299      	cmp	r1, r3
 8002e50:	bfde      	ittt	le
 8002e52:	2330      	movle	r3, #48	; 0x30
 8002e54:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e58:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002e5c:	1b52      	subs	r2, r2, r5
 8002e5e:	6122      	str	r2, [r4, #16]
 8002e60:	f8cd a000 	str.w	sl, [sp]
 8002e64:	464b      	mov	r3, r9
 8002e66:	aa03      	add	r2, sp, #12
 8002e68:	4621      	mov	r1, r4
 8002e6a:	4640      	mov	r0, r8
 8002e6c:	f7ff fee2 	bl	8002c34 <_printf_common>
 8002e70:	3001      	adds	r0, #1
 8002e72:	d14c      	bne.n	8002f0e <_printf_i+0x1fe>
 8002e74:	f04f 30ff 	mov.w	r0, #4294967295
 8002e78:	b004      	add	sp, #16
 8002e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e7e:	4835      	ldr	r0, [pc, #212]	; (8002f54 <_printf_i+0x244>)
 8002e80:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002e84:	6829      	ldr	r1, [r5, #0]
 8002e86:	6823      	ldr	r3, [r4, #0]
 8002e88:	f851 6b04 	ldr.w	r6, [r1], #4
 8002e8c:	6029      	str	r1, [r5, #0]
 8002e8e:	061d      	lsls	r5, r3, #24
 8002e90:	d514      	bpl.n	8002ebc <_printf_i+0x1ac>
 8002e92:	07df      	lsls	r7, r3, #31
 8002e94:	bf44      	itt	mi
 8002e96:	f043 0320 	orrmi.w	r3, r3, #32
 8002e9a:	6023      	strmi	r3, [r4, #0]
 8002e9c:	b91e      	cbnz	r6, 8002ea6 <_printf_i+0x196>
 8002e9e:	6823      	ldr	r3, [r4, #0]
 8002ea0:	f023 0320 	bic.w	r3, r3, #32
 8002ea4:	6023      	str	r3, [r4, #0]
 8002ea6:	2310      	movs	r3, #16
 8002ea8:	e7b0      	b.n	8002e0c <_printf_i+0xfc>
 8002eaa:	6823      	ldr	r3, [r4, #0]
 8002eac:	f043 0320 	orr.w	r3, r3, #32
 8002eb0:	6023      	str	r3, [r4, #0]
 8002eb2:	2378      	movs	r3, #120	; 0x78
 8002eb4:	4828      	ldr	r0, [pc, #160]	; (8002f58 <_printf_i+0x248>)
 8002eb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002eba:	e7e3      	b.n	8002e84 <_printf_i+0x174>
 8002ebc:	0659      	lsls	r1, r3, #25
 8002ebe:	bf48      	it	mi
 8002ec0:	b2b6      	uxthmi	r6, r6
 8002ec2:	e7e6      	b.n	8002e92 <_printf_i+0x182>
 8002ec4:	4615      	mov	r5, r2
 8002ec6:	e7bb      	b.n	8002e40 <_printf_i+0x130>
 8002ec8:	682b      	ldr	r3, [r5, #0]
 8002eca:	6826      	ldr	r6, [r4, #0]
 8002ecc:	6961      	ldr	r1, [r4, #20]
 8002ece:	1d18      	adds	r0, r3, #4
 8002ed0:	6028      	str	r0, [r5, #0]
 8002ed2:	0635      	lsls	r5, r6, #24
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	d501      	bpl.n	8002edc <_printf_i+0x1cc>
 8002ed8:	6019      	str	r1, [r3, #0]
 8002eda:	e002      	b.n	8002ee2 <_printf_i+0x1d2>
 8002edc:	0670      	lsls	r0, r6, #25
 8002ede:	d5fb      	bpl.n	8002ed8 <_printf_i+0x1c8>
 8002ee0:	8019      	strh	r1, [r3, #0]
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	6123      	str	r3, [r4, #16]
 8002ee6:	4615      	mov	r5, r2
 8002ee8:	e7ba      	b.n	8002e60 <_printf_i+0x150>
 8002eea:	682b      	ldr	r3, [r5, #0]
 8002eec:	1d1a      	adds	r2, r3, #4
 8002eee:	602a      	str	r2, [r5, #0]
 8002ef0:	681d      	ldr	r5, [r3, #0]
 8002ef2:	6862      	ldr	r2, [r4, #4]
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	4628      	mov	r0, r5
 8002ef8:	f7fd f972 	bl	80001e0 <memchr>
 8002efc:	b108      	cbz	r0, 8002f02 <_printf_i+0x1f2>
 8002efe:	1b40      	subs	r0, r0, r5
 8002f00:	6060      	str	r0, [r4, #4]
 8002f02:	6863      	ldr	r3, [r4, #4]
 8002f04:	6123      	str	r3, [r4, #16]
 8002f06:	2300      	movs	r3, #0
 8002f08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f0c:	e7a8      	b.n	8002e60 <_printf_i+0x150>
 8002f0e:	6923      	ldr	r3, [r4, #16]
 8002f10:	462a      	mov	r2, r5
 8002f12:	4649      	mov	r1, r9
 8002f14:	4640      	mov	r0, r8
 8002f16:	47d0      	blx	sl
 8002f18:	3001      	adds	r0, #1
 8002f1a:	d0ab      	beq.n	8002e74 <_printf_i+0x164>
 8002f1c:	6823      	ldr	r3, [r4, #0]
 8002f1e:	079b      	lsls	r3, r3, #30
 8002f20:	d413      	bmi.n	8002f4a <_printf_i+0x23a>
 8002f22:	68e0      	ldr	r0, [r4, #12]
 8002f24:	9b03      	ldr	r3, [sp, #12]
 8002f26:	4298      	cmp	r0, r3
 8002f28:	bfb8      	it	lt
 8002f2a:	4618      	movlt	r0, r3
 8002f2c:	e7a4      	b.n	8002e78 <_printf_i+0x168>
 8002f2e:	2301      	movs	r3, #1
 8002f30:	4632      	mov	r2, r6
 8002f32:	4649      	mov	r1, r9
 8002f34:	4640      	mov	r0, r8
 8002f36:	47d0      	blx	sl
 8002f38:	3001      	adds	r0, #1
 8002f3a:	d09b      	beq.n	8002e74 <_printf_i+0x164>
 8002f3c:	3501      	adds	r5, #1
 8002f3e:	68e3      	ldr	r3, [r4, #12]
 8002f40:	9903      	ldr	r1, [sp, #12]
 8002f42:	1a5b      	subs	r3, r3, r1
 8002f44:	42ab      	cmp	r3, r5
 8002f46:	dcf2      	bgt.n	8002f2e <_printf_i+0x21e>
 8002f48:	e7eb      	b.n	8002f22 <_printf_i+0x212>
 8002f4a:	2500      	movs	r5, #0
 8002f4c:	f104 0619 	add.w	r6, r4, #25
 8002f50:	e7f5      	b.n	8002f3e <_printf_i+0x22e>
 8002f52:	bf00      	nop
 8002f54:	08003609 	.word	0x08003609
 8002f58:	0800361a 	.word	0x0800361a

08002f5c <_sbrk_r>:
 8002f5c:	b538      	push	{r3, r4, r5, lr}
 8002f5e:	4d06      	ldr	r5, [pc, #24]	; (8002f78 <_sbrk_r+0x1c>)
 8002f60:	2300      	movs	r3, #0
 8002f62:	4604      	mov	r4, r0
 8002f64:	4608      	mov	r0, r1
 8002f66:	602b      	str	r3, [r5, #0]
 8002f68:	f7fd fe06 	bl	8000b78 <_sbrk>
 8002f6c:	1c43      	adds	r3, r0, #1
 8002f6e:	d102      	bne.n	8002f76 <_sbrk_r+0x1a>
 8002f70:	682b      	ldr	r3, [r5, #0]
 8002f72:	b103      	cbz	r3, 8002f76 <_sbrk_r+0x1a>
 8002f74:	6023      	str	r3, [r4, #0]
 8002f76:	bd38      	pop	{r3, r4, r5, pc}
 8002f78:	20000130 	.word	0x20000130

08002f7c <__sread>:
 8002f7c:	b510      	push	{r4, lr}
 8002f7e:	460c      	mov	r4, r1
 8002f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f84:	f000 fab2 	bl	80034ec <_read_r>
 8002f88:	2800      	cmp	r0, #0
 8002f8a:	bfab      	itete	ge
 8002f8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002f8e:	89a3      	ldrhlt	r3, [r4, #12]
 8002f90:	181b      	addge	r3, r3, r0
 8002f92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002f96:	bfac      	ite	ge
 8002f98:	6563      	strge	r3, [r4, #84]	; 0x54
 8002f9a:	81a3      	strhlt	r3, [r4, #12]
 8002f9c:	bd10      	pop	{r4, pc}

08002f9e <__swrite>:
 8002f9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fa2:	461f      	mov	r7, r3
 8002fa4:	898b      	ldrh	r3, [r1, #12]
 8002fa6:	05db      	lsls	r3, r3, #23
 8002fa8:	4605      	mov	r5, r0
 8002faa:	460c      	mov	r4, r1
 8002fac:	4616      	mov	r6, r2
 8002fae:	d505      	bpl.n	8002fbc <__swrite+0x1e>
 8002fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f000 f9c8 	bl	800334c <_lseek_r>
 8002fbc:	89a3      	ldrh	r3, [r4, #12]
 8002fbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002fc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002fc6:	81a3      	strh	r3, [r4, #12]
 8002fc8:	4632      	mov	r2, r6
 8002fca:	463b      	mov	r3, r7
 8002fcc:	4628      	mov	r0, r5
 8002fce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fd2:	f000 b869 	b.w	80030a8 <_write_r>

08002fd6 <__sseek>:
 8002fd6:	b510      	push	{r4, lr}
 8002fd8:	460c      	mov	r4, r1
 8002fda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fde:	f000 f9b5 	bl	800334c <_lseek_r>
 8002fe2:	1c43      	adds	r3, r0, #1
 8002fe4:	89a3      	ldrh	r3, [r4, #12]
 8002fe6:	bf15      	itete	ne
 8002fe8:	6560      	strne	r0, [r4, #84]	; 0x54
 8002fea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002fee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002ff2:	81a3      	strheq	r3, [r4, #12]
 8002ff4:	bf18      	it	ne
 8002ff6:	81a3      	strhne	r3, [r4, #12]
 8002ff8:	bd10      	pop	{r4, pc}

08002ffa <__sclose>:
 8002ffa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ffe:	f000 b8d3 	b.w	80031a8 <_close_r>
	...

08003004 <__swbuf_r>:
 8003004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003006:	460e      	mov	r6, r1
 8003008:	4614      	mov	r4, r2
 800300a:	4605      	mov	r5, r0
 800300c:	b118      	cbz	r0, 8003016 <__swbuf_r+0x12>
 800300e:	6983      	ldr	r3, [r0, #24]
 8003010:	b90b      	cbnz	r3, 8003016 <__swbuf_r+0x12>
 8003012:	f7ff fb81 	bl	8002718 <__sinit>
 8003016:	4b21      	ldr	r3, [pc, #132]	; (800309c <__swbuf_r+0x98>)
 8003018:	429c      	cmp	r4, r3
 800301a:	d12b      	bne.n	8003074 <__swbuf_r+0x70>
 800301c:	686c      	ldr	r4, [r5, #4]
 800301e:	69a3      	ldr	r3, [r4, #24]
 8003020:	60a3      	str	r3, [r4, #8]
 8003022:	89a3      	ldrh	r3, [r4, #12]
 8003024:	071a      	lsls	r2, r3, #28
 8003026:	d52f      	bpl.n	8003088 <__swbuf_r+0x84>
 8003028:	6923      	ldr	r3, [r4, #16]
 800302a:	b36b      	cbz	r3, 8003088 <__swbuf_r+0x84>
 800302c:	6923      	ldr	r3, [r4, #16]
 800302e:	6820      	ldr	r0, [r4, #0]
 8003030:	1ac0      	subs	r0, r0, r3
 8003032:	6963      	ldr	r3, [r4, #20]
 8003034:	b2f6      	uxtb	r6, r6
 8003036:	4283      	cmp	r3, r0
 8003038:	4637      	mov	r7, r6
 800303a:	dc04      	bgt.n	8003046 <__swbuf_r+0x42>
 800303c:	4621      	mov	r1, r4
 800303e:	4628      	mov	r0, r5
 8003040:	f000 f948 	bl	80032d4 <_fflush_r>
 8003044:	bb30      	cbnz	r0, 8003094 <__swbuf_r+0x90>
 8003046:	68a3      	ldr	r3, [r4, #8]
 8003048:	3b01      	subs	r3, #1
 800304a:	60a3      	str	r3, [r4, #8]
 800304c:	6823      	ldr	r3, [r4, #0]
 800304e:	1c5a      	adds	r2, r3, #1
 8003050:	6022      	str	r2, [r4, #0]
 8003052:	701e      	strb	r6, [r3, #0]
 8003054:	6963      	ldr	r3, [r4, #20]
 8003056:	3001      	adds	r0, #1
 8003058:	4283      	cmp	r3, r0
 800305a:	d004      	beq.n	8003066 <__swbuf_r+0x62>
 800305c:	89a3      	ldrh	r3, [r4, #12]
 800305e:	07db      	lsls	r3, r3, #31
 8003060:	d506      	bpl.n	8003070 <__swbuf_r+0x6c>
 8003062:	2e0a      	cmp	r6, #10
 8003064:	d104      	bne.n	8003070 <__swbuf_r+0x6c>
 8003066:	4621      	mov	r1, r4
 8003068:	4628      	mov	r0, r5
 800306a:	f000 f933 	bl	80032d4 <_fflush_r>
 800306e:	b988      	cbnz	r0, 8003094 <__swbuf_r+0x90>
 8003070:	4638      	mov	r0, r7
 8003072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003074:	4b0a      	ldr	r3, [pc, #40]	; (80030a0 <__swbuf_r+0x9c>)
 8003076:	429c      	cmp	r4, r3
 8003078:	d101      	bne.n	800307e <__swbuf_r+0x7a>
 800307a:	68ac      	ldr	r4, [r5, #8]
 800307c:	e7cf      	b.n	800301e <__swbuf_r+0x1a>
 800307e:	4b09      	ldr	r3, [pc, #36]	; (80030a4 <__swbuf_r+0xa0>)
 8003080:	429c      	cmp	r4, r3
 8003082:	bf08      	it	eq
 8003084:	68ec      	ldreq	r4, [r5, #12]
 8003086:	e7ca      	b.n	800301e <__swbuf_r+0x1a>
 8003088:	4621      	mov	r1, r4
 800308a:	4628      	mov	r0, r5
 800308c:	f000 f81e 	bl	80030cc <__swsetup_r>
 8003090:	2800      	cmp	r0, #0
 8003092:	d0cb      	beq.n	800302c <__swbuf_r+0x28>
 8003094:	f04f 37ff 	mov.w	r7, #4294967295
 8003098:	e7ea      	b.n	8003070 <__swbuf_r+0x6c>
 800309a:	bf00      	nop
 800309c:	080035b8 	.word	0x080035b8
 80030a0:	080035d8 	.word	0x080035d8
 80030a4:	08003598 	.word	0x08003598

080030a8 <_write_r>:
 80030a8:	b538      	push	{r3, r4, r5, lr}
 80030aa:	4d07      	ldr	r5, [pc, #28]	; (80030c8 <_write_r+0x20>)
 80030ac:	4604      	mov	r4, r0
 80030ae:	4608      	mov	r0, r1
 80030b0:	4611      	mov	r1, r2
 80030b2:	2200      	movs	r2, #0
 80030b4:	602a      	str	r2, [r5, #0]
 80030b6:	461a      	mov	r2, r3
 80030b8:	f7fd fc08 	bl	80008cc <_write>
 80030bc:	1c43      	adds	r3, r0, #1
 80030be:	d102      	bne.n	80030c6 <_write_r+0x1e>
 80030c0:	682b      	ldr	r3, [r5, #0]
 80030c2:	b103      	cbz	r3, 80030c6 <_write_r+0x1e>
 80030c4:	6023      	str	r3, [r4, #0]
 80030c6:	bd38      	pop	{r3, r4, r5, pc}
 80030c8:	20000130 	.word	0x20000130

080030cc <__swsetup_r>:
 80030cc:	4b32      	ldr	r3, [pc, #200]	; (8003198 <__swsetup_r+0xcc>)
 80030ce:	b570      	push	{r4, r5, r6, lr}
 80030d0:	681d      	ldr	r5, [r3, #0]
 80030d2:	4606      	mov	r6, r0
 80030d4:	460c      	mov	r4, r1
 80030d6:	b125      	cbz	r5, 80030e2 <__swsetup_r+0x16>
 80030d8:	69ab      	ldr	r3, [r5, #24]
 80030da:	b913      	cbnz	r3, 80030e2 <__swsetup_r+0x16>
 80030dc:	4628      	mov	r0, r5
 80030de:	f7ff fb1b 	bl	8002718 <__sinit>
 80030e2:	4b2e      	ldr	r3, [pc, #184]	; (800319c <__swsetup_r+0xd0>)
 80030e4:	429c      	cmp	r4, r3
 80030e6:	d10f      	bne.n	8003108 <__swsetup_r+0x3c>
 80030e8:	686c      	ldr	r4, [r5, #4]
 80030ea:	89a3      	ldrh	r3, [r4, #12]
 80030ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80030f0:	0719      	lsls	r1, r3, #28
 80030f2:	d42c      	bmi.n	800314e <__swsetup_r+0x82>
 80030f4:	06dd      	lsls	r5, r3, #27
 80030f6:	d411      	bmi.n	800311c <__swsetup_r+0x50>
 80030f8:	2309      	movs	r3, #9
 80030fa:	6033      	str	r3, [r6, #0]
 80030fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003100:	81a3      	strh	r3, [r4, #12]
 8003102:	f04f 30ff 	mov.w	r0, #4294967295
 8003106:	e03e      	b.n	8003186 <__swsetup_r+0xba>
 8003108:	4b25      	ldr	r3, [pc, #148]	; (80031a0 <__swsetup_r+0xd4>)
 800310a:	429c      	cmp	r4, r3
 800310c:	d101      	bne.n	8003112 <__swsetup_r+0x46>
 800310e:	68ac      	ldr	r4, [r5, #8]
 8003110:	e7eb      	b.n	80030ea <__swsetup_r+0x1e>
 8003112:	4b24      	ldr	r3, [pc, #144]	; (80031a4 <__swsetup_r+0xd8>)
 8003114:	429c      	cmp	r4, r3
 8003116:	bf08      	it	eq
 8003118:	68ec      	ldreq	r4, [r5, #12]
 800311a:	e7e6      	b.n	80030ea <__swsetup_r+0x1e>
 800311c:	0758      	lsls	r0, r3, #29
 800311e:	d512      	bpl.n	8003146 <__swsetup_r+0x7a>
 8003120:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003122:	b141      	cbz	r1, 8003136 <__swsetup_r+0x6a>
 8003124:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003128:	4299      	cmp	r1, r3
 800312a:	d002      	beq.n	8003132 <__swsetup_r+0x66>
 800312c:	4630      	mov	r0, r6
 800312e:	f000 f991 	bl	8003454 <_free_r>
 8003132:	2300      	movs	r3, #0
 8003134:	6363      	str	r3, [r4, #52]	; 0x34
 8003136:	89a3      	ldrh	r3, [r4, #12]
 8003138:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800313c:	81a3      	strh	r3, [r4, #12]
 800313e:	2300      	movs	r3, #0
 8003140:	6063      	str	r3, [r4, #4]
 8003142:	6923      	ldr	r3, [r4, #16]
 8003144:	6023      	str	r3, [r4, #0]
 8003146:	89a3      	ldrh	r3, [r4, #12]
 8003148:	f043 0308 	orr.w	r3, r3, #8
 800314c:	81a3      	strh	r3, [r4, #12]
 800314e:	6923      	ldr	r3, [r4, #16]
 8003150:	b94b      	cbnz	r3, 8003166 <__swsetup_r+0x9a>
 8003152:	89a3      	ldrh	r3, [r4, #12]
 8003154:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003158:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800315c:	d003      	beq.n	8003166 <__swsetup_r+0x9a>
 800315e:	4621      	mov	r1, r4
 8003160:	4630      	mov	r0, r6
 8003162:	f000 f92b 	bl	80033bc <__smakebuf_r>
 8003166:	89a0      	ldrh	r0, [r4, #12]
 8003168:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800316c:	f010 0301 	ands.w	r3, r0, #1
 8003170:	d00a      	beq.n	8003188 <__swsetup_r+0xbc>
 8003172:	2300      	movs	r3, #0
 8003174:	60a3      	str	r3, [r4, #8]
 8003176:	6963      	ldr	r3, [r4, #20]
 8003178:	425b      	negs	r3, r3
 800317a:	61a3      	str	r3, [r4, #24]
 800317c:	6923      	ldr	r3, [r4, #16]
 800317e:	b943      	cbnz	r3, 8003192 <__swsetup_r+0xc6>
 8003180:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003184:	d1ba      	bne.n	80030fc <__swsetup_r+0x30>
 8003186:	bd70      	pop	{r4, r5, r6, pc}
 8003188:	0781      	lsls	r1, r0, #30
 800318a:	bf58      	it	pl
 800318c:	6963      	ldrpl	r3, [r4, #20]
 800318e:	60a3      	str	r3, [r4, #8]
 8003190:	e7f4      	b.n	800317c <__swsetup_r+0xb0>
 8003192:	2000      	movs	r0, #0
 8003194:	e7f7      	b.n	8003186 <__swsetup_r+0xba>
 8003196:	bf00      	nop
 8003198:	2000000c 	.word	0x2000000c
 800319c:	080035b8 	.word	0x080035b8
 80031a0:	080035d8 	.word	0x080035d8
 80031a4:	08003598 	.word	0x08003598

080031a8 <_close_r>:
 80031a8:	b538      	push	{r3, r4, r5, lr}
 80031aa:	4d06      	ldr	r5, [pc, #24]	; (80031c4 <_close_r+0x1c>)
 80031ac:	2300      	movs	r3, #0
 80031ae:	4604      	mov	r4, r0
 80031b0:	4608      	mov	r0, r1
 80031b2:	602b      	str	r3, [r5, #0]
 80031b4:	f7fd fcab 	bl	8000b0e <_close>
 80031b8:	1c43      	adds	r3, r0, #1
 80031ba:	d102      	bne.n	80031c2 <_close_r+0x1a>
 80031bc:	682b      	ldr	r3, [r5, #0]
 80031be:	b103      	cbz	r3, 80031c2 <_close_r+0x1a>
 80031c0:	6023      	str	r3, [r4, #0]
 80031c2:	bd38      	pop	{r3, r4, r5, pc}
 80031c4:	20000130 	.word	0x20000130

080031c8 <__sflush_r>:
 80031c8:	898a      	ldrh	r2, [r1, #12]
 80031ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031ce:	4605      	mov	r5, r0
 80031d0:	0710      	lsls	r0, r2, #28
 80031d2:	460c      	mov	r4, r1
 80031d4:	d458      	bmi.n	8003288 <__sflush_r+0xc0>
 80031d6:	684b      	ldr	r3, [r1, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	dc05      	bgt.n	80031e8 <__sflush_r+0x20>
 80031dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80031de:	2b00      	cmp	r3, #0
 80031e0:	dc02      	bgt.n	80031e8 <__sflush_r+0x20>
 80031e2:	2000      	movs	r0, #0
 80031e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80031e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80031ea:	2e00      	cmp	r6, #0
 80031ec:	d0f9      	beq.n	80031e2 <__sflush_r+0x1a>
 80031ee:	2300      	movs	r3, #0
 80031f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80031f4:	682f      	ldr	r7, [r5, #0]
 80031f6:	602b      	str	r3, [r5, #0]
 80031f8:	d032      	beq.n	8003260 <__sflush_r+0x98>
 80031fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80031fc:	89a3      	ldrh	r3, [r4, #12]
 80031fe:	075a      	lsls	r2, r3, #29
 8003200:	d505      	bpl.n	800320e <__sflush_r+0x46>
 8003202:	6863      	ldr	r3, [r4, #4]
 8003204:	1ac0      	subs	r0, r0, r3
 8003206:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003208:	b10b      	cbz	r3, 800320e <__sflush_r+0x46>
 800320a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800320c:	1ac0      	subs	r0, r0, r3
 800320e:	2300      	movs	r3, #0
 8003210:	4602      	mov	r2, r0
 8003212:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003214:	6a21      	ldr	r1, [r4, #32]
 8003216:	4628      	mov	r0, r5
 8003218:	47b0      	blx	r6
 800321a:	1c43      	adds	r3, r0, #1
 800321c:	89a3      	ldrh	r3, [r4, #12]
 800321e:	d106      	bne.n	800322e <__sflush_r+0x66>
 8003220:	6829      	ldr	r1, [r5, #0]
 8003222:	291d      	cmp	r1, #29
 8003224:	d82c      	bhi.n	8003280 <__sflush_r+0xb8>
 8003226:	4a2a      	ldr	r2, [pc, #168]	; (80032d0 <__sflush_r+0x108>)
 8003228:	40ca      	lsrs	r2, r1
 800322a:	07d6      	lsls	r6, r2, #31
 800322c:	d528      	bpl.n	8003280 <__sflush_r+0xb8>
 800322e:	2200      	movs	r2, #0
 8003230:	6062      	str	r2, [r4, #4]
 8003232:	04d9      	lsls	r1, r3, #19
 8003234:	6922      	ldr	r2, [r4, #16]
 8003236:	6022      	str	r2, [r4, #0]
 8003238:	d504      	bpl.n	8003244 <__sflush_r+0x7c>
 800323a:	1c42      	adds	r2, r0, #1
 800323c:	d101      	bne.n	8003242 <__sflush_r+0x7a>
 800323e:	682b      	ldr	r3, [r5, #0]
 8003240:	b903      	cbnz	r3, 8003244 <__sflush_r+0x7c>
 8003242:	6560      	str	r0, [r4, #84]	; 0x54
 8003244:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003246:	602f      	str	r7, [r5, #0]
 8003248:	2900      	cmp	r1, #0
 800324a:	d0ca      	beq.n	80031e2 <__sflush_r+0x1a>
 800324c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003250:	4299      	cmp	r1, r3
 8003252:	d002      	beq.n	800325a <__sflush_r+0x92>
 8003254:	4628      	mov	r0, r5
 8003256:	f000 f8fd 	bl	8003454 <_free_r>
 800325a:	2000      	movs	r0, #0
 800325c:	6360      	str	r0, [r4, #52]	; 0x34
 800325e:	e7c1      	b.n	80031e4 <__sflush_r+0x1c>
 8003260:	6a21      	ldr	r1, [r4, #32]
 8003262:	2301      	movs	r3, #1
 8003264:	4628      	mov	r0, r5
 8003266:	47b0      	blx	r6
 8003268:	1c41      	adds	r1, r0, #1
 800326a:	d1c7      	bne.n	80031fc <__sflush_r+0x34>
 800326c:	682b      	ldr	r3, [r5, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0c4      	beq.n	80031fc <__sflush_r+0x34>
 8003272:	2b1d      	cmp	r3, #29
 8003274:	d001      	beq.n	800327a <__sflush_r+0xb2>
 8003276:	2b16      	cmp	r3, #22
 8003278:	d101      	bne.n	800327e <__sflush_r+0xb6>
 800327a:	602f      	str	r7, [r5, #0]
 800327c:	e7b1      	b.n	80031e2 <__sflush_r+0x1a>
 800327e:	89a3      	ldrh	r3, [r4, #12]
 8003280:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003284:	81a3      	strh	r3, [r4, #12]
 8003286:	e7ad      	b.n	80031e4 <__sflush_r+0x1c>
 8003288:	690f      	ldr	r7, [r1, #16]
 800328a:	2f00      	cmp	r7, #0
 800328c:	d0a9      	beq.n	80031e2 <__sflush_r+0x1a>
 800328e:	0793      	lsls	r3, r2, #30
 8003290:	680e      	ldr	r6, [r1, #0]
 8003292:	bf08      	it	eq
 8003294:	694b      	ldreq	r3, [r1, #20]
 8003296:	600f      	str	r7, [r1, #0]
 8003298:	bf18      	it	ne
 800329a:	2300      	movne	r3, #0
 800329c:	eba6 0807 	sub.w	r8, r6, r7
 80032a0:	608b      	str	r3, [r1, #8]
 80032a2:	f1b8 0f00 	cmp.w	r8, #0
 80032a6:	dd9c      	ble.n	80031e2 <__sflush_r+0x1a>
 80032a8:	6a21      	ldr	r1, [r4, #32]
 80032aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80032ac:	4643      	mov	r3, r8
 80032ae:	463a      	mov	r2, r7
 80032b0:	4628      	mov	r0, r5
 80032b2:	47b0      	blx	r6
 80032b4:	2800      	cmp	r0, #0
 80032b6:	dc06      	bgt.n	80032c6 <__sflush_r+0xfe>
 80032b8:	89a3      	ldrh	r3, [r4, #12]
 80032ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032be:	81a3      	strh	r3, [r4, #12]
 80032c0:	f04f 30ff 	mov.w	r0, #4294967295
 80032c4:	e78e      	b.n	80031e4 <__sflush_r+0x1c>
 80032c6:	4407      	add	r7, r0
 80032c8:	eba8 0800 	sub.w	r8, r8, r0
 80032cc:	e7e9      	b.n	80032a2 <__sflush_r+0xda>
 80032ce:	bf00      	nop
 80032d0:	20400001 	.word	0x20400001

080032d4 <_fflush_r>:
 80032d4:	b538      	push	{r3, r4, r5, lr}
 80032d6:	690b      	ldr	r3, [r1, #16]
 80032d8:	4605      	mov	r5, r0
 80032da:	460c      	mov	r4, r1
 80032dc:	b913      	cbnz	r3, 80032e4 <_fflush_r+0x10>
 80032de:	2500      	movs	r5, #0
 80032e0:	4628      	mov	r0, r5
 80032e2:	bd38      	pop	{r3, r4, r5, pc}
 80032e4:	b118      	cbz	r0, 80032ee <_fflush_r+0x1a>
 80032e6:	6983      	ldr	r3, [r0, #24]
 80032e8:	b90b      	cbnz	r3, 80032ee <_fflush_r+0x1a>
 80032ea:	f7ff fa15 	bl	8002718 <__sinit>
 80032ee:	4b14      	ldr	r3, [pc, #80]	; (8003340 <_fflush_r+0x6c>)
 80032f0:	429c      	cmp	r4, r3
 80032f2:	d11b      	bne.n	800332c <_fflush_r+0x58>
 80032f4:	686c      	ldr	r4, [r5, #4]
 80032f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0ef      	beq.n	80032de <_fflush_r+0xa>
 80032fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003300:	07d0      	lsls	r0, r2, #31
 8003302:	d404      	bmi.n	800330e <_fflush_r+0x3a>
 8003304:	0599      	lsls	r1, r3, #22
 8003306:	d402      	bmi.n	800330e <_fflush_r+0x3a>
 8003308:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800330a:	f7ff faa3 	bl	8002854 <__retarget_lock_acquire_recursive>
 800330e:	4628      	mov	r0, r5
 8003310:	4621      	mov	r1, r4
 8003312:	f7ff ff59 	bl	80031c8 <__sflush_r>
 8003316:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003318:	07da      	lsls	r2, r3, #31
 800331a:	4605      	mov	r5, r0
 800331c:	d4e0      	bmi.n	80032e0 <_fflush_r+0xc>
 800331e:	89a3      	ldrh	r3, [r4, #12]
 8003320:	059b      	lsls	r3, r3, #22
 8003322:	d4dd      	bmi.n	80032e0 <_fflush_r+0xc>
 8003324:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003326:	f7ff fa96 	bl	8002856 <__retarget_lock_release_recursive>
 800332a:	e7d9      	b.n	80032e0 <_fflush_r+0xc>
 800332c:	4b05      	ldr	r3, [pc, #20]	; (8003344 <_fflush_r+0x70>)
 800332e:	429c      	cmp	r4, r3
 8003330:	d101      	bne.n	8003336 <_fflush_r+0x62>
 8003332:	68ac      	ldr	r4, [r5, #8]
 8003334:	e7df      	b.n	80032f6 <_fflush_r+0x22>
 8003336:	4b04      	ldr	r3, [pc, #16]	; (8003348 <_fflush_r+0x74>)
 8003338:	429c      	cmp	r4, r3
 800333a:	bf08      	it	eq
 800333c:	68ec      	ldreq	r4, [r5, #12]
 800333e:	e7da      	b.n	80032f6 <_fflush_r+0x22>
 8003340:	080035b8 	.word	0x080035b8
 8003344:	080035d8 	.word	0x080035d8
 8003348:	08003598 	.word	0x08003598

0800334c <_lseek_r>:
 800334c:	b538      	push	{r3, r4, r5, lr}
 800334e:	4d07      	ldr	r5, [pc, #28]	; (800336c <_lseek_r+0x20>)
 8003350:	4604      	mov	r4, r0
 8003352:	4608      	mov	r0, r1
 8003354:	4611      	mov	r1, r2
 8003356:	2200      	movs	r2, #0
 8003358:	602a      	str	r2, [r5, #0]
 800335a:	461a      	mov	r2, r3
 800335c:	f7fd fbfe 	bl	8000b5c <_lseek>
 8003360:	1c43      	adds	r3, r0, #1
 8003362:	d102      	bne.n	800336a <_lseek_r+0x1e>
 8003364:	682b      	ldr	r3, [r5, #0]
 8003366:	b103      	cbz	r3, 800336a <_lseek_r+0x1e>
 8003368:	6023      	str	r3, [r4, #0]
 800336a:	bd38      	pop	{r3, r4, r5, pc}
 800336c:	20000130 	.word	0x20000130

08003370 <__swhatbuf_r>:
 8003370:	b570      	push	{r4, r5, r6, lr}
 8003372:	460e      	mov	r6, r1
 8003374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003378:	2900      	cmp	r1, #0
 800337a:	b096      	sub	sp, #88	; 0x58
 800337c:	4614      	mov	r4, r2
 800337e:	461d      	mov	r5, r3
 8003380:	da08      	bge.n	8003394 <__swhatbuf_r+0x24>
 8003382:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	602a      	str	r2, [r5, #0]
 800338a:	061a      	lsls	r2, r3, #24
 800338c:	d410      	bmi.n	80033b0 <__swhatbuf_r+0x40>
 800338e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003392:	e00e      	b.n	80033b2 <__swhatbuf_r+0x42>
 8003394:	466a      	mov	r2, sp
 8003396:	f000 f8bb 	bl	8003510 <_fstat_r>
 800339a:	2800      	cmp	r0, #0
 800339c:	dbf1      	blt.n	8003382 <__swhatbuf_r+0x12>
 800339e:	9a01      	ldr	r2, [sp, #4]
 80033a0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80033a4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80033a8:	425a      	negs	r2, r3
 80033aa:	415a      	adcs	r2, r3
 80033ac:	602a      	str	r2, [r5, #0]
 80033ae:	e7ee      	b.n	800338e <__swhatbuf_r+0x1e>
 80033b0:	2340      	movs	r3, #64	; 0x40
 80033b2:	2000      	movs	r0, #0
 80033b4:	6023      	str	r3, [r4, #0]
 80033b6:	b016      	add	sp, #88	; 0x58
 80033b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080033bc <__smakebuf_r>:
 80033bc:	898b      	ldrh	r3, [r1, #12]
 80033be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80033c0:	079d      	lsls	r5, r3, #30
 80033c2:	4606      	mov	r6, r0
 80033c4:	460c      	mov	r4, r1
 80033c6:	d507      	bpl.n	80033d8 <__smakebuf_r+0x1c>
 80033c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80033cc:	6023      	str	r3, [r4, #0]
 80033ce:	6123      	str	r3, [r4, #16]
 80033d0:	2301      	movs	r3, #1
 80033d2:	6163      	str	r3, [r4, #20]
 80033d4:	b002      	add	sp, #8
 80033d6:	bd70      	pop	{r4, r5, r6, pc}
 80033d8:	ab01      	add	r3, sp, #4
 80033da:	466a      	mov	r2, sp
 80033dc:	f7ff ffc8 	bl	8003370 <__swhatbuf_r>
 80033e0:	9900      	ldr	r1, [sp, #0]
 80033e2:	4605      	mov	r5, r0
 80033e4:	4630      	mov	r0, r6
 80033e6:	f7ff fa57 	bl	8002898 <_malloc_r>
 80033ea:	b948      	cbnz	r0, 8003400 <__smakebuf_r+0x44>
 80033ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033f0:	059a      	lsls	r2, r3, #22
 80033f2:	d4ef      	bmi.n	80033d4 <__smakebuf_r+0x18>
 80033f4:	f023 0303 	bic.w	r3, r3, #3
 80033f8:	f043 0302 	orr.w	r3, r3, #2
 80033fc:	81a3      	strh	r3, [r4, #12]
 80033fe:	e7e3      	b.n	80033c8 <__smakebuf_r+0xc>
 8003400:	4b0d      	ldr	r3, [pc, #52]	; (8003438 <__smakebuf_r+0x7c>)
 8003402:	62b3      	str	r3, [r6, #40]	; 0x28
 8003404:	89a3      	ldrh	r3, [r4, #12]
 8003406:	6020      	str	r0, [r4, #0]
 8003408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800340c:	81a3      	strh	r3, [r4, #12]
 800340e:	9b00      	ldr	r3, [sp, #0]
 8003410:	6163      	str	r3, [r4, #20]
 8003412:	9b01      	ldr	r3, [sp, #4]
 8003414:	6120      	str	r0, [r4, #16]
 8003416:	b15b      	cbz	r3, 8003430 <__smakebuf_r+0x74>
 8003418:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800341c:	4630      	mov	r0, r6
 800341e:	f000 f889 	bl	8003534 <_isatty_r>
 8003422:	b128      	cbz	r0, 8003430 <__smakebuf_r+0x74>
 8003424:	89a3      	ldrh	r3, [r4, #12]
 8003426:	f023 0303 	bic.w	r3, r3, #3
 800342a:	f043 0301 	orr.w	r3, r3, #1
 800342e:	81a3      	strh	r3, [r4, #12]
 8003430:	89a0      	ldrh	r0, [r4, #12]
 8003432:	4305      	orrs	r5, r0
 8003434:	81a5      	strh	r5, [r4, #12]
 8003436:	e7cd      	b.n	80033d4 <__smakebuf_r+0x18>
 8003438:	080026b1 	.word	0x080026b1

0800343c <__malloc_lock>:
 800343c:	4801      	ldr	r0, [pc, #4]	; (8003444 <__malloc_lock+0x8>)
 800343e:	f7ff ba09 	b.w	8002854 <__retarget_lock_acquire_recursive>
 8003442:	bf00      	nop
 8003444:	20000124 	.word	0x20000124

08003448 <__malloc_unlock>:
 8003448:	4801      	ldr	r0, [pc, #4]	; (8003450 <__malloc_unlock+0x8>)
 800344a:	f7ff ba04 	b.w	8002856 <__retarget_lock_release_recursive>
 800344e:	bf00      	nop
 8003450:	20000124 	.word	0x20000124

08003454 <_free_r>:
 8003454:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003456:	2900      	cmp	r1, #0
 8003458:	d044      	beq.n	80034e4 <_free_r+0x90>
 800345a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800345e:	9001      	str	r0, [sp, #4]
 8003460:	2b00      	cmp	r3, #0
 8003462:	f1a1 0404 	sub.w	r4, r1, #4
 8003466:	bfb8      	it	lt
 8003468:	18e4      	addlt	r4, r4, r3
 800346a:	f7ff ffe7 	bl	800343c <__malloc_lock>
 800346e:	4a1e      	ldr	r2, [pc, #120]	; (80034e8 <_free_r+0x94>)
 8003470:	9801      	ldr	r0, [sp, #4]
 8003472:	6813      	ldr	r3, [r2, #0]
 8003474:	b933      	cbnz	r3, 8003484 <_free_r+0x30>
 8003476:	6063      	str	r3, [r4, #4]
 8003478:	6014      	str	r4, [r2, #0]
 800347a:	b003      	add	sp, #12
 800347c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003480:	f7ff bfe2 	b.w	8003448 <__malloc_unlock>
 8003484:	42a3      	cmp	r3, r4
 8003486:	d908      	bls.n	800349a <_free_r+0x46>
 8003488:	6825      	ldr	r5, [r4, #0]
 800348a:	1961      	adds	r1, r4, r5
 800348c:	428b      	cmp	r3, r1
 800348e:	bf01      	itttt	eq
 8003490:	6819      	ldreq	r1, [r3, #0]
 8003492:	685b      	ldreq	r3, [r3, #4]
 8003494:	1949      	addeq	r1, r1, r5
 8003496:	6021      	streq	r1, [r4, #0]
 8003498:	e7ed      	b.n	8003476 <_free_r+0x22>
 800349a:	461a      	mov	r2, r3
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	b10b      	cbz	r3, 80034a4 <_free_r+0x50>
 80034a0:	42a3      	cmp	r3, r4
 80034a2:	d9fa      	bls.n	800349a <_free_r+0x46>
 80034a4:	6811      	ldr	r1, [r2, #0]
 80034a6:	1855      	adds	r5, r2, r1
 80034a8:	42a5      	cmp	r5, r4
 80034aa:	d10b      	bne.n	80034c4 <_free_r+0x70>
 80034ac:	6824      	ldr	r4, [r4, #0]
 80034ae:	4421      	add	r1, r4
 80034b0:	1854      	adds	r4, r2, r1
 80034b2:	42a3      	cmp	r3, r4
 80034b4:	6011      	str	r1, [r2, #0]
 80034b6:	d1e0      	bne.n	800347a <_free_r+0x26>
 80034b8:	681c      	ldr	r4, [r3, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	6053      	str	r3, [r2, #4]
 80034be:	4421      	add	r1, r4
 80034c0:	6011      	str	r1, [r2, #0]
 80034c2:	e7da      	b.n	800347a <_free_r+0x26>
 80034c4:	d902      	bls.n	80034cc <_free_r+0x78>
 80034c6:	230c      	movs	r3, #12
 80034c8:	6003      	str	r3, [r0, #0]
 80034ca:	e7d6      	b.n	800347a <_free_r+0x26>
 80034cc:	6825      	ldr	r5, [r4, #0]
 80034ce:	1961      	adds	r1, r4, r5
 80034d0:	428b      	cmp	r3, r1
 80034d2:	bf04      	itt	eq
 80034d4:	6819      	ldreq	r1, [r3, #0]
 80034d6:	685b      	ldreq	r3, [r3, #4]
 80034d8:	6063      	str	r3, [r4, #4]
 80034da:	bf04      	itt	eq
 80034dc:	1949      	addeq	r1, r1, r5
 80034de:	6021      	streq	r1, [r4, #0]
 80034e0:	6054      	str	r4, [r2, #4]
 80034e2:	e7ca      	b.n	800347a <_free_r+0x26>
 80034e4:	b003      	add	sp, #12
 80034e6:	bd30      	pop	{r4, r5, pc}
 80034e8:	20000128 	.word	0x20000128

080034ec <_read_r>:
 80034ec:	b538      	push	{r3, r4, r5, lr}
 80034ee:	4d07      	ldr	r5, [pc, #28]	; (800350c <_read_r+0x20>)
 80034f0:	4604      	mov	r4, r0
 80034f2:	4608      	mov	r0, r1
 80034f4:	4611      	mov	r1, r2
 80034f6:	2200      	movs	r2, #0
 80034f8:	602a      	str	r2, [r5, #0]
 80034fa:	461a      	mov	r2, r3
 80034fc:	f7fd faea 	bl	8000ad4 <_read>
 8003500:	1c43      	adds	r3, r0, #1
 8003502:	d102      	bne.n	800350a <_read_r+0x1e>
 8003504:	682b      	ldr	r3, [r5, #0]
 8003506:	b103      	cbz	r3, 800350a <_read_r+0x1e>
 8003508:	6023      	str	r3, [r4, #0]
 800350a:	bd38      	pop	{r3, r4, r5, pc}
 800350c:	20000130 	.word	0x20000130

08003510 <_fstat_r>:
 8003510:	b538      	push	{r3, r4, r5, lr}
 8003512:	4d07      	ldr	r5, [pc, #28]	; (8003530 <_fstat_r+0x20>)
 8003514:	2300      	movs	r3, #0
 8003516:	4604      	mov	r4, r0
 8003518:	4608      	mov	r0, r1
 800351a:	4611      	mov	r1, r2
 800351c:	602b      	str	r3, [r5, #0]
 800351e:	f7fd fb02 	bl	8000b26 <_fstat>
 8003522:	1c43      	adds	r3, r0, #1
 8003524:	d102      	bne.n	800352c <_fstat_r+0x1c>
 8003526:	682b      	ldr	r3, [r5, #0]
 8003528:	b103      	cbz	r3, 800352c <_fstat_r+0x1c>
 800352a:	6023      	str	r3, [r4, #0]
 800352c:	bd38      	pop	{r3, r4, r5, pc}
 800352e:	bf00      	nop
 8003530:	20000130 	.word	0x20000130

08003534 <_isatty_r>:
 8003534:	b538      	push	{r3, r4, r5, lr}
 8003536:	4d06      	ldr	r5, [pc, #24]	; (8003550 <_isatty_r+0x1c>)
 8003538:	2300      	movs	r3, #0
 800353a:	4604      	mov	r4, r0
 800353c:	4608      	mov	r0, r1
 800353e:	602b      	str	r3, [r5, #0]
 8003540:	f7fd fb01 	bl	8000b46 <_isatty>
 8003544:	1c43      	adds	r3, r0, #1
 8003546:	d102      	bne.n	800354e <_isatty_r+0x1a>
 8003548:	682b      	ldr	r3, [r5, #0]
 800354a:	b103      	cbz	r3, 800354e <_isatty_r+0x1a>
 800354c:	6023      	str	r3, [r4, #0]
 800354e:	bd38      	pop	{r3, r4, r5, pc}
 8003550:	20000130 	.word	0x20000130

08003554 <_init>:
 8003554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003556:	bf00      	nop
 8003558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800355a:	bc08      	pop	{r3}
 800355c:	469e      	mov	lr, r3
 800355e:	4770      	bx	lr

08003560 <_fini>:
 8003560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003562:	bf00      	nop
 8003564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003566:	bc08      	pop	{r3}
 8003568:	469e      	mov	lr, r3
 800356a:	4770      	bx	lr
