

================================================================
== Vivado HLS Report for 'Stream2Mem'
================================================================
* Date:           Fri Dec 13 11:11:34 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4194312|  4194312|  4194312|  4194312|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  4194305|  4194305|         3|          1|          1|  4194304|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    136|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    125|
|Register         |        -|      -|     102|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     102|    261|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_151_p2                     |     +    |      0|  0|  30|          23|           1|
    |sum2_fu_129_p2                    |     +    |      0|  0|  40|          33|          33|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_145_p2                     |   icmp   |      0|  0|  18|          23|          24|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 136|          86|          65|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_out_V_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_out_V_WREADY   |   9|          2|    1|          2|
    |i_reg_110                           |   9|          2|   23|         46|
    |in_V_V_blk_n                        |   9|          2|    1|          2|
    |out_V_blk_n_AW                      |   9|          2|    1|          2|
    |out_V_blk_n_B                       |   9|          2|    1|          2|
    |out_V_blk_n_W                       |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 125|         27|   32|         71|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_out_V_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_out_V_WREADY   |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_reg_163        |   1|   0|    1|          0|
    |i_reg_110                           |  23|   0|   23|          0|
    |out_V_addr_reg_157                  |  32|   0|   32|          0|
    |tmp_V_reg_172                       |  32|   0|   32|          0|
    |tmp_reg_163                         |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 102|   0|  102|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   Stream2Mem  | return value |
|in_V_V_dout           |  in |   32|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_empty_n        |  in |    1|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_read           | out |    1|   ap_fifo  |     in_V_V    |    pointer   |
|m_axi_out_V_AWVALID   | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWREADY   |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWADDR    | out |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWID      | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWLEN     | out |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWSIZE    | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWBURST   | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWLOCK    | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWCACHE   | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWPROT    | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWQOS     | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWREGION  | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_AWUSER    | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WVALID    | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WREADY    |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WDATA     | out |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WSTRB     | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WLAST     | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WID       | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_WUSER     | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARVALID   | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARREADY   |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARADDR    | out |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARID      | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARLEN     | out |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARSIZE    | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARBURST   | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARLOCK    | out |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARCACHE   | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARPROT    | out |    3|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARQOS     | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARREGION  | out |    4|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_ARUSER    | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RVALID    |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RREADY    | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RDATA     |  in |   32|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RLAST     |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RID       |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RUSER     |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_RRESP     |  in |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BVALID    |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BREADY    | out |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BRESP     |  in |    2|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BID       |  in |    1|    m_axi   |     out_V     |    pointer   |
|m_axi_out_V_BUSER     |  in |    1|    m_axi   |     out_V     |    pointer   |
|out_V_offset          |  in |   30|   ap_none  |  out_V_offset |    scalar    |
|out_V_offset1         |  in |   32|   ap_none  | out_V_offset1 |    scalar    |
+----------------------+-----+-----+------------+---------------+--------------+

