
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75425                       # Simulator instruction rate (inst/s)
host_mem_usage                              201495684                       # Number of bytes of host memory used
host_op_rate                                    86026                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 63654.47                       # Real time elapsed on the host
host_tick_rate                               16441731                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4801134252                       # Number of instructions simulated
sim_ops                                    5475926226                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589666011                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   202                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       925851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1851635                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.542392                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       169113893                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    462788242                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      9328840                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    433744613                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     22143900                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     22149248                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         5348                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       550124202                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        32349601                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          175                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         793319343                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        779036618                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      9327680                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          483038107                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     195210939                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     29780397                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    334113895                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2801134251                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3189775784                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2462478127                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.295352                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.378637                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1505320633     61.13%     61.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    417855064     16.97%     78.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    127785463      5.19%     83.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     79915447      3.25%     86.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     48971808      1.99%     88.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     31651988      1.29%     89.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     29598726      1.20%     91.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26168059      1.06%     92.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    195210939      7.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2462478127                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     29893591                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2648619614                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             627145294                       # Number of loads committed
system.switch_cpus.commit.membars            36397533                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1750606383     54.88%     54.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     59721096      1.87%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     55025842      1.73%     58.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     36398196      1.14%     59.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     14979240      0.47%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     49633517      1.56%     61.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     59730007      1.87%     63.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      8358067      0.26%     63.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     51819765      1.62%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3308769      0.10%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    627145294     19.66%     85.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    473049608     14.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3189775784                       # Class of committed instruction
system.switch_cpus.commit.refs             1100194902                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         491402153                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2801134251                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3189775784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.895997                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.895997                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1783552864                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1180                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    167714808                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3626562335                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        192998538                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         397479026                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        9373984                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5643                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     126402567                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           550124202                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         406911611                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2085859304                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1598307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3396109233                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        18750288                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.219190                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    414572427                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    223607394                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.353135                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2509806980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.532713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.844065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1803538447     71.86%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         94824550      3.78%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         57745861      2.30%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         60373430      2.41%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         69405912      2.77%     83.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         34501997      1.37%     84.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         41810144      1.67%     86.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26469848      1.05%     87.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        321136791     12.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2509806980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     10245117                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        499420290                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.375492                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1230937425                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          505188959                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       122358759                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     684724753                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     29783241                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        17526                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    536535771                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3523687177                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     725748466                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     30533359                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3452219719                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1030643                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      54064244                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        9373984                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      55197816                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          851                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     48125683                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2244                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        81852                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     53982166                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     57579456                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     63486158                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        81852                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      8125632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2119485                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3350021625                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3387099837                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603436                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2021523394                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.349546                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3387577368                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3530381947                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2120168334                       # number of integer regfile writes
system.switch_cpus.ipc                       1.116075                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.116075                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1877806922     53.92%     53.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     59741346      1.72%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     58361449      1.68%     57.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     36399211      1.05%     58.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     16349920      0.47%     58.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     51239218      1.47%     60.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     59730022      1.72%     62.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     10005140      0.29%     62.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     64085307      1.84%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      3308769      0.10%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    729257617     20.94%     85.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    516468124     14.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3482753078                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            85418860                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024526                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8451623      9.89%      9.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           5167      0.01%      9.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           133      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      6434971      7.53%     17.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      4259508      4.99%     22.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            19      0.00%     22.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      2819815      3.30%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       37828883     44.29%     70.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      25618741     29.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2954580467                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8359503458                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2855424710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3141106050                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3493903935                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3482753078                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     29783242                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    333911373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        32818                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2844                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    425299038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2509806980                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.387658                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.012632                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1314429648     52.37%     52.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    409449150     16.31%     68.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    235354325      9.38%     78.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    149095592      5.94%     84.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    142980180      5.70%     89.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     99289433      3.96%     93.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     74119524      2.95%     96.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     38489551      1.53%     98.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     46599577      1.86%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2509806980                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.387658                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      613591439                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1201261356                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    531675127                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    716573871                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     45465161                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     48550405                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    684724753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    536535771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5383450669                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      343245654                       # number of misc regfile writes
system.switch_cpus.numCycles               2509807352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       213322450                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3406018891                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       35392491                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        243446962                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      105182659                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         19411                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6745010554                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3582095175                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3772163999                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         471130567                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       54610743                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        9373984                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     264444142                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        366145087                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3631567762                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1308088873                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     43822623                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         576904744                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     29783443                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    773528559                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5791154241                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7095114202                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        628412033                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       396749370                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         2044                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8783561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          221                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17567123                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            221                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             925172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       486493                       # Transaction distribution
system.membus.trans_dist::CleanEvict           439293                       # Transaction distribution
system.membus.trans_dist::ReadExReq               677                       # Transaction distribution
system.membus.trans_dist::ReadExResp              677                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        925172                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1387713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1389771                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2777484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2777484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     90353920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     90425856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    180779776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               180779776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            925849                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  925849    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              925849                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3308018036                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3309065707                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8792416526                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8771345                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4148434                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           48                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5561030                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12216                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12216                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            48                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8771297                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26350541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26350684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1593018112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1593030272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          925952                       # Total snoops (count)
system.tol2bus.snoopTraffic                  62271232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9709513                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000233                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015272                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9707248     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2265      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9709513                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13433687943                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18313625022                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            100080                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     59208832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          59211008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     31142912                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       31142912                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       462569                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             462586                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       243304                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            243304                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     56573110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             56575189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      29756564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            29756564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      29756564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     56573110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            86331752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    486608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    924281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000631501434                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        27082                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        27082                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1895128                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            459850                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     462586                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    243304                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   925172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  486608                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   857                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            57324                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            57695                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            61602                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            64163                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            62641                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            59852                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            70303                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            65530                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            60558                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            52746                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           59118                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           55801                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           49100                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           45142                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           51205                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           51535                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            29672                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            28708                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            30623                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            31022                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            29736                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            29042                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            36432                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            34300                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            35168                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            29266                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           32850                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           29216                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           26310                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           25368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           29062                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           29810                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 21034834696                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4621575000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            38365740946                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22757.21                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41507.21                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  464077                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 224893                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.21                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.22                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               925172                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              486608                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 460978                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 460968                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1171                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1153                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     25                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 25363                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 25750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 27023                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 27074                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 27092                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 27089                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 27092                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 27099                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 27097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 27128                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 27137                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 27217                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 27441                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 27758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 27529                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 27092                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 27082                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 27082                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   441                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       721930                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.078055                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.012770                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    22.008140                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        49677      6.88%      6.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       665001     92.11%     99.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         6991      0.97%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          219      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       721930                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        27082                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.129717                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    32.344224                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.037547                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              8      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            88      0.32%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          385      1.42%      1.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1217      4.49%      6.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2409      8.90%     15.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3396     12.54%     27.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         3980     14.70%     42.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4014     14.82%     57.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3464     12.79%     70.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         2790     10.30%     80.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1977      7.30%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1314      4.85%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          869      3.21%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          517      1.91%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          317      1.17%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          161      0.59%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           77      0.28%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           44      0.16%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           31      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           10      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        27082                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        27082                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.967100                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.957209                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.592024                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1299      4.80%      4.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             409      1.51%      6.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           24130     89.10%     95.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             393      1.45%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             834      3.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              15      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        27082                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              59156160                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  54848                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               31141440                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               59211008                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            31142912                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       56.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       29.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    56.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    29.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.67                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046587953582                       # Total gap between requests
system.mem_ctrls0.avgGap                   1482650.21                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     59153984                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     31141440                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2079.133848410395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 56520703.310076706111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 29755157.165552116930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       925138                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       486608                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1080000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  38364660946                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24136289828191                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     31764.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41469.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  49601095.40                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2424337020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1288565685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3035963700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1237401000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    247438326960                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    193521272160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      531562702125                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       507.899819                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 500569396739                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 511072369272                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2730243180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1451158665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3563645400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1302572700                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    272674709310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    172269574560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      536608739415                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       512.721229                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 445119597652                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 566522168359                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     59293952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          59297664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     31128192                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       31128192                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       463234                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             463263                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       243189                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            243189                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     56654441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             56657987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      29742499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            29742499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      29742499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     56654441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            86400486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    486378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    925603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000571668920                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        27078                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        27078                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1896908                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            459625                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     463263                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    243189                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   926526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  486378                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   865                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            57867                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            57380                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            61737                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            63754                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            62569                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            61033                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            70458                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            66403                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            60551                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            52318                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           58261                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           55727                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           48910                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           45654                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           51419                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           51620                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            29966                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            28764                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            30638                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            30427                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            29470                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            29640                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            36392                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            34672                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            34998                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            29034                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           32062                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           29496                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           26502                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           25342                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           29082                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           29876                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 21117652267                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4628305000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            38473796017                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22813.59                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41563.59                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  464693                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 224796                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.20                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.22                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               926526                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              486378                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 461645                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 461610                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1167                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1166                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     39                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     32                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 25276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 25686                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 27015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 27059                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 27085                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 27085                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 27086                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 27088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 27089                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 27116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 27138                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 27231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 27440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 27737                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 27516                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 27092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 27078                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 27078                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   459                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       722533                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.073053                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   123.002986                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    22.136849                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        49819      6.90%      6.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       665462     92.10%     99.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         7024      0.97%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          183      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           17      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       722533                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        27078                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     34.184246                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    32.392869                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.088080                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            74      0.27%      0.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          409      1.51%      1.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1221      4.51%      6.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         2328      8.60%     14.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         3408     12.59%     27.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4021     14.85%     42.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         4034     14.90%     57.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3443     12.72%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2752     10.16%     80.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         1967      7.26%     87.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1327      4.90%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          879      3.25%     95.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          537      1.98%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          329      1.22%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          166      0.61%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           80      0.30%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           44      0.16%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           32      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           10      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        27078                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        27078                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.961482                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.951287                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.600834                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1360      5.02%      5.02% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             434      1.60%      6.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           24046     88.80%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             397      1.47%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             816      3.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              20      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        27078                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              59242304                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  55360                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               31127104                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               59297664                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            31128192                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       56.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       29.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    56.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    29.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.67                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046588215875                       # Total gap between requests
system.mem_ctrls1.avgGap                   1481471.09                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     59238592                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     31127104                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3546.757741405967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 56601544.926182545722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 29741459.342550825328                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       926468                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       486378                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2357340                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  38471438677                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24121822351960                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     40643.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     41524.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  49594805.59                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2419467540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1285977495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3030644400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1233966240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    247611807030                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    193375217280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      531573915585                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       507.910533                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 500187878964                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 511453887047                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2739418080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1456035240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3578575140                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1304838180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    272252709810                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    172624952640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      536573364690                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       512.687429                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 446046287400                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 565595478611                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      7857710                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7857711                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      7857710                       # number of overall hits
system.l2.overall_hits::total                 7857711                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       925803                       # number of demand (read+write) misses
system.l2.demand_misses::total                 925849                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       925803                       # number of overall misses
system.l2.overall_misses::total                925849                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4076592                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  85838437941                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      85842514533                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4076592                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  85838437941                       # number of overall miss cycles
system.l2.overall_miss_latency::total     85842514533                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8783513                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8783560                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8783513                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8783560                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.105402                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105407                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.105402                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105407                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88621.565217                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92717.822194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92717.618675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88621.565217                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92717.822194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92717.618675                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              486493                       # number of writebacks
system.l2.writebacks::total                    486493                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       925803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            925849                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       925803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           925849                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3682750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  77916646212                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  77920328962                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3682750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  77916646212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  77920328962                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.105402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105407                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.105402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105407                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80059.782609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84161.151143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84160.947370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80059.782609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84161.151143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84160.947370                       # average overall mshr miss latency
system.l2.replacements                         925951                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3661941                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3661941                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3661941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3661941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           56                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            56                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        11539                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11539                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          677                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 677                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     59719821                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      59719821                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        12216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.055419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.055419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88212.438700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88212.438700                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     53937537                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     53937537                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.055419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.055419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79671.398818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79671.398818                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4076592                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4076592                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88621.565217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88621.565217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3682750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3682750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80059.782609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80059.782609                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      7846171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7846171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       925126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          925126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  85778718120                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  85778718120                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8771297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8771297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.105472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.105472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92721.119199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92721.119199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       925126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       925126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  77862708675                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  77862708675                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.105472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.105472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84164.436709                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84164.436709                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    26130373                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    942335                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.729388                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.158779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2102.526085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.487813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 14274.827324                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.128328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.871266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          722                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 281994911                       # Number of tag accesses
system.l2.tags.data_accesses                281994911                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    953410333989                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046589666011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    406911542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2407115930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204388                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    406911542                       # number of overall hits
system.cpu.icache.overall_hits::total      2407115930                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           68                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            957                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           68                       # number of overall misses
system.cpu.icache.overall_misses::total           957                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5640341                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5640341                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5640341                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5640341                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    406911610                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2407116887                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    406911610                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2407116887                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82946.191176                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5893.773250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82946.191176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5893.773250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          313                       # number of writebacks
system.cpu.icache.writebacks::total               313                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4153737                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4153737                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4153737                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4153737                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86536.187500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86536.187500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86536.187500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86536.187500                       # average overall mshr miss latency
system.cpu.icache.replacements                    313                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    406911542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2407115930                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           68                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           957                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5640341                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5640341                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    406911610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2407116887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82946.191176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5893.773250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4153737                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4153737                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86536.187500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86536.187500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.429536                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2407116867                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               937                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2568961.437567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.031879                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.397657                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       93877559530                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      93877559530                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    748690511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1021014639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1769705150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    748690511                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1021014639                       # number of overall hits
system.cpu.dcache.overall_hits::total      1769705150                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6966858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     23185047                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       30151905                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6966858                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     23185047                       # number of overall misses
system.cpu.dcache.overall_misses::total      30151905                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 581796470849                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 581796470849                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 581796470849                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 581796470849                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    755657369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1044199686                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1799857055                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    755657369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1044199686                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1799857055                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.022204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016752                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.022204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016752                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 25093.607567                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19295.512866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25093.607567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19295.512866                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32758                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3155                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               882                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              33                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.140590                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    95.606061                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7076222                       # number of writebacks
system.cpu.dcache.writebacks::total           7076222                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     14401862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14401862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     14401862                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14401862                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8783185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8783185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8783185                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8783185                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 166884345339                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 166884345339                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 166884345339                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 166884345339                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004880                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19000.436099                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19000.436099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19000.436099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19000.436099                       # average overall mshr miss latency
system.cpu.dcache.replacements               15752196                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    426303863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    577841695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1004145558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6293800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     23088578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      29382378                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 580066960539                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 580066960539                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    432597663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    600930273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1033527936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.038421                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 25123.546393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19742.001840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     14317604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14317604                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8770974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8770974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 166675041780                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 166675041780                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014596                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19003.025409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19003.025409                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322386648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    443172944                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      765559592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       673058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        96469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       769527                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1729510310                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1729510310                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    323059706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    443269413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    766329119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000218                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 17928.145933                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2247.497892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        84258                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        84258                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12211                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12211                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    209303559                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    209303559                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17140.574810                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17140.574810                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20260987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     29780543                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     50041530                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2081                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          329                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2410                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4126215                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4126215                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     29780872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     50043940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000048                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 12541.686930                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  1712.122407                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          329                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          329                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      3851829                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3851829                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 11707.686930                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11707.686930                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20263068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     29780195                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     50043263                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     29780195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     50043263                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1885542399                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15752452                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.698343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.706429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   108.292890                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.576978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.423019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       60813968708                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      60813968708                       # Number of data accesses

---------- End Simulation Statistics   ----------
