{"vcs1":{"timestamp_begin":1747550972.777898433, "rt":10.76, "ut":10.79, "st":0.67}}
{"vcselab":{"timestamp_begin":1747550983.621233990, "rt":0.39, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747550984.078175898, "rt":0.45, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747550972.136339569}
{"VCS_COMP_START_TIME": 1747550972.136339569}
{"VCS_COMP_END_TIME": 1747550984.673204378}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486636}}
{"vcselab": {"peak_mem": 183880}}
