Analysis & Synthesis report for DE2_Audio_Example
Thu Mar 22 15:53:12 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |toplevel|avconf:inst1|mSetup_ST
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 18. Source assignments for Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 19. Source assignments for Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 20. Source assignments for Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 21. Parameter Settings for User Entity Instance: avconf:inst1
 22. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 23. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 24. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 25. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 26. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 27. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 28. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 29. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 30. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 31. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 32. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 33. Parameter Settings for User Entity Instance: Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component
 34. Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6
 35. Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8
 36. Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5
 37. Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9
 38. Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10
 39. Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11
 40. scfifo Parameter Settings by Entity Instance
 41. altpll Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "Audio_Controller:inst|Audio_Clock:Audio_Clock"
 43. Port Connectivity Checks: "Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 44. Port Connectivity Checks: "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 45. Port Connectivity Checks: "avconf:inst1|I2C_Controller:u0"
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 22 15:53:11 2018      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; DE2_Audio_Example                          ;
; Top-level Entity Name              ; toplevel                                   ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 1,259                                      ;
;     Total combinational functions  ; 1,123                                      ;
;     Dedicated logic registers      ; 487                                        ;
; Total registers                    ; 487                                        ;
; Total pins                         ; 35                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 16,384                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; toplevel           ; DE2_Audio_Example  ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+----------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                         ; Library ;
+----------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; uniformRV32.v                                      ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/uniformRV32.v                                      ;         ;
; alias.v                                            ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/alias.v                                            ;         ;
; counter.v                                          ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/counter.v                                          ;         ;
; quantizer.v                                        ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/quantizer.v                                        ;         ;
; modules/add32.v                                    ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/modules/add32.v                                    ;         ;
; avconf/avconf.v                                    ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/avconf/avconf.v                                    ;         ;
; avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/avconf/I2C_Controller.v                            ;         ;
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File         ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/Audio_Controller/Audio_Controller.v                ;         ;
; toplevel.bdf                                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/toplevel.bdf                                       ;         ;
; LEDdriver.v                                        ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/LEDdriver.v                                        ;         ;
; filter_demo.bdf                                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/filter_demo.bdf                                    ;         ;
; noise_generator.bdf                                ; yes             ; User Block Diagram/Schematic File  ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/noise_generator.bdf                                ;         ;
; noise_corruption.v                                 ; yes             ; User Verilog HDL File              ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/noise_corruption.v                                 ;         ;
; AWGN_block.bdf                                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/AWGN_block.bdf                                     ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf                                                            ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/a_regfifo.inc                                                         ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                          ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                          ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/a_fffifo.inc                                                          ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                          ;         ;
; aglobal130.inc                                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                                        ;         ;
; db/scfifo_5041.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/db/scfifo_5041.tdf                                 ;         ;
; db/a_dpfifo_on31.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/db/a_dpfifo_on31.tdf                               ;         ;
; db/altsyncram_rc81.tdf                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/db/altsyncram_rc81.tdf                             ;         ;
; db/cmpr_2o8.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/db/cmpr_2o8.tdf                                    ;         ;
; db/cntr_d5b.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/db/cntr_d5b.tdf                                    ;         ;
; db/cntr_q57.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/db/cntr_q57.tdf                                    ;         ;
; db/cntr_e5b.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/db/cntr_e5b.tdf                                    ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                                                            ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc                                                       ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                     ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                     ;         ;
+----------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,259    ;
;                                             ;          ;
; Total combinational functions               ; 1123     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 415      ;
;     -- 3 input functions                    ; 467      ;
;     -- <=2 input functions                  ; 241      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 792      ;
;     -- arithmetic mode                      ; 331      ;
;                                             ;          ;
; Total registers                             ; 487      ;
;     -- Dedicated logic registers            ; 487      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 35       ;
; Total memory bits                           ; 16384    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 560      ;
; Total fan-out                               ; 7340     ;
; Average fan-out                             ; 4.14     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |toplevel                                                     ; 1123 (1)          ; 487 (0)      ; 16384       ; 0            ; 0       ; 0         ; 35   ; 0            ; |toplevel                                                                                                                                                                                                                      ;              ;
;    |AWGN_block:inst3|                                         ; 583 (0)           ; 192 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3                                                                                                                                                                                                     ;              ;
;       |noise_corrupt:inst4|                                   ; 338 (338)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4                                                                                                                                                                                 ;              ;
;       |noise_generator:inst5|                                 ; 245 (0)           ; 192 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5                                                                                                                                                                               ;              ;
;          |add32:inst12|                                       ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5|add32:inst12                                                                                                                                                                  ;              ;
;          |add32:inst13|                                       ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5|add32:inst13                                                                                                                                                                  ;              ;
;          |add32:inst3|                                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5|add32:inst3                                                                                                                                                                   ;              ;
;          |add32:inst4|                                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5|add32:inst4                                                                                                                                                                   ;              ;
;          |add32:inst|                                         ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5|add32:inst                                                                                                                                                                    ;              ;
;          |uniformRV32:inst10|                                 ; 19 (19)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10                                                                                                                                                            ;              ;
;          |uniformRV32:inst11|                                 ; 16 (16)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11                                                                                                                                                            ;              ;
;          |uniformRV32:inst5|                                  ; 10 (10)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5                                                                                                                                                             ;              ;
;          |uniformRV32:inst6|                                  ; 11 (11)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6                                                                                                                                                             ;              ;
;          |uniformRV32:inst8|                                  ; 11 (11)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8                                                                                                                                                             ;              ;
;          |uniformRV32:inst9|                                  ; 12 (12)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9                                                                                                                                                             ;              ;
;    |Audio_Controller:inst|                                    ; 321 (4)           ; 222 (4)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst                                                                                                                                                                                                ;              ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 155 (41)          ; 108 (36)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ;              ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ;              ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ;              ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ;              ;
;                |scfifo_5041:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                               ;              ;
;                   |a_dpfifo_on31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                          ;              ;
;                      |altsyncram_rc81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram  ;              ;
;                      |cntr_d5b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb      ;              ;
;                      |cntr_e5b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr          ;              ;
;                      |cntr_q57:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter   ;              ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ;              ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ;              ;
;                |scfifo_5041:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                              ;              ;
;                   |a_dpfifo_on31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                         ;              ;
;                      |altsyncram_rc81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;              ;
;                      |cntr_d5b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb     ;              ;
;                      |cntr_e5b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr         ;              ;
;                      |cntr_q57:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter  ;              ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 161 (57)          ; 104 (38)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ;              ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ;              ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ;              ;
;                |scfifo_5041:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                                ;              ;
;                   |a_dpfifo_on31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                           ;              ;
;                      |altsyncram_rc81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram   ;              ;
;                      |cntr_d5b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb       ;              ;
;                      |cntr_e5b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr           ;              ;
;                      |cntr_q57:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter    ;              ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ;              ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ;              ;
;                |scfifo_5041:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                               ;              ;
;                   |a_dpfifo_on31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                          ;              ;
;                      |altsyncram_rc81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram  ;              ;
;                      |cntr_d5b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb      ;              ;
;                      |cntr_e5b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr          ;              ;
;                      |cntr_q57:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter   ;              ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ;              ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ;              ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ;              ;
;       |Audio_Clock:Audio_Clock|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Audio_Clock:Audio_Clock                                                                                                                                                                        ;              ;
;          |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ;              ;
;    |LEDdriver:inst2|                                          ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|LEDdriver:inst2                                                                                                                                                                                                      ;              ;
;    |avconf:inst1|                                             ; 188 (139)         ; 73 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|avconf:inst1                                                                                                                                                                                                         ;              ;
;       |I2C_Controller:u0|                                     ; 49 (49)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|avconf:inst1|I2C_Controller:u0                                                                                                                                                                                       ;              ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File                                                                                  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |toplevel|Audio_Controller:inst|Audio_Clock:Audio_Clock ; C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/Audio_Controller/Audio_Clock.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |toplevel|avconf:inst1|mSetup_ST                  ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+-------------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                        ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------+------------------------+
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0]  ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1]  ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2]  ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3]  ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4]  ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5]  ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6]  ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7]  ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8]  ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9]  ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[10] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[12] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[26] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[28] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] ; AWGN_block:inst3|noise_corrupt:inst4|Mux65 ; yes                    ;
; avconf:inst1|LUT_DATA[2]                              ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[8]                              ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[9]                              ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[1]                              ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[7]                              ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[0]                              ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[10]                             ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[4]                              ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[11]                             ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[3]                              ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[6]                              ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[5]                              ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[15]                             ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[13]                             ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[14]                             ; avconf:inst1|Mux2                          ; yes                    ;
; avconf:inst1|LUT_DATA[12]                             ; avconf:inst1|Mux2                          ; yes                    ;
; Number of user-specified and inferred latches = 46    ;                                            ;                        ;
+-------------------------------------------------------+--------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+------------------------------------------------+---------------------------------------------------+
; Register name                                  ; Reason for Removal                                ;
+------------------------------------------------+---------------------------------------------------+
; avconf:inst1|mI2C_DATA[16,17,19,23]            ; Stuck at GND due to stuck port data_in            ;
; avconf:inst1|I2C_Controller:u0|SD[16,17,19,23] ; Stuck at GND due to stuck port data_in            ;
; avconf:inst1|mI2C_DATA[20,21]                  ; Merged with avconf:inst1|mI2C_DATA[18]            ;
; avconf:inst1|I2C_Controller:u0|SD[20,21]       ; Merged with avconf:inst1|I2C_Controller:u0|SD[18] ;
; avconf:inst1|mI2C_DATA[18]                     ; Merged with avconf:inst1|mI2C_DATA[22]            ;
; avconf:inst1|I2C_Controller:u0|SD[18]          ; Merged with avconf:inst1|I2C_Controller:u0|SD[22] ;
; avconf:inst1|mSetup_ST~9                       ; Lost fanout                                       ;
; avconf:inst1|mSetup_ST~10                      ; Lost fanout                                       ;
; Total Number of Removed Registers = 16         ;                                                   ;
+------------------------------------------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+----------------------------+---------------------------+----------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------+---------------------------+----------------------------------------+
; avconf:inst1|mI2C_DATA[23] ; Stuck at GND              ; avconf:inst1|I2C_Controller:u0|SD[23]  ;
;                            ; due to stuck port data_in ;                                        ;
; avconf:inst1|mI2C_DATA[19] ; Stuck at GND              ; avconf:inst1|I2C_Controller:u0|SD[19]  ;
;                            ; due to stuck port data_in ;                                        ;
; avconf:inst1|mI2C_DATA[17] ; Stuck at GND              ; avconf:inst1|I2C_Controller:u0|SD[17]  ;
;                            ; due to stuck port data_in ;                                        ;
; avconf:inst1|mI2C_DATA[16] ; Stuck at GND              ; avconf:inst1|I2C_Controller:u0|SD[16]  ;
;                            ; due to stuck port data_in ;                                        ;
+----------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 487   ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 122   ;
; Number of registers using Asynchronous Clear ; 231   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 201   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0]                    ; 17      ;
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2]                    ; 17      ;
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3]                    ; 23      ;
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1]                    ; 17      ;
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4]                    ; 12      ;
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5]                    ; 11      ;
; avconf:inst1|I2C_Controller:u0|SCLK                             ; 3       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[31] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[30] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[27] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[27] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[26] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[25] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[25] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[24] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[24] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[23] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[23] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[21] ; 3       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[19] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[19] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[18] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[17] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[16] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[16] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[15] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[14] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[14] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[13] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[13] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[11] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[11] ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[9]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[9]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[8]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[8]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[6]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[5]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[4]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[3]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[3]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[2]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[2]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[1]  ; 3       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11|Y[0]  ; 3       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10|Y[0]  ; 3       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[30]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[27]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[27]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[26]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[26]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[25]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[25]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[24]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[24]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[19]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[19]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[18]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[18]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[17]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[17]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[16]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[16]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[15]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[11]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[11]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[10]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[9]   ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[9]   ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[8]   ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[8]   ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[5]   ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[4]   ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[3]   ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[3]   ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[2]   ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[1]   ; 3       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[1]   ; 3       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9|Y[0]   ; 3       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5|Y[0]   ; 3       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[31]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[30]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[27]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[27]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[26]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[25]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[25]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[24]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[24]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[23]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[19]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[19]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[18]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[18]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[17]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[17]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[16]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[16]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8|Y[11]  ; 2       ;
; AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6|Y[11]  ; 2       ;
; Total number of inverted registers = 115*                       ;         ;
+-----------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3] ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |toplevel|avconf:inst1|I2C_Controller:u0|SD_COUNTER[5]                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Mux33                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Add0                                                                                                    ;
; 5:1                ; 60 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Mux41                                                                                                   ;
; 3:1                ; 60 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Add0                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Add1                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Mux91                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Mux89                                                                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Mux81                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Add1                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Mux94                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Mux91                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Mux90                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Mux88                                                                                                   ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |toplevel|AWGN_block:inst3|noise_corrupt:inst4|Mux83                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:inst1 ;
+-----------------+-----------+-----------------------------+
; Parameter Name  ; Value     ; Type                        ;
+-----------------+-----------+-----------------------------+
; USE_MIC_INPUT   ; 1         ; Unsigned Binary             ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary             ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary             ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary             ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary             ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary             ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary             ;
; AUD_POWER       ; 000000000 ; Unsigned Binary             ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary             ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary             ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary             ;
; CLK_Freq        ; 50000000  ; Signed Integer              ;
; I2C_Freq        ; 20000     ; Signed Integer              ;
; LUT_SIZE        ; 50        ; Signed Integer              ;
; SET_LIN_L       ; 0         ; Signed Integer              ;
; SET_LIN_R       ; 1         ; Signed Integer              ;
; SET_HEAD_L      ; 2         ; Signed Integer              ;
; SET_HEAD_R      ; 3         ; Signed Integer              ;
; A_PATH_CTRL     ; 4         ; Signed Integer              ;
; D_PATH_CTRL     ; 5         ; Signed Integer              ;
; POWER_ON        ; 6         ; Signed Integer              ;
; SET_FORMAT      ; 7         ; Signed Integer              ;
; SAMPLE_CTRL     ; 8         ; Signed Integer              ;
; SET_ACTIVE      ; 9         ; Signed Integer              ;
; SET_VIDEO       ; 10        ; Signed Integer              ;
+-----------------+-----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                               ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                 ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                 ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                             ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                   ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                          ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                  ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                  ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                    ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                  ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                  ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                 ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                 ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                             ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                   ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                          ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                               ;
+-------------------------------+-------------------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                            ;
; LOCK_HIGH                     ; 1                             ; Untyped                                            ;
; LOCK_LOW                      ; 1                             ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                            ;
; SKIP_VCO                      ; OFF                           ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                            ;
; BANDWIDTH                     ; 0                             ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                            ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                            ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                            ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                            ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                            ;
; VCO_MIN                       ; 0                             ; Untyped                                            ;
; VCO_MAX                       ; 0                             ; Untyped                                            ;
; VCO_CENTER                    ; 0                             ; Untyped                                            ;
; PFD_MIN                       ; 0                             ; Untyped                                            ;
; PFD_MAX                       ; 0                             ; Untyped                                            ;
; M_INITIAL                     ; 0                             ; Untyped                                            ;
; M                             ; 0                             ; Untyped                                            ;
; N                             ; 1                             ; Untyped                                            ;
; M2                            ; 1                             ; Untyped                                            ;
; N2                            ; 1                             ; Untyped                                            ;
; SS                            ; 1                             ; Untyped                                            ;
; C0_HIGH                       ; 0                             ; Untyped                                            ;
; C1_HIGH                       ; 0                             ; Untyped                                            ;
; C2_HIGH                       ; 0                             ; Untyped                                            ;
; C3_HIGH                       ; 0                             ; Untyped                                            ;
; C4_HIGH                       ; 0                             ; Untyped                                            ;
; C5_HIGH                       ; 0                             ; Untyped                                            ;
; C6_HIGH                       ; 0                             ; Untyped                                            ;
; C7_HIGH                       ; 0                             ; Untyped                                            ;
; C8_HIGH                       ; 0                             ; Untyped                                            ;
; C9_HIGH                       ; 0                             ; Untyped                                            ;
; C0_LOW                        ; 0                             ; Untyped                                            ;
; C1_LOW                        ; 0                             ; Untyped                                            ;
; C2_LOW                        ; 0                             ; Untyped                                            ;
; C3_LOW                        ; 0                             ; Untyped                                            ;
; C4_LOW                        ; 0                             ; Untyped                                            ;
; C5_LOW                        ; 0                             ; Untyped                                            ;
; C6_LOW                        ; 0                             ; Untyped                                            ;
; C7_LOW                        ; 0                             ; Untyped                                            ;
; C8_LOW                        ; 0                             ; Untyped                                            ;
; C9_LOW                        ; 0                             ; Untyped                                            ;
; C0_INITIAL                    ; 0                             ; Untyped                                            ;
; C1_INITIAL                    ; 0                             ; Untyped                                            ;
; C2_INITIAL                    ; 0                             ; Untyped                                            ;
; C3_INITIAL                    ; 0                             ; Untyped                                            ;
; C4_INITIAL                    ; 0                             ; Untyped                                            ;
; C5_INITIAL                    ; 0                             ; Untyped                                            ;
; C6_INITIAL                    ; 0                             ; Untyped                                            ;
; C7_INITIAL                    ; 0                             ; Untyped                                            ;
; C8_INITIAL                    ; 0                             ; Untyped                                            ;
; C9_INITIAL                    ; 0                             ; Untyped                                            ;
; C0_MODE                       ; BYPASS                        ; Untyped                                            ;
; C1_MODE                       ; BYPASS                        ; Untyped                                            ;
; C2_MODE                       ; BYPASS                        ; Untyped                                            ;
; C3_MODE                       ; BYPASS                        ; Untyped                                            ;
; C4_MODE                       ; BYPASS                        ; Untyped                                            ;
; C5_MODE                       ; BYPASS                        ; Untyped                                            ;
; C6_MODE                       ; BYPASS                        ; Untyped                                            ;
; C7_MODE                       ; BYPASS                        ; Untyped                                            ;
; C8_MODE                       ; BYPASS                        ; Untyped                                            ;
; C9_MODE                       ; BYPASS                        ; Untyped                                            ;
; C0_PH                         ; 0                             ; Untyped                                            ;
; C1_PH                         ; 0                             ; Untyped                                            ;
; C2_PH                         ; 0                             ; Untyped                                            ;
; C3_PH                         ; 0                             ; Untyped                                            ;
; C4_PH                         ; 0                             ; Untyped                                            ;
; C5_PH                         ; 0                             ; Untyped                                            ;
; C6_PH                         ; 0                             ; Untyped                                            ;
; C7_PH                         ; 0                             ; Untyped                                            ;
; C8_PH                         ; 0                             ; Untyped                                            ;
; C9_PH                         ; 0                             ; Untyped                                            ;
; L0_HIGH                       ; 1                             ; Untyped                                            ;
; L1_HIGH                       ; 1                             ; Untyped                                            ;
; G0_HIGH                       ; 1                             ; Untyped                                            ;
; G1_HIGH                       ; 1                             ; Untyped                                            ;
; G2_HIGH                       ; 1                             ; Untyped                                            ;
; G3_HIGH                       ; 1                             ; Untyped                                            ;
; E0_HIGH                       ; 1                             ; Untyped                                            ;
; E1_HIGH                       ; 1                             ; Untyped                                            ;
; E2_HIGH                       ; 1                             ; Untyped                                            ;
; E3_HIGH                       ; 1                             ; Untyped                                            ;
; L0_LOW                        ; 1                             ; Untyped                                            ;
; L1_LOW                        ; 1                             ; Untyped                                            ;
; G0_LOW                        ; 1                             ; Untyped                                            ;
; G1_LOW                        ; 1                             ; Untyped                                            ;
; G2_LOW                        ; 1                             ; Untyped                                            ;
; G3_LOW                        ; 1                             ; Untyped                                            ;
; E0_LOW                        ; 1                             ; Untyped                                            ;
; E1_LOW                        ; 1                             ; Untyped                                            ;
; E2_LOW                        ; 1                             ; Untyped                                            ;
; E3_LOW                        ; 1                             ; Untyped                                            ;
; L0_INITIAL                    ; 1                             ; Untyped                                            ;
; L1_INITIAL                    ; 1                             ; Untyped                                            ;
; G0_INITIAL                    ; 1                             ; Untyped                                            ;
; G1_INITIAL                    ; 1                             ; Untyped                                            ;
; G2_INITIAL                    ; 1                             ; Untyped                                            ;
; G3_INITIAL                    ; 1                             ; Untyped                                            ;
; E0_INITIAL                    ; 1                             ; Untyped                                            ;
; E1_INITIAL                    ; 1                             ; Untyped                                            ;
; E2_INITIAL                    ; 1                             ; Untyped                                            ;
; E3_INITIAL                    ; 1                             ; Untyped                                            ;
; L0_MODE                       ; BYPASS                        ; Untyped                                            ;
; L1_MODE                       ; BYPASS                        ; Untyped                                            ;
; G0_MODE                       ; BYPASS                        ; Untyped                                            ;
; G1_MODE                       ; BYPASS                        ; Untyped                                            ;
; G2_MODE                       ; BYPASS                        ; Untyped                                            ;
; G3_MODE                       ; BYPASS                        ; Untyped                                            ;
; E0_MODE                       ; BYPASS                        ; Untyped                                            ;
; E1_MODE                       ; BYPASS                        ; Untyped                                            ;
; E2_MODE                       ; BYPASS                        ; Untyped                                            ;
; E3_MODE                       ; BYPASS                        ; Untyped                                            ;
; L0_PH                         ; 0                             ; Untyped                                            ;
; L1_PH                         ; 0                             ; Untyped                                            ;
; G0_PH                         ; 0                             ; Untyped                                            ;
; G1_PH                         ; 0                             ; Untyped                                            ;
; G2_PH                         ; 0                             ; Untyped                                            ;
; G3_PH                         ; 0                             ; Untyped                                            ;
; E0_PH                         ; 0                             ; Untyped                                            ;
; E1_PH                         ; 0                             ; Untyped                                            ;
; E2_PH                         ; 0                             ; Untyped                                            ;
; E3_PH                         ; 0                             ; Untyped                                            ;
; M_PH                          ; 0                             ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                            ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                            ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone II                    ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                     ;
+-------------------------------+-------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6 ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SEED           ; 00001111000011110000111101000110 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8 ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SEED           ; 11001011100011110000111100001111 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5 ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SEED           ; 01001111000011110000111100001111 ; Signed Binary                                     ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9 ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SEED           ; 00001111000011111000101100111011 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10 ;
+----------------+----------------------------------+----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                               ;
+----------------+----------------------------------+----------------------------------------------------+
; SEED           ; 10001011101011010110101100001111 ; Unsigned Binary                                    ;
+----------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11 ;
+----------------+----------------------------------+----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                               ;
+----------------+----------------------------------+----------------------------------------------------+
; SEED           ; 01001111100010111110101101111101 ; Unsigned Binary                                    ;
+----------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                            ;
; Entity Instance            ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                 ;
;     -- lpm_width           ; 32                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                           ;
; Entity Instance            ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                 ;
;     -- lpm_width           ; 32                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                           ;
; Entity Instance            ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                 ;
;     -- lpm_width           ; 32                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                           ;
; Entity Instance            ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                 ;
;     -- lpm_width           ; 32                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                           ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                          ;
+-------------------------------+-----------------------------------------------------------------------+
; Name                          ; Value                                                                 ;
+-------------------------------+-----------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                     ;
; Entity Instance               ; Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                ;
;     -- PLL_TYPE               ; AUTO                                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                                     ;
+-------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:inst|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------+
; Port   ; Type   ; Severity ; Details                                      ;
+--------+--------+----------+----------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                       ;
; locked ; Output ; Info     ; Explicitly unconnected                       ;
+--------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                                          ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                                     ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:inst1|I2C_Controller:u0"                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Mar 22 15:53:05 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AudioLab -c DE2_Audio_Example
Info (12021): Found 1 design units, including 1 entities, in source file uniformrv32.v
    Info (12023): Found entity 1: uniformRV32
Info (12021): Found 1 design units, including 1 entities, in source file alias.v
    Info (12023): Found entity 1: alias_block
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter4
Info (12021): Found 1 design units, including 1 entities, in source file quantizer.v
    Info (12023): Found entity 1: quantizer
Info (12021): Found 1 design units, including 1 entities, in source file modules/mult_32.v
    Info (12023): Found entity 1: mult_32
Info (12021): Found 1 design units, including 1 entities, in source file modules/add32.v
    Info (12023): Found entity 1: add32
Info (12021): Found 1 design units, including 1 entities, in source file modules/const32.v
    Info (12023): Found entity 1: const32
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux1_32.v
    Info (12023): Found entity 1: mux1_32
Info (12021): Found 1 design units, including 1 entities, in source file modules/reg32.v
    Info (12023): Found entity 1: reg32
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller
Warning (10275): Verilog HDL Module Instantiation warning at DE2_Audio_Example.v(140): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file de2_audio_example.v
    Info (12023): Found entity 1: DE2_Audio_Example
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: toplevel
Info (12021): Found 1 design units, including 1 entities, in source file leddriver.v
    Info (12023): Found entity 1: LEDdriver
Info (12021): Found 1 design units, including 1 entities, in source file filter_demo.bdf
    Info (12023): Found entity 1: filter_demo
Info (12021): Found 1 design units, including 1 entities, in source file modules/sll2_32.v
    Info (12023): Found entity 1: sll2_32
Info (12021): Found 1 design units, including 1 entities, in source file modules/srl2_32.v
    Info (12023): Found entity 1: srl2_32
Info (12021): Found 1 design units, including 1 entities, in source file noise_generator.bdf
    Info (12023): Found entity 1: noise_generator
Info (12021): Found 1 design units, including 1 entities, in source file multi_adder.v
    Info (12023): Found entity 1: multi_Add
Info (12021): Found 1 design units, including 1 entities, in source file noise_corruption.v
    Info (12023): Found entity 1: noise_corrupt
Warning (12019): Can't analyze file -- file AWGN_block.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file awgn_block.bdf
    Info (12023): Found entity 1: AWGN_block
Warning (10236): Verilog HDL Implicit Net warning at mux1_32.v(15): created implicit net for "mux_out"
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Warning (275089): Not all bits in bus "SW[17..0]" are used
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:inst1"
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:inst1|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:inst"
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:inst|Altera_UP_Clock_Edge:Bit_Clock_Edges"
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter"
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12130): Elaborated megafunction instantiation "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12133): Instantiated megafunction "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5041.tdf
    Info (12023): Found entity 1: scfifo_5041
Info (12128): Elaborating entity "scfifo_5041" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_on31.tdf
    Info (12023): Found entity 1: a_dpfifo_on31
Info (12128): Elaborating entity "a_dpfifo_on31" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf
    Info (12023): Found entity 1: altsyncram_rc81
Info (12128): Elaborating entity "altsyncram_rc81" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf
    Info (12023): Found entity 1: cmpr_2o8
Info (12128): Elaborating entity "cmpr_2o8" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_2o8" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf
    Info (12023): Found entity 1: cntr_d5b
Info (12128): Elaborating entity "cntr_d5b" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf
    Info (12023): Found entity 1: cntr_q57
Info (12128): Elaborating entity "cntr_q57" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info (12023): Found entity 1: cntr_e5b
Info (12128): Elaborating entity "cntr_e5b" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr"
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:inst|Audio_Clock:Audio_Clock"
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component"
Info (12133): Instantiated megafunction "Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "AWGN_block" for hierarchy "AWGN_block:inst3"
Warning (275009): Pin "drop" not connected
Info (12128): Elaborating entity "noise_corrupt" for hierarchy "AWGN_block:inst3|noise_corrupt:inst4"
Warning (10240): Verilog HDL Always Construct warning at noise_corruption.v(11): inferring latch(es) for variable "shifted_AWGN", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "shifted_AWGN[0]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[1]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[2]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[3]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[4]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[5]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[6]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[7]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[8]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[9]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[10]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[11]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[12]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[13]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[14]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[15]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[16]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[17]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[18]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[19]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[20]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[21]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[22]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[23]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[24]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[25]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[26]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[27]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[28]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[29]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[30]" at noise_corruption.v(11)
Info (10041): Inferred latch for "shifted_AWGN[31]" at noise_corruption.v(11)
Info (12128): Elaborating entity "noise_generator" for hierarchy "AWGN_block:inst3|noise_generator:inst5"
Info (12128): Elaborating entity "add32" for hierarchy "AWGN_block:inst3|noise_generator:inst5|add32:inst13"
Info (12128): Elaborating entity "uniformRV32" for hierarchy "AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst6"
Info (12128): Elaborating entity "uniformRV32" for hierarchy "AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst8"
Info (12128): Elaborating entity "uniformRV32" for hierarchy "AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst5"
Info (12128): Elaborating entity "uniformRV32" for hierarchy "AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst9"
Info (12128): Elaborating entity "uniformRV32" for hierarchy "AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst10"
Info (12128): Elaborating entity "uniformRV32" for hierarchy "AWGN_block:inst3|noise_generator:inst5|uniformRV32:inst11"
Info (12128): Elaborating entity "LEDdriver" for hierarchy "LEDdriver:inst2"
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(8): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(10): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(12): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(14): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(16): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(18): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(20): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(22): truncated value with size 20 to match size of target (18)
Info (12128): Elaborating entity "filter_demo" for hierarchy "filter_demo:inst4"
Warning (275009): Pin "drop" not connected
Info (12128): Elaborating entity "quantizer" for hierarchy "filter_demo:inst4|quantizer:inst2"
Warning (10240): Verilog HDL Always Construct warning at quantizer.v(9): inferring latch(es) for variable "outp", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "outp[0]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[1]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[2]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[3]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[4]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[5]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[6]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[7]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[8]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[9]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[10]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[11]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[12]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[13]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[14]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[15]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[16]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[17]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[18]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[19]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[20]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[21]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[22]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[23]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[24]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[25]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[26]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[27]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[28]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[29]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[30]" at quantizer.v(9)
Info (10041): Inferred latch for "outp[31]" at quantizer.v(9)
Info (12128): Elaborating entity "counter4" for hierarchy "counter4:inst6"
Warning (10230): Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "alias_block" for hierarchy "alias_block:inst8"
Info (10264): Verilog HDL Case Statement information at alias.v(36): all case item expressions in this case statement are onehot
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2]
Warning (13012): Latch AWGN_block:inst3|noise_corrupt:inst4|shifted_AWGN[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2]
Warning (13012): Latch avconf:inst1|LUT_DATA[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[4]
Warning (13012): Latch avconf:inst1|LUT_DATA[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[4]
Warning (13012): Latch avconf:inst1|LUT_DATA[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[4]
Warning (13012): Latch avconf:inst1|LUT_DATA[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[4]
Warning (13012): Latch avconf:inst1|LUT_DATA[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[2]
Warning (13012): Latch avconf:inst1|LUT_DATA[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[3]
Warning (13012): Latch avconf:inst1|LUT_DATA[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[4]
Warning (13012): Latch avconf:inst1|LUT_DATA[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[17]" is stuck at VCC
    Warning (13410): Pin "LEDR[16]" is stuck at VCC
    Warning (13410): Pin "LEDR[15]" is stuck at VCC
    Warning (13410): Pin "LEDR[14]" is stuck at VCC
    Warning (13410): Pin "LEDR[13]" is stuck at VCC
    Warning (13410): Pin "LEDR[12]" is stuck at VCC
    Warning (13410): Pin "LEDR[11]" is stuck at VCC
    Warning (13410): Pin "LEDR[10]" is stuck at VCC
    Warning (13410): Pin "LEDR[8]" is stuck at VCC
    Warning (13410): Pin "LEDR[0]" is stuck at GND
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/DE2_Audio_Example.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[15]"
Info (21057): Implemented 1447 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 21 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1283 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 560 megabytes
    Info: Processing ended: Thu Mar 22 15:53:12 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/Lab 2/lab2/lab2/DE2_Audio_Example.map.smsg.


