// Seed: 3542397003
`default_nettype wire
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    input id_7,
    output id_8,
    input logic id_9
);
  logic id_10;
  logic id_11;
  initial begin
    id_6 = 1 - ~id_1[1];
  end
  assign id_8 = id_0;
  logic id_12 = id_7;
  logic id_13;
endmodule
