#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa4d4446290 .scope module, "Get_Jump_Addr" "Get_Jump_Addr" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
o0x10f9fb008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa4d4457320_0 .net "PCplus4", 31 0, o0x10f9fb008;  0 drivers
v0x7fa4d4445c60_0 .net *"_s1", 3 0, L_0x7fa4d445fd70;  1 drivers
v0x7fa4d443c0f0_0 .net *"_s10", 29 0, L_0x7fa4d44600b0;  1 drivers
L_0x10fa2d050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa4d44563b0_0 .net *"_s15", 1 0, L_0x10fa2d050;  1 drivers
v0x7fa4d443e2d0_0 .net *"_s3", 25 0, L_0x7fa4d445fe10;  1 drivers
v0x7fa4d444ab90_0 .net *"_s4", 25 0, L_0x7fa4d445ff90;  1 drivers
v0x7fa4d441a0e0_0 .net *"_s6", 23 0, L_0x7fa4d445feb0;  1 drivers
L_0x10fa2d008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa4d44556f0_0 .net *"_s8", 1 0, L_0x10fa2d008;  1 drivers
o0x10f9fb188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa4d444e540_0 .net "instr", 31 0, o0x10f9fb188;  0 drivers
v0x7fa4d444b670_0 .net "jumpAddr", 31 0, L_0x7fa4d44601d0;  1 drivers
L_0x7fa4d445fd70 .part o0x10f9fb008, 28, 4;
L_0x7fa4d445fe10 .part o0x10f9fb188, 0, 26;
L_0x7fa4d445feb0 .part L_0x7fa4d445fe10, 0, 24;
L_0x7fa4d445ff90 .concat [ 2 24 0 0], L_0x10fa2d008, L_0x7fa4d445feb0;
L_0x7fa4d44600b0 .concat [ 26 4 0 0], L_0x7fa4d445ff90, L_0x7fa4d445fd70;
L_0x7fa4d44601d0 .concat [ 30 2 0 0], L_0x7fa4d44600b0, L_0x10fa2d050;
S_0x7fa4d443a3a0 .scope module, "testbench" "testbench" 3 25;
 .timescale 0 0;
v0x7fa4d445d550_0 .net "ALUOut_E", 31 0, v0x7fa4d444cdc0_0;  1 drivers
v0x7fa4d445d620_0 .net "ALUOut_M", 31 0, v0x7fa4d443aa50_0;  1 drivers
v0x7fa4d445d6b0_0 .net "ALUOut_W", 31 0, v0x7fa4d44048f0_0;  1 drivers
v0x7fa4d445d780_0 .net "EX_D", 4 0, v0x7fa4d445a000_0;  1 drivers
v0x7fa4d445d850_0 .net "EX_E", 4 0, v0x7fa4d4443cb0_0;  1 drivers
v0x7fa4d445d920_0 .net "MEM_D", 1 0, v0x7fa4d445a120_0;  1 drivers
v0x7fa4d445d9f0_0 .net "MEM_E", 1 0, v0x7fa4d4443a00_0;  1 drivers
v0x7fa4d445dac0_0 .net "MEM_M", 1 0, v0x7fa4d443d5c0_0;  1 drivers
v0x7fa4d445db50_0 .net "Next_PC", 31 0, v0x7fa4d44597e0_0;  1 drivers
v0x7fa4d445dc60_0 .net "PCBranch_D", 31 0, v0x7fa4d4459440_0;  1 drivers
v0x7fa4d445dd30_0 .net "PCPlus4_D", 31 0, v0x7fa4d4408580_0;  1 drivers
v0x7fa4d445de00_0 .net "PCPlus4_F", 31 0, L_0x7fa4d4460370;  1 drivers
L_0x10fa2d098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x10f9fbed8 .resolv tri, v0x7fa4d4459a60_0, L_0x10fa2d098;
v0x7fa4d445de90_0 .net8 "PCSrc_D", 0 0, RS_0x10f9fbed8;  2 drivers
v0x7fa4d445df20_0 .net "PC_D", 31 0, v0x7fa4d44075a0_0;  1 drivers
v0x7fa4d445dfb0_0 .net "PC_F", 31 0, v0x7fa4d4458a80_0;  1 drivers
v0x7fa4d445e0c0_0 .net "RD1_D", 31 0, v0x7fa4d445bea0_0;  1 drivers
v0x7fa4d445e150_0 .net "RD1_E", 31 0, v0x7fa4d4417c20_0;  1 drivers
v0x7fa4d445e320_0 .net "RD2_D", 31 0, v0x7fa4d445bf30_0;  1 drivers
v0x7fa4d445e3b0_0 .net "RD2_E", 31 0, v0x7fa4d4417d40_0;  1 drivers
v0x7fa4d445e440_0 .net "Rd_E", 4 0, v0x7fa4d44026b0_0;  1 drivers
v0x7fa4d445e4d0_0 .net "Result_W", 31 0, v0x7fa4d445b5f0_0;  1 drivers
v0x7fa4d445e5a0_0 .net "Rs_E", 4 0, v0x7fa4d44027d0_0;  1 drivers
v0x7fa4d445e630_0 .net "Rt_E", 4 0, v0x7fa4d4412100_0;  1 drivers
v0x7fa4d445e700_0 .net "WB_D", 1 0, v0x7fa4d445a500_0;  1 drivers
v0x7fa4d445e7d0_0 .net "WB_E", 1 0, v0x7fa4d4410f00_0;  1 drivers
v0x7fa4d445e8a0_0 .net "WB_M", 1 0, v0x7fa4d44437c0_0;  1 drivers
v0x7fa4d445e970_0 .net "WB_W", 1 0, v0x7fa4d4403d90_0;  1 drivers
L_0x10fa2d128 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fa4d445ea00_0 .net/2u *"_s2", 31 0, L_0x10fa2d128;  1 drivers
v0x7fa4d445ea90_0 .net "a0", 31 0, L_0x7fa4d4460560;  1 drivers
v0x7fa4d445eb60_0 .net "branch", 0 0, v0x7fa4d445a590_0;  1 drivers
v0x7fa4d445ec30_0 .var "clk", 0 0;
v0x7fa4d445edc0_0 .net "instr_D", 31 0, v0x7fa4d4405a00_0;  1 drivers
v0x7fa4d445ee50_0 .net "instr_F", 31 0, v0x7fa4d445b1c0_0;  1 drivers
v0x7fa4d445e220_0 .net "jal_control", 0 0, v0x7fa4d445a6b0_0;  1 drivers
v0x7fa4d445f0e0_0 .net "jr_control", 0 0, v0x7fa4d445a740_0;  1 drivers
v0x7fa4d445f170_0 .net "jump", 0 0, v0x7fa4d445a7d0_0;  1 drivers
v0x7fa4d445f200_0 .net "number_instructions", 31 0, v0x7fa4d445b2e0_0;  1 drivers
v0x7fa4d445f290_0 .net "ra", 31 0, L_0x7fa4d44605d0;  1 drivers
v0x7fa4d445f320_0 .net "readData_M", 31 0, v0x7fa4d445aeb0_0;  1 drivers
v0x7fa4d445f3f0_0 .net "readData_W", 31 0, v0x7fa4d4403c70_0;  1 drivers
v0x7fa4d445f4c0_0 .net "signImm_D", 31 0, v0x7fa4d445d030_0;  1 drivers
v0x7fa4d445f550_0 .net "signImm_E", 31 0, v0x7fa4d4412220_0;  1 drivers
v0x7fa4d445f620_0 .net "srcB", 31 0, v0x7fa4d4459130_0;  1 drivers
v0x7fa4d445f6f0_0 .net "stat_control", 0 0, v0x7fa4d445d3a0_0;  1 drivers
v0x7fa4d445f7c0_0 .net "syscall_control", 0 0, v0x7fa4d445a960_0;  1 drivers
v0x7fa4d445f890_0 .net "v0", 31 0, L_0x7fa4d44604f0;  1 drivers
v0x7fa4d445f960_0 .net "writeData_M", 31 0, v0x7fa4d4443540_0;  1 drivers
v0x7fa4d445fa30_0 .net "writeReg_E", 4 0, v0x7fa4d445c8e0_0;  1 drivers
v0x7fa4d445fb00_0 .net "writeReg_M", 4 0, v0x7fa4d4444060_0;  1 drivers
v0x7fa4d445fbd0_0 .net "writeReg_W", 4 0, v0x7fa4d4415260_0;  1 drivers
v0x7fa4d445fca0_0 .net "zero", 0 0, v0x7fa4d444c400_0;  1 drivers
L_0x7fa4d4460640 .arith/sum 32, v0x7fa4d44075a0_0, L_0x10fa2d128;
L_0x7fa4d4460780 .part v0x7fa4d4405a00_0, 21, 5;
L_0x7fa4d44608a0 .part v0x7fa4d4405a00_0, 16, 5;
L_0x7fa4d4460940 .part v0x7fa4d445a500_0, 1, 1;
L_0x7fa4d44609e0 .part v0x7fa4d4405a00_0, 21, 5;
L_0x7fa4d4460a80 .part v0x7fa4d4405a00_0, 16, 5;
L_0x7fa4d4460b20 .part v0x7fa4d4405a00_0, 11, 5;
L_0x7fa4d4460cc0 .part v0x7fa4d4443cb0_0, 4, 1;
L_0x7fa4d4460d60 .part v0x7fa4d4443cb0_0, 3, 1;
L_0x7fa4d4460e50 .part v0x7fa4d4443cb0_0, 0, 3;
L_0x7fa4d4460f70 .part v0x7fa4d443d5c0_0, 1, 1;
L_0x7fa4d4461010 .part v0x7fa4d443d5c0_0, 0, 1;
L_0x7fa4d44610b0 .part v0x7fa4d4403d90_0, 0, 1;
S_0x7fa4d44469b0 .scope module, "ALU_block" "ALU" 3 174, 4 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg1"
    .port_info 1 /INPUT 32 "reg2"
    .port_info 2 /INPUT 3 "ALUop"
    .port_info 3 /OUTPUT 32 "ALUresult"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fa4d444b100_0 .net "ALUop", 2 0, L_0x7fa4d4460e50;  1 drivers
v0x7fa4d444cdc0_0 .var "ALUresult", 31 0;
v0x7fa4d444ce50_0 .net "reg1", 31 0, v0x7fa4d4417c20_0;  alias, 1 drivers
v0x7fa4d444c370_0 .net "reg2", 31 0, v0x7fa4d4459130_0;  alias, 1 drivers
v0x7fa4d444c400_0 .var "zero", 0 0;
E_0x7fa4d44544f0 .event edge, v0x7fa4d444b100_0, v0x7fa4d444ce50_0, v0x7fa4d444c370_0, v0x7fa4d444cdc0_0;
S_0x7fa4d44466c0 .scope module, "ExMem" "EX_MEM" 3 180, 5 4 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "MEM_E"
    .port_info 2 /INPUT 2 "WB_E"
    .port_info 3 /INPUT 32 "ALUOut_E"
    .port_info 4 /INPUT 32 "WriteData_E"
    .port_info 5 /INPUT 5 "WriteReg_E"
    .port_info 6 /OUTPUT 2 "MEM_M"
    .port_info 7 /OUTPUT 2 "WB_M"
    .port_info 8 /OUTPUT 32 "ALUOut_M"
    .port_info 9 /OUTPUT 32 "WriteData_M"
    .port_info 10 /OUTPUT 5 "WriteReg_M"
v0x7fa4d443a9c0_0 .net "ALUOut_E", 31 0, v0x7fa4d444cdc0_0;  alias, 1 drivers
v0x7fa4d443aa50_0 .var "ALUOut_M", 31 0;
v0x7fa4d443d530_0 .net "MEM_E", 1 0, v0x7fa4d4443a00_0;  alias, 1 drivers
v0x7fa4d443d5c0_0 .var "MEM_M", 1 0;
v0x7fa4d4443730_0 .net "WB_E", 1 0, v0x7fa4d4410f00_0;  alias, 1 drivers
v0x7fa4d44437c0_0 .var "WB_M", 1 0;
v0x7fa4d44434b0_0 .net "WriteData_E", 31 0, v0x7fa4d4417d40_0;  alias, 1 drivers
v0x7fa4d4443540_0 .var "WriteData_M", 31 0;
v0x7fa4d4443fd0_0 .net "WriteReg_E", 4 0, v0x7fa4d445c8e0_0;  alias, 1 drivers
v0x7fa4d4444060_0 .var "WriteReg_M", 4 0;
v0x7fa4d4446d20_0 .net "clk", 0 0, v0x7fa4d445ec30_0;  1 drivers
E_0x7fa4d444b490 .event posedge, v0x7fa4d4446d20_0;
S_0x7fa4d4444270 .scope module, "IdEx" "ID_EX" 3 162, 6 4 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "EX_D"
    .port_info 2 /INPUT 2 "MEM_D"
    .port_info 3 /INPUT 2 "WB_D"
    .port_info 4 /INPUT 5 "Rs_D"
    .port_info 5 /INPUT 5 "Rt_D"
    .port_info 6 /INPUT 5 "Rd_D"
    .port_info 7 /INPUT 32 "RD1_D"
    .port_info 8 /INPUT 32 "RD2_D"
    .port_info 9 /INPUT 32 "SignImm_D"
    .port_info 10 /OUTPUT 5 "EX_E"
    .port_info 11 /OUTPUT 2 "MEM_E"
    .port_info 12 /OUTPUT 2 "WB_E"
    .port_info 13 /OUTPUT 5 "Rs_E"
    .port_info 14 /OUTPUT 5 "Rt_E"
    .port_info 15 /OUTPUT 5 "Rd_E"
    .port_info 16 /OUTPUT 32 "RD1_E"
    .port_info 17 /OUTPUT 32 "RD2_E"
    .port_info 18 /OUTPUT 32 "SignImm_E"
v0x7fa4d4413640_0 .net "EX_D", 4 0, v0x7fa4d445a000_0;  alias, 1 drivers
v0x7fa4d4443cb0_0 .var "EX_E", 4 0;
v0x7fa4d4443d40_0 .net "MEM_D", 1 0, v0x7fa4d445a120_0;  alias, 1 drivers
v0x7fa4d4443a00_0 .var "MEM_E", 1 0;
v0x7fa4d4443a90_0 .net "RD1_D", 31 0, v0x7fa4d445bea0_0;  alias, 1 drivers
v0x7fa4d4417c20_0 .var "RD1_E", 31 0;
v0x7fa4d4417cb0_0 .net "RD2_D", 31 0, v0x7fa4d445bf30_0;  alias, 1 drivers
v0x7fa4d4417d40_0 .var "RD2_E", 31 0;
v0x7fa4d4417dd0_0 .net "Rd_D", 4 0, L_0x7fa4d4460b20;  1 drivers
v0x7fa4d44026b0_0 .var "Rd_E", 4 0;
v0x7fa4d4402740_0 .net "Rs_D", 4 0, L_0x7fa4d44609e0;  1 drivers
v0x7fa4d44027d0_0 .var "Rs_E", 4 0;
v0x7fa4d4402860_0 .net "Rt_D", 4 0, L_0x7fa4d4460a80;  1 drivers
v0x7fa4d4412100_0 .var "Rt_E", 4 0;
v0x7fa4d4412190_0 .net "SignImm_D", 31 0, v0x7fa4d445d030_0;  alias, 1 drivers
v0x7fa4d4412220_0 .var "SignImm_E", 31 0;
v0x7fa4d44122b0_0 .net "WB_D", 1 0, v0x7fa4d445a500_0;  alias, 1 drivers
v0x7fa4d4410f00_0 .var "WB_E", 1 0;
v0x7fa4d4410f90_0 .net "clk", 0 0, v0x7fa4d445ec30_0;  alias, 1 drivers
S_0x7fa4d44058a0 .scope module, "IfId" "IF_ID" 3 126, 7 4 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PCSrcD"
    .port_info 2 /INPUT 32 "PC_F"
    .port_info 3 /INPUT 32 "Instr_F"
    .port_info 4 /INPUT 32 "PC_Plus4_F"
    .port_info 5 /OUTPUT 32 "PC_D"
    .port_info 6 /OUTPUT 32 "Instr_D"
    .port_info 7 /OUTPUT 32 "PC_Plus4_D"
v0x7fa4d4405a00_0 .var "Instr_D", 31 0;
v0x7fa4d4407510_0 .net "Instr_F", 31 0, v0x7fa4d445b1c0_0;  alias, 1 drivers
v0x7fa4d4446db0_0 .net8 "PCSrcD", 0 0, RS_0x10f9fbed8;  alias, 2 drivers
v0x7fa4d44075a0_0 .var "PC_D", 31 0;
v0x7fa4d4407630_0 .net "PC_F", 31 0, v0x7fa4d4458a80_0;  alias, 1 drivers
v0x7fa4d4408580_0 .var "PC_Plus4_D", 31 0;
v0x7fa4d4408610_0 .net "PC_Plus4_F", 31 0, L_0x7fa4d4460370;  alias, 1 drivers
v0x7fa4d44086a0_0 .net "clk", 0 0, v0x7fa4d445ec30_0;  alias, 1 drivers
S_0x7fa4d4404700 .scope module, "MemWb" "MEM_WB" 3 192, 8 4 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7fa4d4404860_0 .net "ALUOut_M", 31 0, v0x7fa4d443aa50_0;  alias, 1 drivers
v0x7fa4d44048f0_0 .var "ALUOut_W", 31 0;
v0x7fa4d4403be0_0 .net "ReadData_M", 31 0, v0x7fa4d445aeb0_0;  alias, 1 drivers
v0x7fa4d4403c70_0 .var "ReadData_W", 31 0;
v0x7fa4d4403d00_0 .net "WB_M", 1 0, v0x7fa4d44437c0_0;  alias, 1 drivers
v0x7fa4d4403d90_0 .var "WB_W", 1 0;
v0x7fa4d44151d0_0 .net "WriteReg_M", 4 0, v0x7fa4d4444060_0;  alias, 1 drivers
v0x7fa4d4415260_0 .var "WriteReg_W", 4 0;
v0x7fa4d44152f0_0 .net "clk", 0 0, v0x7fa4d445ec30_0;  alias, 1 drivers
S_0x7fa4d4458920 .scope module, "PC_block" "PC" 3 114, 9 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0x7fa4d4415380_0 .net "clk", 0 0, v0x7fa4d445ec30_0;  alias, 1 drivers
v0x7fa4d4458a80_0 .var "currPC", 31 0;
v0x7fa4d4458b10_0 .net "nextPC", 31 0, v0x7fa4d44597e0_0;  alias, 1 drivers
S_0x7fa4d4458ba0 .scope module, "PCadd4" "Add4" 3 120, 10 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7fa4d4458d00_0 .net "PCplus4", 31 0, L_0x7fa4d4460370;  alias, 1 drivers
L_0x10fa2d0e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa4d4458d90_0 .net/2u *"_s0", 31 0, L_0x10fa2d0e0;  1 drivers
v0x7fa4d4458e20_0 .net "currPC", 31 0, v0x7fa4d4458a80_0;  alias, 1 drivers
L_0x7fa4d4460370 .arith/sum 32, v0x7fa4d4458a80_0, L_0x10fa2d0e0;
S_0x7fa4d4458eb0 .scope module, "aluMux" "Mux_2_1_32bit" 3 171, 11 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa4d4459010_0 .net "mux_in_0", 31 0, v0x7fa4d4417d40_0;  alias, 1 drivers
v0x7fa4d44590a0_0 .net "mux_in_1", 31 0, v0x7fa4d4412220_0;  alias, 1 drivers
v0x7fa4d4459130_0 .var "mux_out", 31 0;
v0x7fa4d44591c0_0 .net "select", 0 0, L_0x7fa4d4460d60;  1 drivers
E_0x7fa4d440a820 .event edge, v0x7fa4d44591c0_0, v0x7fa4d44434b0_0, v0x7fa4d4412220_0;
S_0x7fa4d4459250 .scope module, "branchAdder" "Adder" 3 141, 10 10 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7fa4d44593b0_0 .net "PC_Plus4", 31 0, v0x7fa4d4408580_0;  alias, 1 drivers
v0x7fa4d4459440_0 .var "out", 31 0;
v0x7fa4d44594d0_0 .net "signExtendedImmediate", 31 0, v0x7fa4d445d030_0;  alias, 1 drivers
E_0x7fa4d4404f30 .event edge, v0x7fa4d4408580_0, v0x7fa4d4412190_0;
S_0x7fa4d4459560 .scope module, "branchMux" "Mux_2_1_32bit" 3 111, 11 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa4d44596c0_0 .net "mux_in_0", 31 0, L_0x7fa4d4460370;  alias, 1 drivers
v0x7fa4d4459750_0 .net "mux_in_1", 31 0, v0x7fa4d4459440_0;  alias, 1 drivers
v0x7fa4d44597e0_0 .var "mux_out", 31 0;
v0x7fa4d4459870_0 .net8 "select", 0 0, RS_0x10f9fbed8;  alias, 2 drivers
E_0x7fa4d44161d0 .event edge, v0x7fa4d4446db0_0, v0x7fa4d4408610_0, v0x7fa4d4459440_0;
S_0x7fa4d4459900 .scope module, "branch_control" "And_Gate" 3 144, 12 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7fa4d4459a60_0 .var "and_out", 0 0;
v0x7fa4d4459af0_0 .net "branch", 0 0, v0x7fa4d445a590_0;  alias, 1 drivers
v0x7fa4d4459b80_0 .net "zero", 0 0, v0x7fa4d444c400_0;  alias, 1 drivers
E_0x7fa4d4454810 .event edge, v0x7fa4d4459af0_0, v0x7fa4d444c400_0;
S_0x7fa4d4459c10 .scope module, "control_block" "Control" 3 132, 13 7 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 5 "EX_D"
    .port_info 2 /OUTPUT 2 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
v0x7fa4d4459e50_0 .var "ALUop", 2 0;
v0x7fa4d4459ee0_0 .var "ALUsrc", 0 0;
v0x7fa4d4459f70_0 .var "Branch", 0 0;
v0x7fa4d445a000_0 .var "EX_D", 4 0;
v0x7fa4d445a090_0 .var "Jump", 0 0;
v0x7fa4d445a120_0 .var "MEM_D", 1 0;
v0x7fa4d445a1b0_0 .var "MemRead", 0 0;
v0x7fa4d445a240_0 .var "MemToReg", 0 0;
v0x7fa4d445a2d0_0 .var "MemWrite", 0 0;
v0x7fa4d445a3e0_0 .var "RegDst", 0 0;
v0x7fa4d445a470_0 .var "RegWrite", 0 0;
v0x7fa4d445a500_0 .var "WB_D", 1 0;
v0x7fa4d445a590_0 .var "branch", 0 0;
v0x7fa4d445a620_0 .net "instr", 31 0, v0x7fa4d4405a00_0;  alias, 1 drivers
v0x7fa4d445a6b0_0 .var "jal_control", 0 0;
v0x7fa4d445a740_0 .var "jr_control", 0 0;
v0x7fa4d445a7d0_0 .var "jump", 0 0;
v0x7fa4d445a960_0 .var "syscall_control", 0 0;
E_0x7fa4d4454270 .event edge, v0x7fa4d4405a00_0;
S_0x7fa4d445a9f0 .scope module, "dataMem" "Data_Memory" 3 186, 14 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x7fa4d445abe0_0 .net "address", 31 0, v0x7fa4d443aa50_0;  alias, 1 drivers
v0x7fa4d445ac70_0 .net "clk", 0 0, v0x7fa4d445ec30_0;  alias, 1 drivers
v0x7fa4d445ad00_0 .net "memRead", 0 0, L_0x7fa4d4461010;  1 drivers
v0x7fa4d445ad90_0 .net "memWrite", 0 0, L_0x7fa4d4460f70;  1 drivers
v0x7fa4d445ae20 .array "memory", 536870655 536870911, 31 0;
v0x7fa4d445aeb0_0 .var "readData", 31 0;
v0x7fa4d445af40_0 .net "writeData", 31 0, v0x7fa4d4443540_0;  alias, 1 drivers
E_0x7fa4d4453f50 .event negedge, v0x7fa4d4446d20_0;
v0x7fa4d445ae20_0 .array/port v0x7fa4d445ae20, 0;
v0x7fa4d445ae20_1 .array/port v0x7fa4d445ae20, 1;
E_0x7fa4d4453eb0/0 .event edge, v0x7fa4d445ad00_0, v0x7fa4d443aa50_0, v0x7fa4d445ae20_0, v0x7fa4d445ae20_1;
v0x7fa4d445ae20_2 .array/port v0x7fa4d445ae20, 2;
v0x7fa4d445ae20_3 .array/port v0x7fa4d445ae20, 3;
v0x7fa4d445ae20_4 .array/port v0x7fa4d445ae20, 4;
v0x7fa4d445ae20_5 .array/port v0x7fa4d445ae20, 5;
E_0x7fa4d4453eb0/1 .event edge, v0x7fa4d445ae20_2, v0x7fa4d445ae20_3, v0x7fa4d445ae20_4, v0x7fa4d445ae20_5;
v0x7fa4d445ae20_6 .array/port v0x7fa4d445ae20, 6;
v0x7fa4d445ae20_7 .array/port v0x7fa4d445ae20, 7;
v0x7fa4d445ae20_8 .array/port v0x7fa4d445ae20, 8;
v0x7fa4d445ae20_9 .array/port v0x7fa4d445ae20, 9;
E_0x7fa4d4453eb0/2 .event edge, v0x7fa4d445ae20_6, v0x7fa4d445ae20_7, v0x7fa4d445ae20_8, v0x7fa4d445ae20_9;
v0x7fa4d445ae20_10 .array/port v0x7fa4d445ae20, 10;
v0x7fa4d445ae20_11 .array/port v0x7fa4d445ae20, 11;
v0x7fa4d445ae20_12 .array/port v0x7fa4d445ae20, 12;
v0x7fa4d445ae20_13 .array/port v0x7fa4d445ae20, 13;
E_0x7fa4d4453eb0/3 .event edge, v0x7fa4d445ae20_10, v0x7fa4d445ae20_11, v0x7fa4d445ae20_12, v0x7fa4d445ae20_13;
v0x7fa4d445ae20_14 .array/port v0x7fa4d445ae20, 14;
v0x7fa4d445ae20_15 .array/port v0x7fa4d445ae20, 15;
v0x7fa4d445ae20_16 .array/port v0x7fa4d445ae20, 16;
v0x7fa4d445ae20_17 .array/port v0x7fa4d445ae20, 17;
E_0x7fa4d4453eb0/4 .event edge, v0x7fa4d445ae20_14, v0x7fa4d445ae20_15, v0x7fa4d445ae20_16, v0x7fa4d445ae20_17;
v0x7fa4d445ae20_18 .array/port v0x7fa4d445ae20, 18;
v0x7fa4d445ae20_19 .array/port v0x7fa4d445ae20, 19;
v0x7fa4d445ae20_20 .array/port v0x7fa4d445ae20, 20;
v0x7fa4d445ae20_21 .array/port v0x7fa4d445ae20, 21;
E_0x7fa4d4453eb0/5 .event edge, v0x7fa4d445ae20_18, v0x7fa4d445ae20_19, v0x7fa4d445ae20_20, v0x7fa4d445ae20_21;
v0x7fa4d445ae20_22 .array/port v0x7fa4d445ae20, 22;
v0x7fa4d445ae20_23 .array/port v0x7fa4d445ae20, 23;
v0x7fa4d445ae20_24 .array/port v0x7fa4d445ae20, 24;
v0x7fa4d445ae20_25 .array/port v0x7fa4d445ae20, 25;
E_0x7fa4d4453eb0/6 .event edge, v0x7fa4d445ae20_22, v0x7fa4d445ae20_23, v0x7fa4d445ae20_24, v0x7fa4d445ae20_25;
v0x7fa4d445ae20_26 .array/port v0x7fa4d445ae20, 26;
v0x7fa4d445ae20_27 .array/port v0x7fa4d445ae20, 27;
v0x7fa4d445ae20_28 .array/port v0x7fa4d445ae20, 28;
v0x7fa4d445ae20_29 .array/port v0x7fa4d445ae20, 29;
E_0x7fa4d4453eb0/7 .event edge, v0x7fa4d445ae20_26, v0x7fa4d445ae20_27, v0x7fa4d445ae20_28, v0x7fa4d445ae20_29;
v0x7fa4d445ae20_30 .array/port v0x7fa4d445ae20, 30;
v0x7fa4d445ae20_31 .array/port v0x7fa4d445ae20, 31;
v0x7fa4d445ae20_32 .array/port v0x7fa4d445ae20, 32;
v0x7fa4d445ae20_33 .array/port v0x7fa4d445ae20, 33;
E_0x7fa4d4453eb0/8 .event edge, v0x7fa4d445ae20_30, v0x7fa4d445ae20_31, v0x7fa4d445ae20_32, v0x7fa4d445ae20_33;
v0x7fa4d445ae20_34 .array/port v0x7fa4d445ae20, 34;
v0x7fa4d445ae20_35 .array/port v0x7fa4d445ae20, 35;
v0x7fa4d445ae20_36 .array/port v0x7fa4d445ae20, 36;
v0x7fa4d445ae20_37 .array/port v0x7fa4d445ae20, 37;
E_0x7fa4d4453eb0/9 .event edge, v0x7fa4d445ae20_34, v0x7fa4d445ae20_35, v0x7fa4d445ae20_36, v0x7fa4d445ae20_37;
v0x7fa4d445ae20_38 .array/port v0x7fa4d445ae20, 38;
v0x7fa4d445ae20_39 .array/port v0x7fa4d445ae20, 39;
v0x7fa4d445ae20_40 .array/port v0x7fa4d445ae20, 40;
v0x7fa4d445ae20_41 .array/port v0x7fa4d445ae20, 41;
E_0x7fa4d4453eb0/10 .event edge, v0x7fa4d445ae20_38, v0x7fa4d445ae20_39, v0x7fa4d445ae20_40, v0x7fa4d445ae20_41;
v0x7fa4d445ae20_42 .array/port v0x7fa4d445ae20, 42;
v0x7fa4d445ae20_43 .array/port v0x7fa4d445ae20, 43;
v0x7fa4d445ae20_44 .array/port v0x7fa4d445ae20, 44;
v0x7fa4d445ae20_45 .array/port v0x7fa4d445ae20, 45;
E_0x7fa4d4453eb0/11 .event edge, v0x7fa4d445ae20_42, v0x7fa4d445ae20_43, v0x7fa4d445ae20_44, v0x7fa4d445ae20_45;
v0x7fa4d445ae20_46 .array/port v0x7fa4d445ae20, 46;
v0x7fa4d445ae20_47 .array/port v0x7fa4d445ae20, 47;
v0x7fa4d445ae20_48 .array/port v0x7fa4d445ae20, 48;
v0x7fa4d445ae20_49 .array/port v0x7fa4d445ae20, 49;
E_0x7fa4d4453eb0/12 .event edge, v0x7fa4d445ae20_46, v0x7fa4d445ae20_47, v0x7fa4d445ae20_48, v0x7fa4d445ae20_49;
v0x7fa4d445ae20_50 .array/port v0x7fa4d445ae20, 50;
v0x7fa4d445ae20_51 .array/port v0x7fa4d445ae20, 51;
v0x7fa4d445ae20_52 .array/port v0x7fa4d445ae20, 52;
v0x7fa4d445ae20_53 .array/port v0x7fa4d445ae20, 53;
E_0x7fa4d4453eb0/13 .event edge, v0x7fa4d445ae20_50, v0x7fa4d445ae20_51, v0x7fa4d445ae20_52, v0x7fa4d445ae20_53;
v0x7fa4d445ae20_54 .array/port v0x7fa4d445ae20, 54;
v0x7fa4d445ae20_55 .array/port v0x7fa4d445ae20, 55;
v0x7fa4d445ae20_56 .array/port v0x7fa4d445ae20, 56;
v0x7fa4d445ae20_57 .array/port v0x7fa4d445ae20, 57;
E_0x7fa4d4453eb0/14 .event edge, v0x7fa4d445ae20_54, v0x7fa4d445ae20_55, v0x7fa4d445ae20_56, v0x7fa4d445ae20_57;
v0x7fa4d445ae20_58 .array/port v0x7fa4d445ae20, 58;
v0x7fa4d445ae20_59 .array/port v0x7fa4d445ae20, 59;
v0x7fa4d445ae20_60 .array/port v0x7fa4d445ae20, 60;
v0x7fa4d445ae20_61 .array/port v0x7fa4d445ae20, 61;
E_0x7fa4d4453eb0/15 .event edge, v0x7fa4d445ae20_58, v0x7fa4d445ae20_59, v0x7fa4d445ae20_60, v0x7fa4d445ae20_61;
v0x7fa4d445ae20_62 .array/port v0x7fa4d445ae20, 62;
v0x7fa4d445ae20_63 .array/port v0x7fa4d445ae20, 63;
v0x7fa4d445ae20_64 .array/port v0x7fa4d445ae20, 64;
v0x7fa4d445ae20_65 .array/port v0x7fa4d445ae20, 65;
E_0x7fa4d4453eb0/16 .event edge, v0x7fa4d445ae20_62, v0x7fa4d445ae20_63, v0x7fa4d445ae20_64, v0x7fa4d445ae20_65;
v0x7fa4d445ae20_66 .array/port v0x7fa4d445ae20, 66;
v0x7fa4d445ae20_67 .array/port v0x7fa4d445ae20, 67;
v0x7fa4d445ae20_68 .array/port v0x7fa4d445ae20, 68;
v0x7fa4d445ae20_69 .array/port v0x7fa4d445ae20, 69;
E_0x7fa4d4453eb0/17 .event edge, v0x7fa4d445ae20_66, v0x7fa4d445ae20_67, v0x7fa4d445ae20_68, v0x7fa4d445ae20_69;
v0x7fa4d445ae20_70 .array/port v0x7fa4d445ae20, 70;
v0x7fa4d445ae20_71 .array/port v0x7fa4d445ae20, 71;
v0x7fa4d445ae20_72 .array/port v0x7fa4d445ae20, 72;
v0x7fa4d445ae20_73 .array/port v0x7fa4d445ae20, 73;
E_0x7fa4d4453eb0/18 .event edge, v0x7fa4d445ae20_70, v0x7fa4d445ae20_71, v0x7fa4d445ae20_72, v0x7fa4d445ae20_73;
v0x7fa4d445ae20_74 .array/port v0x7fa4d445ae20, 74;
v0x7fa4d445ae20_75 .array/port v0x7fa4d445ae20, 75;
v0x7fa4d445ae20_76 .array/port v0x7fa4d445ae20, 76;
v0x7fa4d445ae20_77 .array/port v0x7fa4d445ae20, 77;
E_0x7fa4d4453eb0/19 .event edge, v0x7fa4d445ae20_74, v0x7fa4d445ae20_75, v0x7fa4d445ae20_76, v0x7fa4d445ae20_77;
v0x7fa4d445ae20_78 .array/port v0x7fa4d445ae20, 78;
v0x7fa4d445ae20_79 .array/port v0x7fa4d445ae20, 79;
v0x7fa4d445ae20_80 .array/port v0x7fa4d445ae20, 80;
v0x7fa4d445ae20_81 .array/port v0x7fa4d445ae20, 81;
E_0x7fa4d4453eb0/20 .event edge, v0x7fa4d445ae20_78, v0x7fa4d445ae20_79, v0x7fa4d445ae20_80, v0x7fa4d445ae20_81;
v0x7fa4d445ae20_82 .array/port v0x7fa4d445ae20, 82;
v0x7fa4d445ae20_83 .array/port v0x7fa4d445ae20, 83;
v0x7fa4d445ae20_84 .array/port v0x7fa4d445ae20, 84;
v0x7fa4d445ae20_85 .array/port v0x7fa4d445ae20, 85;
E_0x7fa4d4453eb0/21 .event edge, v0x7fa4d445ae20_82, v0x7fa4d445ae20_83, v0x7fa4d445ae20_84, v0x7fa4d445ae20_85;
v0x7fa4d445ae20_86 .array/port v0x7fa4d445ae20, 86;
v0x7fa4d445ae20_87 .array/port v0x7fa4d445ae20, 87;
v0x7fa4d445ae20_88 .array/port v0x7fa4d445ae20, 88;
v0x7fa4d445ae20_89 .array/port v0x7fa4d445ae20, 89;
E_0x7fa4d4453eb0/22 .event edge, v0x7fa4d445ae20_86, v0x7fa4d445ae20_87, v0x7fa4d445ae20_88, v0x7fa4d445ae20_89;
v0x7fa4d445ae20_90 .array/port v0x7fa4d445ae20, 90;
v0x7fa4d445ae20_91 .array/port v0x7fa4d445ae20, 91;
v0x7fa4d445ae20_92 .array/port v0x7fa4d445ae20, 92;
v0x7fa4d445ae20_93 .array/port v0x7fa4d445ae20, 93;
E_0x7fa4d4453eb0/23 .event edge, v0x7fa4d445ae20_90, v0x7fa4d445ae20_91, v0x7fa4d445ae20_92, v0x7fa4d445ae20_93;
v0x7fa4d445ae20_94 .array/port v0x7fa4d445ae20, 94;
v0x7fa4d445ae20_95 .array/port v0x7fa4d445ae20, 95;
v0x7fa4d445ae20_96 .array/port v0x7fa4d445ae20, 96;
v0x7fa4d445ae20_97 .array/port v0x7fa4d445ae20, 97;
E_0x7fa4d4453eb0/24 .event edge, v0x7fa4d445ae20_94, v0x7fa4d445ae20_95, v0x7fa4d445ae20_96, v0x7fa4d445ae20_97;
v0x7fa4d445ae20_98 .array/port v0x7fa4d445ae20, 98;
v0x7fa4d445ae20_99 .array/port v0x7fa4d445ae20, 99;
v0x7fa4d445ae20_100 .array/port v0x7fa4d445ae20, 100;
v0x7fa4d445ae20_101 .array/port v0x7fa4d445ae20, 101;
E_0x7fa4d4453eb0/25 .event edge, v0x7fa4d445ae20_98, v0x7fa4d445ae20_99, v0x7fa4d445ae20_100, v0x7fa4d445ae20_101;
v0x7fa4d445ae20_102 .array/port v0x7fa4d445ae20, 102;
v0x7fa4d445ae20_103 .array/port v0x7fa4d445ae20, 103;
v0x7fa4d445ae20_104 .array/port v0x7fa4d445ae20, 104;
v0x7fa4d445ae20_105 .array/port v0x7fa4d445ae20, 105;
E_0x7fa4d4453eb0/26 .event edge, v0x7fa4d445ae20_102, v0x7fa4d445ae20_103, v0x7fa4d445ae20_104, v0x7fa4d445ae20_105;
v0x7fa4d445ae20_106 .array/port v0x7fa4d445ae20, 106;
v0x7fa4d445ae20_107 .array/port v0x7fa4d445ae20, 107;
v0x7fa4d445ae20_108 .array/port v0x7fa4d445ae20, 108;
v0x7fa4d445ae20_109 .array/port v0x7fa4d445ae20, 109;
E_0x7fa4d4453eb0/27 .event edge, v0x7fa4d445ae20_106, v0x7fa4d445ae20_107, v0x7fa4d445ae20_108, v0x7fa4d445ae20_109;
v0x7fa4d445ae20_110 .array/port v0x7fa4d445ae20, 110;
v0x7fa4d445ae20_111 .array/port v0x7fa4d445ae20, 111;
v0x7fa4d445ae20_112 .array/port v0x7fa4d445ae20, 112;
v0x7fa4d445ae20_113 .array/port v0x7fa4d445ae20, 113;
E_0x7fa4d4453eb0/28 .event edge, v0x7fa4d445ae20_110, v0x7fa4d445ae20_111, v0x7fa4d445ae20_112, v0x7fa4d445ae20_113;
v0x7fa4d445ae20_114 .array/port v0x7fa4d445ae20, 114;
v0x7fa4d445ae20_115 .array/port v0x7fa4d445ae20, 115;
v0x7fa4d445ae20_116 .array/port v0x7fa4d445ae20, 116;
v0x7fa4d445ae20_117 .array/port v0x7fa4d445ae20, 117;
E_0x7fa4d4453eb0/29 .event edge, v0x7fa4d445ae20_114, v0x7fa4d445ae20_115, v0x7fa4d445ae20_116, v0x7fa4d445ae20_117;
v0x7fa4d445ae20_118 .array/port v0x7fa4d445ae20, 118;
v0x7fa4d445ae20_119 .array/port v0x7fa4d445ae20, 119;
v0x7fa4d445ae20_120 .array/port v0x7fa4d445ae20, 120;
v0x7fa4d445ae20_121 .array/port v0x7fa4d445ae20, 121;
E_0x7fa4d4453eb0/30 .event edge, v0x7fa4d445ae20_118, v0x7fa4d445ae20_119, v0x7fa4d445ae20_120, v0x7fa4d445ae20_121;
v0x7fa4d445ae20_122 .array/port v0x7fa4d445ae20, 122;
v0x7fa4d445ae20_123 .array/port v0x7fa4d445ae20, 123;
v0x7fa4d445ae20_124 .array/port v0x7fa4d445ae20, 124;
v0x7fa4d445ae20_125 .array/port v0x7fa4d445ae20, 125;
E_0x7fa4d4453eb0/31 .event edge, v0x7fa4d445ae20_122, v0x7fa4d445ae20_123, v0x7fa4d445ae20_124, v0x7fa4d445ae20_125;
v0x7fa4d445ae20_126 .array/port v0x7fa4d445ae20, 126;
v0x7fa4d445ae20_127 .array/port v0x7fa4d445ae20, 127;
v0x7fa4d445ae20_128 .array/port v0x7fa4d445ae20, 128;
v0x7fa4d445ae20_129 .array/port v0x7fa4d445ae20, 129;
E_0x7fa4d4453eb0/32 .event edge, v0x7fa4d445ae20_126, v0x7fa4d445ae20_127, v0x7fa4d445ae20_128, v0x7fa4d445ae20_129;
v0x7fa4d445ae20_130 .array/port v0x7fa4d445ae20, 130;
v0x7fa4d445ae20_131 .array/port v0x7fa4d445ae20, 131;
v0x7fa4d445ae20_132 .array/port v0x7fa4d445ae20, 132;
v0x7fa4d445ae20_133 .array/port v0x7fa4d445ae20, 133;
E_0x7fa4d4453eb0/33 .event edge, v0x7fa4d445ae20_130, v0x7fa4d445ae20_131, v0x7fa4d445ae20_132, v0x7fa4d445ae20_133;
v0x7fa4d445ae20_134 .array/port v0x7fa4d445ae20, 134;
v0x7fa4d445ae20_135 .array/port v0x7fa4d445ae20, 135;
v0x7fa4d445ae20_136 .array/port v0x7fa4d445ae20, 136;
v0x7fa4d445ae20_137 .array/port v0x7fa4d445ae20, 137;
E_0x7fa4d4453eb0/34 .event edge, v0x7fa4d445ae20_134, v0x7fa4d445ae20_135, v0x7fa4d445ae20_136, v0x7fa4d445ae20_137;
v0x7fa4d445ae20_138 .array/port v0x7fa4d445ae20, 138;
v0x7fa4d445ae20_139 .array/port v0x7fa4d445ae20, 139;
v0x7fa4d445ae20_140 .array/port v0x7fa4d445ae20, 140;
v0x7fa4d445ae20_141 .array/port v0x7fa4d445ae20, 141;
E_0x7fa4d4453eb0/35 .event edge, v0x7fa4d445ae20_138, v0x7fa4d445ae20_139, v0x7fa4d445ae20_140, v0x7fa4d445ae20_141;
v0x7fa4d445ae20_142 .array/port v0x7fa4d445ae20, 142;
v0x7fa4d445ae20_143 .array/port v0x7fa4d445ae20, 143;
v0x7fa4d445ae20_144 .array/port v0x7fa4d445ae20, 144;
v0x7fa4d445ae20_145 .array/port v0x7fa4d445ae20, 145;
E_0x7fa4d4453eb0/36 .event edge, v0x7fa4d445ae20_142, v0x7fa4d445ae20_143, v0x7fa4d445ae20_144, v0x7fa4d445ae20_145;
v0x7fa4d445ae20_146 .array/port v0x7fa4d445ae20, 146;
v0x7fa4d445ae20_147 .array/port v0x7fa4d445ae20, 147;
v0x7fa4d445ae20_148 .array/port v0x7fa4d445ae20, 148;
v0x7fa4d445ae20_149 .array/port v0x7fa4d445ae20, 149;
E_0x7fa4d4453eb0/37 .event edge, v0x7fa4d445ae20_146, v0x7fa4d445ae20_147, v0x7fa4d445ae20_148, v0x7fa4d445ae20_149;
v0x7fa4d445ae20_150 .array/port v0x7fa4d445ae20, 150;
v0x7fa4d445ae20_151 .array/port v0x7fa4d445ae20, 151;
v0x7fa4d445ae20_152 .array/port v0x7fa4d445ae20, 152;
v0x7fa4d445ae20_153 .array/port v0x7fa4d445ae20, 153;
E_0x7fa4d4453eb0/38 .event edge, v0x7fa4d445ae20_150, v0x7fa4d445ae20_151, v0x7fa4d445ae20_152, v0x7fa4d445ae20_153;
v0x7fa4d445ae20_154 .array/port v0x7fa4d445ae20, 154;
v0x7fa4d445ae20_155 .array/port v0x7fa4d445ae20, 155;
v0x7fa4d445ae20_156 .array/port v0x7fa4d445ae20, 156;
v0x7fa4d445ae20_157 .array/port v0x7fa4d445ae20, 157;
E_0x7fa4d4453eb0/39 .event edge, v0x7fa4d445ae20_154, v0x7fa4d445ae20_155, v0x7fa4d445ae20_156, v0x7fa4d445ae20_157;
v0x7fa4d445ae20_158 .array/port v0x7fa4d445ae20, 158;
v0x7fa4d445ae20_159 .array/port v0x7fa4d445ae20, 159;
v0x7fa4d445ae20_160 .array/port v0x7fa4d445ae20, 160;
v0x7fa4d445ae20_161 .array/port v0x7fa4d445ae20, 161;
E_0x7fa4d4453eb0/40 .event edge, v0x7fa4d445ae20_158, v0x7fa4d445ae20_159, v0x7fa4d445ae20_160, v0x7fa4d445ae20_161;
v0x7fa4d445ae20_162 .array/port v0x7fa4d445ae20, 162;
v0x7fa4d445ae20_163 .array/port v0x7fa4d445ae20, 163;
v0x7fa4d445ae20_164 .array/port v0x7fa4d445ae20, 164;
v0x7fa4d445ae20_165 .array/port v0x7fa4d445ae20, 165;
E_0x7fa4d4453eb0/41 .event edge, v0x7fa4d445ae20_162, v0x7fa4d445ae20_163, v0x7fa4d445ae20_164, v0x7fa4d445ae20_165;
v0x7fa4d445ae20_166 .array/port v0x7fa4d445ae20, 166;
v0x7fa4d445ae20_167 .array/port v0x7fa4d445ae20, 167;
v0x7fa4d445ae20_168 .array/port v0x7fa4d445ae20, 168;
v0x7fa4d445ae20_169 .array/port v0x7fa4d445ae20, 169;
E_0x7fa4d4453eb0/42 .event edge, v0x7fa4d445ae20_166, v0x7fa4d445ae20_167, v0x7fa4d445ae20_168, v0x7fa4d445ae20_169;
v0x7fa4d445ae20_170 .array/port v0x7fa4d445ae20, 170;
v0x7fa4d445ae20_171 .array/port v0x7fa4d445ae20, 171;
v0x7fa4d445ae20_172 .array/port v0x7fa4d445ae20, 172;
v0x7fa4d445ae20_173 .array/port v0x7fa4d445ae20, 173;
E_0x7fa4d4453eb0/43 .event edge, v0x7fa4d445ae20_170, v0x7fa4d445ae20_171, v0x7fa4d445ae20_172, v0x7fa4d445ae20_173;
v0x7fa4d445ae20_174 .array/port v0x7fa4d445ae20, 174;
v0x7fa4d445ae20_175 .array/port v0x7fa4d445ae20, 175;
v0x7fa4d445ae20_176 .array/port v0x7fa4d445ae20, 176;
v0x7fa4d445ae20_177 .array/port v0x7fa4d445ae20, 177;
E_0x7fa4d4453eb0/44 .event edge, v0x7fa4d445ae20_174, v0x7fa4d445ae20_175, v0x7fa4d445ae20_176, v0x7fa4d445ae20_177;
v0x7fa4d445ae20_178 .array/port v0x7fa4d445ae20, 178;
v0x7fa4d445ae20_179 .array/port v0x7fa4d445ae20, 179;
v0x7fa4d445ae20_180 .array/port v0x7fa4d445ae20, 180;
v0x7fa4d445ae20_181 .array/port v0x7fa4d445ae20, 181;
E_0x7fa4d4453eb0/45 .event edge, v0x7fa4d445ae20_178, v0x7fa4d445ae20_179, v0x7fa4d445ae20_180, v0x7fa4d445ae20_181;
v0x7fa4d445ae20_182 .array/port v0x7fa4d445ae20, 182;
v0x7fa4d445ae20_183 .array/port v0x7fa4d445ae20, 183;
v0x7fa4d445ae20_184 .array/port v0x7fa4d445ae20, 184;
v0x7fa4d445ae20_185 .array/port v0x7fa4d445ae20, 185;
E_0x7fa4d4453eb0/46 .event edge, v0x7fa4d445ae20_182, v0x7fa4d445ae20_183, v0x7fa4d445ae20_184, v0x7fa4d445ae20_185;
v0x7fa4d445ae20_186 .array/port v0x7fa4d445ae20, 186;
v0x7fa4d445ae20_187 .array/port v0x7fa4d445ae20, 187;
v0x7fa4d445ae20_188 .array/port v0x7fa4d445ae20, 188;
v0x7fa4d445ae20_189 .array/port v0x7fa4d445ae20, 189;
E_0x7fa4d4453eb0/47 .event edge, v0x7fa4d445ae20_186, v0x7fa4d445ae20_187, v0x7fa4d445ae20_188, v0x7fa4d445ae20_189;
v0x7fa4d445ae20_190 .array/port v0x7fa4d445ae20, 190;
v0x7fa4d445ae20_191 .array/port v0x7fa4d445ae20, 191;
v0x7fa4d445ae20_192 .array/port v0x7fa4d445ae20, 192;
v0x7fa4d445ae20_193 .array/port v0x7fa4d445ae20, 193;
E_0x7fa4d4453eb0/48 .event edge, v0x7fa4d445ae20_190, v0x7fa4d445ae20_191, v0x7fa4d445ae20_192, v0x7fa4d445ae20_193;
v0x7fa4d445ae20_194 .array/port v0x7fa4d445ae20, 194;
v0x7fa4d445ae20_195 .array/port v0x7fa4d445ae20, 195;
v0x7fa4d445ae20_196 .array/port v0x7fa4d445ae20, 196;
v0x7fa4d445ae20_197 .array/port v0x7fa4d445ae20, 197;
E_0x7fa4d4453eb0/49 .event edge, v0x7fa4d445ae20_194, v0x7fa4d445ae20_195, v0x7fa4d445ae20_196, v0x7fa4d445ae20_197;
v0x7fa4d445ae20_198 .array/port v0x7fa4d445ae20, 198;
v0x7fa4d445ae20_199 .array/port v0x7fa4d445ae20, 199;
v0x7fa4d445ae20_200 .array/port v0x7fa4d445ae20, 200;
v0x7fa4d445ae20_201 .array/port v0x7fa4d445ae20, 201;
E_0x7fa4d4453eb0/50 .event edge, v0x7fa4d445ae20_198, v0x7fa4d445ae20_199, v0x7fa4d445ae20_200, v0x7fa4d445ae20_201;
v0x7fa4d445ae20_202 .array/port v0x7fa4d445ae20, 202;
v0x7fa4d445ae20_203 .array/port v0x7fa4d445ae20, 203;
v0x7fa4d445ae20_204 .array/port v0x7fa4d445ae20, 204;
v0x7fa4d445ae20_205 .array/port v0x7fa4d445ae20, 205;
E_0x7fa4d4453eb0/51 .event edge, v0x7fa4d445ae20_202, v0x7fa4d445ae20_203, v0x7fa4d445ae20_204, v0x7fa4d445ae20_205;
v0x7fa4d445ae20_206 .array/port v0x7fa4d445ae20, 206;
v0x7fa4d445ae20_207 .array/port v0x7fa4d445ae20, 207;
v0x7fa4d445ae20_208 .array/port v0x7fa4d445ae20, 208;
v0x7fa4d445ae20_209 .array/port v0x7fa4d445ae20, 209;
E_0x7fa4d4453eb0/52 .event edge, v0x7fa4d445ae20_206, v0x7fa4d445ae20_207, v0x7fa4d445ae20_208, v0x7fa4d445ae20_209;
v0x7fa4d445ae20_210 .array/port v0x7fa4d445ae20, 210;
v0x7fa4d445ae20_211 .array/port v0x7fa4d445ae20, 211;
v0x7fa4d445ae20_212 .array/port v0x7fa4d445ae20, 212;
v0x7fa4d445ae20_213 .array/port v0x7fa4d445ae20, 213;
E_0x7fa4d4453eb0/53 .event edge, v0x7fa4d445ae20_210, v0x7fa4d445ae20_211, v0x7fa4d445ae20_212, v0x7fa4d445ae20_213;
v0x7fa4d445ae20_214 .array/port v0x7fa4d445ae20, 214;
v0x7fa4d445ae20_215 .array/port v0x7fa4d445ae20, 215;
v0x7fa4d445ae20_216 .array/port v0x7fa4d445ae20, 216;
v0x7fa4d445ae20_217 .array/port v0x7fa4d445ae20, 217;
E_0x7fa4d4453eb0/54 .event edge, v0x7fa4d445ae20_214, v0x7fa4d445ae20_215, v0x7fa4d445ae20_216, v0x7fa4d445ae20_217;
v0x7fa4d445ae20_218 .array/port v0x7fa4d445ae20, 218;
v0x7fa4d445ae20_219 .array/port v0x7fa4d445ae20, 219;
v0x7fa4d445ae20_220 .array/port v0x7fa4d445ae20, 220;
v0x7fa4d445ae20_221 .array/port v0x7fa4d445ae20, 221;
E_0x7fa4d4453eb0/55 .event edge, v0x7fa4d445ae20_218, v0x7fa4d445ae20_219, v0x7fa4d445ae20_220, v0x7fa4d445ae20_221;
v0x7fa4d445ae20_222 .array/port v0x7fa4d445ae20, 222;
v0x7fa4d445ae20_223 .array/port v0x7fa4d445ae20, 223;
v0x7fa4d445ae20_224 .array/port v0x7fa4d445ae20, 224;
v0x7fa4d445ae20_225 .array/port v0x7fa4d445ae20, 225;
E_0x7fa4d4453eb0/56 .event edge, v0x7fa4d445ae20_222, v0x7fa4d445ae20_223, v0x7fa4d445ae20_224, v0x7fa4d445ae20_225;
v0x7fa4d445ae20_226 .array/port v0x7fa4d445ae20, 226;
v0x7fa4d445ae20_227 .array/port v0x7fa4d445ae20, 227;
v0x7fa4d445ae20_228 .array/port v0x7fa4d445ae20, 228;
v0x7fa4d445ae20_229 .array/port v0x7fa4d445ae20, 229;
E_0x7fa4d4453eb0/57 .event edge, v0x7fa4d445ae20_226, v0x7fa4d445ae20_227, v0x7fa4d445ae20_228, v0x7fa4d445ae20_229;
v0x7fa4d445ae20_230 .array/port v0x7fa4d445ae20, 230;
v0x7fa4d445ae20_231 .array/port v0x7fa4d445ae20, 231;
v0x7fa4d445ae20_232 .array/port v0x7fa4d445ae20, 232;
v0x7fa4d445ae20_233 .array/port v0x7fa4d445ae20, 233;
E_0x7fa4d4453eb0/58 .event edge, v0x7fa4d445ae20_230, v0x7fa4d445ae20_231, v0x7fa4d445ae20_232, v0x7fa4d445ae20_233;
v0x7fa4d445ae20_234 .array/port v0x7fa4d445ae20, 234;
v0x7fa4d445ae20_235 .array/port v0x7fa4d445ae20, 235;
v0x7fa4d445ae20_236 .array/port v0x7fa4d445ae20, 236;
v0x7fa4d445ae20_237 .array/port v0x7fa4d445ae20, 237;
E_0x7fa4d4453eb0/59 .event edge, v0x7fa4d445ae20_234, v0x7fa4d445ae20_235, v0x7fa4d445ae20_236, v0x7fa4d445ae20_237;
v0x7fa4d445ae20_238 .array/port v0x7fa4d445ae20, 238;
v0x7fa4d445ae20_239 .array/port v0x7fa4d445ae20, 239;
v0x7fa4d445ae20_240 .array/port v0x7fa4d445ae20, 240;
v0x7fa4d445ae20_241 .array/port v0x7fa4d445ae20, 241;
E_0x7fa4d4453eb0/60 .event edge, v0x7fa4d445ae20_238, v0x7fa4d445ae20_239, v0x7fa4d445ae20_240, v0x7fa4d445ae20_241;
v0x7fa4d445ae20_242 .array/port v0x7fa4d445ae20, 242;
v0x7fa4d445ae20_243 .array/port v0x7fa4d445ae20, 243;
v0x7fa4d445ae20_244 .array/port v0x7fa4d445ae20, 244;
v0x7fa4d445ae20_245 .array/port v0x7fa4d445ae20, 245;
E_0x7fa4d4453eb0/61 .event edge, v0x7fa4d445ae20_242, v0x7fa4d445ae20_243, v0x7fa4d445ae20_244, v0x7fa4d445ae20_245;
v0x7fa4d445ae20_246 .array/port v0x7fa4d445ae20, 246;
v0x7fa4d445ae20_247 .array/port v0x7fa4d445ae20, 247;
v0x7fa4d445ae20_248 .array/port v0x7fa4d445ae20, 248;
v0x7fa4d445ae20_249 .array/port v0x7fa4d445ae20, 249;
E_0x7fa4d4453eb0/62 .event edge, v0x7fa4d445ae20_246, v0x7fa4d445ae20_247, v0x7fa4d445ae20_248, v0x7fa4d445ae20_249;
v0x7fa4d445ae20_250 .array/port v0x7fa4d445ae20, 250;
v0x7fa4d445ae20_251 .array/port v0x7fa4d445ae20, 251;
v0x7fa4d445ae20_252 .array/port v0x7fa4d445ae20, 252;
v0x7fa4d445ae20_253 .array/port v0x7fa4d445ae20, 253;
E_0x7fa4d4453eb0/63 .event edge, v0x7fa4d445ae20_250, v0x7fa4d445ae20_251, v0x7fa4d445ae20_252, v0x7fa4d445ae20_253;
v0x7fa4d445ae20_254 .array/port v0x7fa4d445ae20, 254;
v0x7fa4d445ae20_255 .array/port v0x7fa4d445ae20, 255;
v0x7fa4d445ae20_256 .array/port v0x7fa4d445ae20, 256;
E_0x7fa4d4453eb0/64 .event edge, v0x7fa4d445ae20_254, v0x7fa4d445ae20_255, v0x7fa4d445ae20_256;
E_0x7fa4d4453eb0 .event/or E_0x7fa4d4453eb0/0, E_0x7fa4d4453eb0/1, E_0x7fa4d4453eb0/2, E_0x7fa4d4453eb0/3, E_0x7fa4d4453eb0/4, E_0x7fa4d4453eb0/5, E_0x7fa4d4453eb0/6, E_0x7fa4d4453eb0/7, E_0x7fa4d4453eb0/8, E_0x7fa4d4453eb0/9, E_0x7fa4d4453eb0/10, E_0x7fa4d4453eb0/11, E_0x7fa4d4453eb0/12, E_0x7fa4d4453eb0/13, E_0x7fa4d4453eb0/14, E_0x7fa4d4453eb0/15, E_0x7fa4d4453eb0/16, E_0x7fa4d4453eb0/17, E_0x7fa4d4453eb0/18, E_0x7fa4d4453eb0/19, E_0x7fa4d4453eb0/20, E_0x7fa4d4453eb0/21, E_0x7fa4d4453eb0/22, E_0x7fa4d4453eb0/23, E_0x7fa4d4453eb0/24, E_0x7fa4d4453eb0/25, E_0x7fa4d4453eb0/26, E_0x7fa4d4453eb0/27, E_0x7fa4d4453eb0/28, E_0x7fa4d4453eb0/29, E_0x7fa4d4453eb0/30, E_0x7fa4d4453eb0/31, E_0x7fa4d4453eb0/32, E_0x7fa4d4453eb0/33, E_0x7fa4d4453eb0/34, E_0x7fa4d4453eb0/35, E_0x7fa4d4453eb0/36, E_0x7fa4d4453eb0/37, E_0x7fa4d4453eb0/38, E_0x7fa4d4453eb0/39, E_0x7fa4d4453eb0/40, E_0x7fa4d4453eb0/41, E_0x7fa4d4453eb0/42, E_0x7fa4d4453eb0/43, E_0x7fa4d4453eb0/44, E_0x7fa4d4453eb0/45, E_0x7fa4d4453eb0/46, E_0x7fa4d4453eb0/47, E_0x7fa4d4453eb0/48, E_0x7fa4d4453eb0/49, E_0x7fa4d4453eb0/50, E_0x7fa4d4453eb0/51, E_0x7fa4d4453eb0/52, E_0x7fa4d4453eb0/53, E_0x7fa4d4453eb0/54, E_0x7fa4d4453eb0/55, E_0x7fa4d4453eb0/56, E_0x7fa4d4453eb0/57, E_0x7fa4d4453eb0/58, E_0x7fa4d4453eb0/59, E_0x7fa4d4453eb0/60, E_0x7fa4d4453eb0/61, E_0x7fa4d4453eb0/62, E_0x7fa4d4453eb0/63, E_0x7fa4d4453eb0/64;
S_0x7fa4d445afd0 .scope module, "instructionMemory" "Instruction_Memory" 3 117, 15 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "number_instructions"
v0x7fa4d445b130_0 .net "currPC", 31 0, v0x7fa4d4458a80_0;  alias, 1 drivers
v0x7fa4d445b1c0_0 .var "instr", 31 0;
v0x7fa4d445b250 .array "mem", 1048832 1048576, 31 0;
v0x7fa4d445b2e0_0 .var "number_instructions", 31 0;
E_0x7fa4d4453fa0 .event edge, v0x7fa4d4407630_0;
S_0x7fa4d445b370 .scope module, "memToRegMux" "Mux_2_1_32bit" 3 198, 11 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa4d445b4d0_0 .net "mux_in_0", 31 0, v0x7fa4d44048f0_0;  alias, 1 drivers
v0x7fa4d445b560_0 .net "mux_in_1", 31 0, v0x7fa4d4403c70_0;  alias, 1 drivers
v0x7fa4d445b5f0_0 .var "mux_out", 31 0;
v0x7fa4d445b680_0 .net "select", 0 0, L_0x7fa4d44610b0;  1 drivers
E_0x7fa4d4452100 .event edge, v0x7fa4d445b680_0, v0x7fa4d44048f0_0, v0x7fa4d4403c70_0;
S_0x7fa4d445b710 .scope module, "reg_block" "Registers" 3 135, 16 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 32 "readData1"
    .port_info 9 /OUTPUT 32 "readData2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x7fa4d445c160_2 .array/port v0x7fa4d445c160, 2;
L_0x7fa4d44604f0 .functor BUFZ 32, v0x7fa4d445c160_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa4d445c160_4 .array/port v0x7fa4d445c160, 4;
L_0x7fa4d4460560 .functor BUFZ 32, v0x7fa4d445c160_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa4d445c160_31 .array/port v0x7fa4d445c160, 31;
L_0x7fa4d44605d0 .functor BUFZ 32, v0x7fa4d445c160_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa4d445ba70_0 .net "RegWrite", 0 0, L_0x7fa4d4460940;  1 drivers
v0x7fa4d445bb00_0 .net "a0", 31 0, L_0x7fa4d4460560;  alias, 1 drivers
v0x7fa4d445bb90_0 .net "clk", 0 0, v0x7fa4d445ec30_0;  alias, 1 drivers
v0x7fa4d445bc20_0 .var/i "i", 31 0;
v0x7fa4d445bcb0_0 .net "jal_address", 31 0, L_0x7fa4d4460640;  1 drivers
v0x7fa4d445bd80_0 .net "jal_control", 0 0, v0x7fa4d445a6b0_0;  alias, 1 drivers
v0x7fa4d445be10_0 .net "ra", 31 0, L_0x7fa4d44605d0;  alias, 1 drivers
v0x7fa4d445bea0_0 .var "readData1", 31 0;
v0x7fa4d445bf30_0 .var "readData2", 31 0;
v0x7fa4d445c040_0 .net "readReg1", 4 0, L_0x7fa4d4460780;  1 drivers
v0x7fa4d445c0d0_0 .net "readReg2", 4 0, L_0x7fa4d44608a0;  1 drivers
v0x7fa4d445c160 .array "registers", 31 0, 31 0;
v0x7fa4d445c2f0_0 .net "v0", 31 0, L_0x7fa4d44604f0;  alias, 1 drivers
v0x7fa4d445c380_0 .net "writeData", 31 0, v0x7fa4d445b5f0_0;  alias, 1 drivers
v0x7fa4d445c410_0 .net "writeReg", 4 0, v0x7fa4d4415260_0;  alias, 1 drivers
E_0x7fa4d4451f70 .event edge, v0x7fa4d445c0d0_0, v0x7fa4d445c040_0;
S_0x7fa4d445c510 .scope module, "registerMux" "Mux_2_1_5bit" 3 168, 11 18 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7fa4d445c7c0_0 .net "mux_in_0", 4 0, v0x7fa4d4412100_0;  alias, 1 drivers
v0x7fa4d445c850_0 .net "mux_in_1", 4 0, v0x7fa4d44026b0_0;  alias, 1 drivers
v0x7fa4d445c8e0_0 .var "mux_out", 4 0;
v0x7fa4d445c970_0 .net "select", 0 0, L_0x7fa4d4460cc0;  1 drivers
E_0x7fa4d44517a0 .event edge, v0x7fa4d445c970_0, v0x7fa4d4412100_0, v0x7fa4d44026b0_0;
S_0x7fa4d445ca00 .scope module, "runStats" "Stats" 3 204, 17 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7fa4d445cbb0_0 .net "clk", 0 0, v0x7fa4d445ec30_0;  alias, 1 drivers
v0x7fa4d445cc40_0 .var "number_cycles", 31 0;
v0x7fa4d445ccd0_0 .net "number_instructions", 31 0, v0x7fa4d445b2e0_0;  alias, 1 drivers
v0x7fa4d445cd60_0 .net "stat_control", 0 0, v0x7fa4d445d3a0_0;  alias, 1 drivers
E_0x7fa4d444b090 .event edge, v0x7fa4d445cd60_0;
S_0x7fa4d445cdf0 .scope module, "signExtend_block" "Sign_Extend_16_32" 3 138, 18 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7fa4d445cfa0_0 .net "instr", 31 0, v0x7fa4d4405a00_0;  alias, 1 drivers
v0x7fa4d445d030_0 .var "out_value", 31 0;
S_0x7fa4d445d100 .scope module, "testSyscall" "Syscall" 3 156, 19 5 0, S_0x7fa4d443a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "v0"
    .port_info 2 /INPUT 32 "a0"
    .port_info 3 /OUTPUT 1 "stat_control"
v0x7fa4d445d310_0 .net "a0", 31 0, L_0x7fa4d4460560;  alias, 1 drivers
v0x7fa4d445d3a0_0 .var "stat_control", 0 0;
v0x7fa4d445d430_0 .net "syscall_control", 0 0, v0x7fa4d445a960_0;  alias, 1 drivers
v0x7fa4d445d4c0_0 .net "v0", 31 0, L_0x7fa4d44604f0;  alias, 1 drivers
E_0x7fa4d4451340 .event edge, v0x7fa4d445a960_0, v0x7fa4d445c2f0_0, v0x7fa4d445bb00_0;
    .scope S_0x7fa4d4459560;
T_0 ;
    %wait E_0x7fa4d44161d0;
    %load/vec4 v0x7fa4d4459870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fa4d44596c0_0;
    %store/vec4 v0x7fa4d44597e0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa4d4459750_0;
    %store/vec4 v0x7fa4d44597e0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa4d4458920;
T_1 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x7fa4d4458a80_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7fa4d4458920;
T_2 ;
    %wait E_0x7fa4d444b490;
    %vpi_func 9 14 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fa4d4458b10_0;
    %store/vec4 v0x7fa4d4458a80_0, 0, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa4d445afd0;
T_3 ;
    %vpi_call 15 11 "$readmemh", "../test/add_test/add_test.v", v0x7fa4d445b250 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d445b2e0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7fa4d445afd0;
T_4 ;
    %wait E_0x7fa4d4453fa0;
    %load/vec4 v0x7fa4d445b130_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7fa4d445b250, 4;
    %store/vec4 v0x7fa4d445b1c0_0, 0, 32;
    %load/vec4 v0x7fa4d445b2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa4d445b2e0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa4d44058a0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d4405a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d4408580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d44075a0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7fa4d44058a0;
T_6 ;
    %wait E_0x7fa4d444b490;
    %load/vec4 v0x7fa4d4446db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fa4d4407630_0;
    %store/vec4 v0x7fa4d44075a0_0, 0, 32;
    %load/vec4 v0x7fa4d4407510_0;
    %store/vec4 v0x7fa4d4405a00_0, 0, 32;
    %load/vec4 v0x7fa4d4408610_0;
    %store/vec4 v0x7fa4d4408580_0, 0, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa4d4459c10;
T_7 ;
    %wait E_0x7fa4d4454270;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d445a3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d445a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d4459f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d445a1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d445a240_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d445a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d4459ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d445a2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d445a960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d445a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d445a6b0_0, 0, 1;
    %load/vec4 v0x7fa4d445a620_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %vpi_call 13 136 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_7.12;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d4459ee0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %jmp T_7.12;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a090_0, 0, 1;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a6b0_0, 0, 1;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a470_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d4459ee0_0, 0, 1;
    %jmp T_7.12;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a470_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d4459ee0_0, 0, 1;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a470_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d4459ee0_0, 0, 1;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d4459f70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d4459f70_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d4459ee0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d4459ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a2d0_0, 0, 1;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a470_0, 0, 1;
    %load/vec4 v0x7fa4d445a620_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %vpi_call 13 130 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_7.22;
T_7.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %jmp T_7.22;
T_7.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %jmp T_7.22;
T_7.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %jmp T_7.22;
T_7.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %jmp T_7.22;
T_7.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %jmp T_7.22;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a740_0, 0, 1;
    %jmp T_7.22;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445a470_0, 0, 1;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fa4d4459e50_0, 0, 3;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa4d445a3e0_0;
    %load/vec4 v0x7fa4d4459ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa4d4459e50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa4d445a000_0, 0, 5;
    %load/vec4 v0x7fa4d445a2d0_0;
    %load/vec4 v0x7fa4d445a1b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa4d445a120_0, 0, 2;
    %load/vec4 v0x7fa4d445a470_0;
    %load/vec4 v0x7fa4d445a240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa4d445a500_0, 0, 2;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa4d445b710;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d445bc20_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fa4d445bc20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fa4d445bc20_0;
    %store/vec4a v0x7fa4d445c160, 4, 0;
    %load/vec4 v0x7fa4d445bc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa4d445bc20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7fa4d445b710;
T_9 ;
    %wait E_0x7fa4d4451f70;
    %load/vec4 v0x7fa4d445c040_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa4d445c160, 4;
    %store/vec4 v0x7fa4d445bea0_0, 0, 32;
    %load/vec4 v0x7fa4d445c0d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa4d445c160, 4;
    %store/vec4 v0x7fa4d445bf30_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa4d445b710;
T_10 ;
    %wait E_0x7fa4d4453f50;
    %load/vec4 v0x7fa4d445ba70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa4d445c410_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fa4d445bd80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7fa4d445bcb0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa4d445c160, 4, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fa4d445c380_0;
    %load/vec4 v0x7fa4d445c410_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fa4d445c160, 4, 0;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa4d445cdf0;
T_11 ;
    %wait E_0x7fa4d4454270;
    %load/vec4 v0x7fa4d445cfa0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fa4d445cfa0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa4d445d030_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fa4d445cfa0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa4d445cfa0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa4d445d030_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa4d4459250;
T_12 ;
    %wait E_0x7fa4d4404f30;
    %load/vec4 v0x7fa4d44593b0_0;
    %load/vec4 v0x7fa4d44594d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7fa4d4459440_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa4d4459900;
T_13 ;
    %wait E_0x7fa4d4454810;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d4459a60_0, 0, 1;
    %load/vec4 v0x7fa4d4459af0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa4d4459b80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d4459a60_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fa4d445d100;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa4d445d3a0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fa4d445d100;
T_15 ;
    %wait E_0x7fa4d4451340;
    %load/vec4 v0x7fa4d445d430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fa4d445d4c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_call 19 18 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7fa4d445d310_0 {0 0 0};
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7fa4d445d4c0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call 19 23 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445d3a0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 19 25 "$finish" {0 0 0};
T_15.4 ;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fa4d4444270;
T_16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa4d4443cb0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa4d4443a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa4d4410f00_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa4d44027d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa4d4412100_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa4d44026b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d4417c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d4417d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d4412220_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x7fa4d4444270;
T_17 ;
    %wait E_0x7fa4d444b490;
    %load/vec4 v0x7fa4d4413640_0;
    %store/vec4 v0x7fa4d4443cb0_0, 0, 5;
    %load/vec4 v0x7fa4d4443d40_0;
    %store/vec4 v0x7fa4d4443a00_0, 0, 2;
    %load/vec4 v0x7fa4d44122b0_0;
    %store/vec4 v0x7fa4d4410f00_0, 0, 2;
    %load/vec4 v0x7fa4d4402740_0;
    %store/vec4 v0x7fa4d44027d0_0, 0, 5;
    %load/vec4 v0x7fa4d4402860_0;
    %store/vec4 v0x7fa4d4412100_0, 0, 5;
    %load/vec4 v0x7fa4d4417dd0_0;
    %store/vec4 v0x7fa4d44026b0_0, 0, 5;
    %load/vec4 v0x7fa4d4443a90_0;
    %store/vec4 v0x7fa4d4417c20_0, 0, 32;
    %load/vec4 v0x7fa4d4417cb0_0;
    %store/vec4 v0x7fa4d4417d40_0, 0, 32;
    %load/vec4 v0x7fa4d4412190_0;
    %store/vec4 v0x7fa4d4412220_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fa4d445c510;
T_18 ;
    %wait E_0x7fa4d44517a0;
    %load/vec4 v0x7fa4d445c970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7fa4d445c7c0_0;
    %store/vec4 v0x7fa4d445c8e0_0, 0, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fa4d445c850_0;
    %store/vec4 v0x7fa4d445c8e0_0, 0, 5;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fa4d4458eb0;
T_19 ;
    %wait E_0x7fa4d440a820;
    %load/vec4 v0x7fa4d44591c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x7fa4d4459010_0;
    %store/vec4 v0x7fa4d4459130_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fa4d44590a0_0;
    %store/vec4 v0x7fa4d4459130_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fa4d44469b0;
T_20 ;
    %wait E_0x7fa4d44544f0;
    %load/vec4 v0x7fa4d444b100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.0 ;
    %load/vec4 v0x7fa4d444ce50_0;
    %load/vec4 v0x7fa4d444c370_0;
    %and;
    %store/vec4 v0x7fa4d444cdc0_0, 0, 32;
    %jmp T_20.6;
T_20.1 ;
    %load/vec4 v0x7fa4d444ce50_0;
    %load/vec4 v0x7fa4d444c370_0;
    %or;
    %store/vec4 v0x7fa4d444cdc0_0, 0, 32;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x7fa4d444ce50_0;
    %load/vec4 v0x7fa4d444c370_0;
    %add;
    %store/vec4 v0x7fa4d444cdc0_0, 0, 32;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x7fa4d444ce50_0;
    %load/vec4 v0x7fa4d444c370_0;
    %sub;
    %store/vec4 v0x7fa4d444cdc0_0, 0, 32;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x7fa4d444c370_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7fa4d444cdc0_0, 0, 32;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v0x7fa4d444ce50_0;
    %load/vec4 v0x7fa4d444c370_0;
    %cmp/u;
    %jmp/0xz  T_20.7, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa4d444cdc0_0, 0, 32;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d444cdc0_0, 0, 32;
T_20.8 ;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa4d444cdc0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.10, 8;
T_20.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.10, 8;
 ; End of false expr.
    %blend;
T_20.10;
    %pad/s 1;
    %store/vec4 v0x7fa4d444c400_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fa4d44466c0;
T_21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa4d443d5c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa4d44437c0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d443aa50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d4443540_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa4d4444060_0, 0, 5;
    %end;
    .thread T_21;
    .scope S_0x7fa4d44466c0;
T_22 ;
    %wait E_0x7fa4d444b490;
    %load/vec4 v0x7fa4d443d530_0;
    %store/vec4 v0x7fa4d443d5c0_0, 0, 2;
    %load/vec4 v0x7fa4d4443730_0;
    %store/vec4 v0x7fa4d44437c0_0, 0, 2;
    %load/vec4 v0x7fa4d443a9c0_0;
    %store/vec4 v0x7fa4d443aa50_0, 0, 32;
    %load/vec4 v0x7fa4d44434b0_0;
    %pad/u 5;
    %store/vec4 v0x7fa4d4444060_0, 0, 5;
    %load/vec4 v0x7fa4d4443fd0_0;
    %store/vec4 v0x7fa4d4444060_0, 0, 5;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fa4d445a9f0;
T_23 ;
    %wait E_0x7fa4d4453eb0;
    %load/vec4 v0x7fa4d445ad00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x7fa4d445abe0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fa4d445ae20, 4;
    %store/vec4 v0x7fa4d445aeb0_0, 0, 32;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fa4d445a9f0;
T_24 ;
    %wait E_0x7fa4d4453f50;
    %load/vec4 v0x7fa4d445ad90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x7fa4d445af40_0;
    %load/vec4 v0x7fa4d445abe0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fa4d445ae20, 4, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fa4d4404700;
T_25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa4d4403d90_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d4403c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d44048f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa4d4415260_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x7fa4d4404700;
T_26 ;
    %wait E_0x7fa4d444b490;
    %load/vec4 v0x7fa4d4403d00_0;
    %store/vec4 v0x7fa4d4403d90_0, 0, 2;
    %load/vec4 v0x7fa4d4403be0_0;
    %store/vec4 v0x7fa4d4403c70_0, 0, 32;
    %load/vec4 v0x7fa4d4404860_0;
    %store/vec4 v0x7fa4d44048f0_0, 0, 32;
    %load/vec4 v0x7fa4d44151d0_0;
    %store/vec4 v0x7fa4d4415260_0, 0, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fa4d445b370;
T_27 ;
    %wait E_0x7fa4d4452100;
    %load/vec4 v0x7fa4d445b680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7fa4d445b4d0_0;
    %store/vec4 v0x7fa4d445b5f0_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fa4d445b560_0;
    %store/vec4 v0x7fa4d445b5f0_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fa4d445ca00;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa4d445cc40_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x7fa4d445ca00;
T_29 ;
    %wait E_0x7fa4d444b490;
    %load/vec4 v0x7fa4d445cc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa4d445cc40_0, 0, 32;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fa4d445ca00;
T_30 ;
    %wait E_0x7fa4d444b090;
    %load/vec4 v0x7fa4d445cd60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 17 22 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7fa4d445ccd0_0;
    %load/vec4 v0x7fa4d445cc40_0;
    %div;
    %vpi_call 17 23 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7fa4d445cc40_0, v0x7fa4d445ccd0_0, S<0,vec4,u32> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fa4d443a3a0;
T_31 ;
    %load/vec4 v0x7fa4d445f6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fa4d445ec30_0;
    %inv;
    %store/vec4 v0x7fa4d445ec30_0, 0, 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fa4d443a3a0;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa4d445ec30_0, 0, 1;
    %vpi_call 3 218 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 3 219 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa4d443a3a0 {0 0 0};
    %delay 5000, 0;
    %vpi_call 3 223 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "./Get_Jump_Addr.v";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./PC.v";
    "./Adder.v";
    "./MUX.v";
    "./And_Gate.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Instruction_Memory.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
