<stg><name>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_imag_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_imag_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_real_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_real_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %fftInStrm_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:11 %store_ln3267 = store i5 0, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln3267"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:12 %store_ln3267 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln3267"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:13 %store_ln3267 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln3267"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln3267 = br void

]]></Node>
<StgValue><ssdm name="br_ln3267"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %icmp_ln3267 = icmp_eq  i5 %indvar_flatten_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln3267"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %add_ln3267 = add i5 %indvar_flatten_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln3267"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln3267 = br i1 %icmp_ln3267, void %.split6.i, void %_ZN2xf3dsp3fft12array2StreamILi16ELi4ESt7complexI8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEEvPAdvT_T0__T1_PN3hls6streamIS9_Li0EEE.exit.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln3267"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.split6.i:0 %j_load = load i3 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.split6.i:1 %i_load = load i3 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split6.i:4 %icmp_ln3268 = icmp_eq  i3 %j_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln3268"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split6.i:5 %select_ln3267 = select i1 %icmp_ln3268, i3 0, i3 %j_load

]]></Node>
<StgValue><ssdm name="select_ln3267"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split6.i:6 %add_ln3267_4 = add i3 %i_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln3267_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split6.i:7 %select_ln3267_4 = select i1 %icmp_ln3268, i3 %add_ln3267_4, i3 %i_load

]]></Node>
<StgValue><ssdm name="select_ln3267_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="3">
<![CDATA[
.split6.i:8 %zext_ln3267 = zext i3 %select_ln3267_4

]]></Node>
<StgValue><ssdm name="zext_ln3267"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="3">
<![CDATA[
.split6.i:11 %trunc_ln3270 = trunc i3 %select_ln3267

]]></Node>
<StgValue><ssdm name="trunc_ln3270"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i:12 %p_inDataArray_M_real_V_0_addr = getelementptr i22 %p_inDataArray_M_real_V_0, i64 0, i64 %zext_ln3267

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_0_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:13 %p_inDataArray_M_real_V_0_load = load i2 %p_inDataArray_M_real_V_0_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_0_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i:14 %p_inDataArray_M_real_V_1_addr = getelementptr i22 %p_inDataArray_M_real_V_1, i64 0, i64 %zext_ln3267

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:15 %p_inDataArray_M_real_V_1_load = load i2 %p_inDataArray_M_real_V_1_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i:16 %p_inDataArray_M_real_V_2_addr = getelementptr i22 %p_inDataArray_M_real_V_2, i64 0, i64 %zext_ln3267

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:17 %p_inDataArray_M_real_V_2_load = load i2 %p_inDataArray_M_real_V_2_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_2_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i:18 %p_inDataArray_M_real_V_3_addr = getelementptr i22 %p_inDataArray_M_real_V_3, i64 0, i64 %zext_ln3267

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_3_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:19 %p_inDataArray_M_real_V_3_load = load i2 %p_inDataArray_M_real_V_3_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_3_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i:21 %p_inDataArray_M_imag_V_0_addr = getelementptr i22 %p_inDataArray_M_imag_V_0, i64 0, i64 %zext_ln3267

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_0_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:22 %p_inDataArray_M_imag_V_0_load = load i2 %p_inDataArray_M_imag_V_0_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_0_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i:23 %p_inDataArray_M_imag_V_1_addr = getelementptr i22 %p_inDataArray_M_imag_V_1, i64 0, i64 %zext_ln3267

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:24 %p_inDataArray_M_imag_V_1_load = load i2 %p_inDataArray_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_1_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i:25 %p_inDataArray_M_imag_V_2_addr = getelementptr i22 %p_inDataArray_M_imag_V_2, i64 0, i64 %zext_ln3267

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_2_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:26 %p_inDataArray_M_imag_V_2_load = load i2 %p_inDataArray_M_imag_V_2_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_2_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i:27 %p_inDataArray_M_imag_V_3_addr = getelementptr i22 %p_inDataArray_M_imag_V_3, i64 0, i64 %zext_ln3267

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_3_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:28 %p_inDataArray_M_imag_V_3_load = load i2 %p_inDataArray_M_imag_V_3_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_3_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split6.i:30 %switch_ln174 = switch i2 %trunc_ln3270, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln174"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split4.i25:0 %add_ln3268 = add i3 %select_ln3267, i3 1

]]></Node>
<StgValue><ssdm name="add_ln3268"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4.i25:1 %store_ln3267 = store i5 %add_ln3267, i5 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln3267"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4.i25:2 %store_ln3267 = store i3 %select_ln3267_4, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln3267"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4.i25:3 %store_ln3268 = store i3 %add_ln3268, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln3268"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.split4.i25:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0">
<![CDATA[
_ZN2xf3dsp3fft12array2StreamILi16ELi4ESt7complexI8ap_fixedILi22ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEEvPAdvT_T0__T1_PN3hls6streamIS9_Li0EEE.exit.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_3267_1_VITIS_LOOP_3268_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split6.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.i:9 %specpipeline_ln3268 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln3268"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.i:10 %specloopname_ln3268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln3268"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:13 %p_inDataArray_M_real_V_0_load = load i2 %p_inDataArray_M_real_V_0_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_0_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:15 %p_inDataArray_M_real_V_1_load = load i2 %p_inDataArray_M_real_V_1_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_1_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:17 %p_inDataArray_M_real_V_2_load = load i2 %p_inDataArray_M_real_V_2_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_2_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:19 %p_inDataArray_M_real_V_3_load = load i2 %p_inDataArray_M_real_V_3_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_real_V_3_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="2">
<![CDATA[
.split6.i:20 %tmp = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %p_inDataArray_M_real_V_0_load, i22 %p_inDataArray_M_real_V_1_load, i22 %p_inDataArray_M_real_V_2_load, i22 %p_inDataArray_M_real_V_3_load, i2 %trunc_ln3270

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:22 %p_inDataArray_M_imag_V_0_load = load i2 %p_inDataArray_M_imag_V_0_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_0_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:24 %p_inDataArray_M_imag_V_1_load = load i2 %p_inDataArray_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_1_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:26 %p_inDataArray_M_imag_V_2_load = load i2 %p_inDataArray_M_imag_V_2_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_2_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="22" op_0_bw="2">
<![CDATA[
.split6.i:28 %p_inDataArray_M_imag_V_3_load = load i2 %p_inDataArray_M_imag_V_3_addr

]]></Node>
<StgValue><ssdm name="p_inDataArray_M_imag_V_3_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="2">
<![CDATA[
.split6.i:29 %tmp_s = mux i22 @_ssdm_op_Mux.ap_auto.4i22.i2, i22 %p_inDataArray_M_imag_V_0_load, i22 %p_inDataArray_M_imag_V_1_load, i22 %p_inDataArray_M_imag_V_2_load, i22 %p_inDataArray_M_imag_V_3_load, i2 %trunc_ln3270

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3270" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22">
<![CDATA[
branch14:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i22P0A.i22P0A, i22 %fftInStrm_V_M_real_V_2, i22 %fftInStrm_V_M_imag_V_2, i22 %tmp, i22 %tmp_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3270" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln174 = br void %.split4.i25

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22">
<![CDATA[
branch9:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i22P0A.i22P0A, i22 %fftInStrm_V_M_real_V_1, i22 %fftInStrm_V_M_imag_V_1, i22 %tmp, i22 %tmp_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln174 = br void %.split4.i25

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22">
<![CDATA[
branch8:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i22P0A.i22P0A, i22 %fftInStrm_V_M_real_V_0, i22 %fftInStrm_V_M_imag_V_0, i22 %tmp, i22 %tmp_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln174 = br void %.split4.i25

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3270" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22">
<![CDATA[
branch11:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i22P0A.i22P0A, i22 %fftInStrm_V_M_real_V_3, i22 %fftInStrm_V_M_imag_V_3, i22 %tmp, i22 %tmp_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln3270" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln174 = br void %.split4.i25

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
