{
  "Top": "ZIP_HLS_accel",
  "RtlTop": "ZIP_HLS_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "ZIP_HLS_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "INPUT_STREAM": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "INPUT_STREAM",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "OUTPUT_STREAM": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<float, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "OUTPUT_STREAM",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "size": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "op": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "op",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -description=ZIP",
      "config_export -display_name=ZIP",
      "config_export -format=ip_catalog"
    ],
    "DirectiveTcl": [
      "set_directive_top ZIP_HLS_accel -name ZIP_HLS_accel",
      "set_directive_top ZIP_HLS_accel -name ZIP_HLS_accel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ZIP_HLS_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ZIP_HLS_accel",
    "Version": "1.0",
    "DisplayName": "ZIP",
    "Revision": "",
    "Description": "ZIP",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ZIP_HLS_accel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/zip_axiwrapper.cpp",
      "..\/..\/zip.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/ZIP_HLS_accel_ctrl_s_axi.vhd",
      "impl\/vhdl\/ZIP_HLS_accel_fadd_32ns_32ns_32_11_full_dsp_1.vhd",
      "impl\/vhdl\/ZIP_HLS_accel_faddfsub_32ns_32ns_32_11_full_dsp_1.vhd",
      "impl\/vhdl\/ZIP_HLS_accel_fdiv_32ns_32ns_32_30_no_dsp_1.vhd",
      "impl\/vhdl\/ZIP_HLS_accel_fmul_32ns_32ns_32_7_max_dsp_1.vhd",
      "impl\/vhdl\/ZIP_HLS_accel_regslice_both.vhd",
      "impl\/vhdl\/ZIP_HLS_accel_wrapper_zip_hw.vhd",
      "impl\/vhdl\/ZIP_HLS_accel_wrapper_zip_hw_A.vhd",
      "impl\/vhdl\/ZIP_HLS_accel_wrapper_zip_hw_C.vhd",
      "impl\/vhdl\/ZIP_HLS_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ZIP_HLS_accel_ctrl_s_axi.v",
      "impl\/verilog\/ZIP_HLS_accel_fadd_32ns_32ns_32_11_full_dsp_1.v",
      "impl\/verilog\/ZIP_HLS_accel_faddfsub_32ns_32ns_32_11_full_dsp_1.v",
      "impl\/verilog\/ZIP_HLS_accel_fdiv_32ns_32ns_32_30_no_dsp_1.v",
      "impl\/verilog\/ZIP_HLS_accel_fmul_32ns_32ns_32_7_max_dsp_1.v",
      "impl\/verilog\/ZIP_HLS_accel_regslice_both.v",
      "impl\/verilog\/ZIP_HLS_accel_wrapper_zip_hw.v",
      "impl\/verilog\/ZIP_HLS_accel_wrapper_zip_hw_A.v",
      "impl\/verilog\/ZIP_HLS_accel_wrapper_zip_hw_C.v",
      "impl\/verilog\/ZIP_HLS_accel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/ZIP_HLS_accel_v1_0\/data\/ZIP_HLS_accel.mdd",
      "impl\/misc\/drivers\/ZIP_HLS_accel_v1_0\/data\/ZIP_HLS_accel.tcl",
      "impl\/misc\/drivers\/ZIP_HLS_accel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/ZIP_HLS_accel_v1_0\/src\/xzip_hls_accel.c",
      "impl\/misc\/drivers\/ZIP_HLS_accel_v1_0\/src\/xzip_hls_accel.h",
      "impl\/misc\/drivers\/ZIP_HLS_accel_v1_0\/src\/xzip_hls_accel_hw.h",
      "impl\/misc\/drivers\/ZIP_HLS_accel_v1_0\/src\/xzip_hls_accel_linux.c",
      "impl\/misc\/drivers\/ZIP_HLS_accel_v1_0\/src\/xzip_hls_accel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/ZIP_HLS_accel_ap_fadd_9_full_dsp_32_ip.tcl",
      "impl\/misc\/ZIP_HLS_accel_ap_faddfsub_9_full_dsp_32_ip.tcl",
      "impl\/misc\/ZIP_HLS_accel_ap_fdiv_28_no_dsp_32_ip.tcl",
      "impl\/misc\/ZIP_HLS_accel_ap_fmul_5_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/ZIP_HLS_accel.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/mnt\/data\/Xilinx_Workspace\/Vivado\/ZCU102_10ffts\/HLS_accel\/ZIP\/ZIP_prj\/zip\/.debug\/ZIP_HLS_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "ZIP_HLS_accel_ap_fadd_9_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 9 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name ZIP_HLS_accel_ap_fadd_9_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ZIP_HLS_accel_ap_faddfsub_9_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 9 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name ZIP_HLS_accel_ap_faddfsub_9_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ZIP_HLS_accel_ap_fdiv_28_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 28 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name ZIP_HLS_accel_ap_fdiv_28_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ZIP_HLS_accel_ap_fmul_5_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name ZIP_HLS_accel_ap_fmul_5_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl:INPUT_STREAM:OUTPUT_STREAM",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "INPUT_STREAM": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "INPUT_STREAM_",
      "ports": [
        "INPUT_STREAM_TDATA",
        "INPUT_STREAM_TDEST",
        "INPUT_STREAM_TID",
        "INPUT_STREAM_TKEEP",
        "INPUT_STREAM_TLAST",
        "INPUT_STREAM_TREADY",
        "INPUT_STREAM_TSTRB",
        "INPUT_STREAM_TUSER",
        "INPUT_STREAM_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "INPUT_STREAM"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "OUTPUT_STREAM": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "OUTPUT_STREAM_",
      "ports": [
        "OUTPUT_STREAM_TDATA",
        "OUTPUT_STREAM_TDEST",
        "OUTPUT_STREAM_TID",
        "OUTPUT_STREAM_TKEEP",
        "OUTPUT_STREAM_TLAST",
        "OUTPUT_STREAM_TREADY",
        "OUTPUT_STREAM_TSTRB",
        "OUTPUT_STREAM_TUSER",
        "OUTPUT_STREAM_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "OUTPUT_STREAM"
        }]
    },
    "s_axi_ctrl": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_ctrl_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_ctrl_ARADDR",
        "s_axi_ctrl_ARREADY",
        "s_axi_ctrl_ARVALID",
        "s_axi_ctrl_AWADDR",
        "s_axi_ctrl_AWREADY",
        "s_axi_ctrl_AWVALID",
        "s_axi_ctrl_BREADY",
        "s_axi_ctrl_BRESP",
        "s_axi_ctrl_BVALID",
        "s_axi_ctrl_RDATA",
        "s_axi_ctrl_RREADY",
        "s_axi_ctrl_RRESP",
        "s_axi_ctrl_RVALID",
        "s_axi_ctrl_WDATA",
        "s_axi_ctrl_WREADY",
        "s_axi_ctrl_WSTRB",
        "s_axi_ctrl_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "size",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of size"
            }]
        },
        {
          "offset": "0x18",
          "name": "op",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of op",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "op",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of op"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "size"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "INPUT_STREAM_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "INPUT_STREAM_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_STREAM_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "INPUT_STREAM_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_STREAM_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_STREAM_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "OUTPUT_STREAM_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_STREAM_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "OUTPUT_STREAM_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_STREAM_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_STREAM_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ZIP_HLS_accel",
      "Instances": [{
          "ModuleName": "wrapper_zip_hw",
          "InstanceName": "grp_wrapper_zip_hw_fu_76"
        }]
    },
    "Info": {
      "wrapper_zip_hw": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ZIP_HLS_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "wrapper_zip_hw": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2740",
          "LatencyWorst": "16442",
          "PipelineIIMin": "2",
          "PipelineIIMax": "16442",
          "PipelineII": "2 ~ 16442",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.606"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_22_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "4096",
            "Latency": "2 ~ 4096",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_29_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "4096",
            "Latency": "2 ~ 4096",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "zip_add_l",
            "TripCount": "",
            "LatencyMin": "14",
            "LatencyMax": "4108",
            "Latency": "14 ~ 4108",
            "PipelineII": "1",
            "PipelineDepth": "14"
          },
          {
            "Name": "zip_sub_l",
            "TripCount": "",
            "LatencyMin": "14",
            "LatencyMax": "4108",
            "Latency": "14 ~ 4108",
            "PipelineII": "1",
            "PipelineDepth": "14"
          },
          {
            "Name": "zip_mult_l",
            "TripCount": "",
            "LatencyMin": "21",
            "LatencyMax": "4115",
            "Latency": "21 ~ 4115",
            "PipelineII": "1",
            "PipelineDepth": "21"
          },
          {
            "Name": "zip_div_l",
            "TripCount": "",
            "LatencyMin": "51",
            "LatencyMax": "4145",
            "Latency": "51 ~ 4145",
            "PipelineII": "1",
            "PipelineDepth": "51"
          },
          {
            "Name": "zip_add_l",
            "TripCount": "",
            "LatencyMin": "14",
            "LatencyMax": "4108",
            "Latency": "14 ~ 4108",
            "PipelineII": "1",
            "PipelineDepth": "14"
          },
          {
            "Name": "VITIS_LOOP_56_3",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "4096",
            "Latency": "2 ~ 4096",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "1",
          "DSP": "24",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "4013",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2892",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ZIP_HLS_accel": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "2743",
          "LatencyWorst": "16445",
          "PipelineIIMin": "6",
          "PipelineIIMax": "16446",
          "PipelineII": "6 ~ 16446",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.606"
        },
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "1",
          "DSP": "24",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "4193",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "3097",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-09-07 16:47:39 MST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
