#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 15 10:45:44 2024
# Process ID: 27316
# Current directory: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_SPI_0_0_synth_1
# Command line: vivado -log buildup_SPI_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source buildup_SPI_0_0.tcl
# Log file: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_SPI_0_0_synth_1/buildup_SPI_0_0.vds
# Journal file: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_SPI_0_0_synth_1/vivado.jou
# Running On: Laptop, OS: Linux, CPU Frequency: 1396.507 MHz, CPU Physical cores: 8, Host memory: 16108 MB
#-----------------------------------------------------------
source buildup_SPI_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1318.336 ; gain = 0.023 ; free physical = 3923 ; free virtual = 11666
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/ip/SPI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/ip/block_encoder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacob/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: buildup_SPI_0_0
Command: synth_design -top buildup_SPI_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27366
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.551 ; gain = 404.684 ; free physical = 2832 ; free virtual = 10582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'buildup_SPI_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_SPI_0_0/synth/buildup_SPI_0_0.vhd:68]
INFO: [Synth 8-3491] module 'SPI' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI.vhd:15' bound to instance 'U0' of component 'SPI' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_SPI_0_0/synth/buildup_SPI_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'SPI' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI.vhd:31]
INFO: [Synth 8-3491] module 'SPI_NOT_gate_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_NOT_gate_0_0.vhd:56' bound to instance 'NOT_gate_0' of component 'SPI_NOT_gate_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI.vhd:87]
INFO: [Synth 8-638] synthesizing module 'SPI_NOT_gate_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_NOT_gate_0_0.vhd:63]
INFO: [Synth 8-3491] module 'NOT_gate' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/NOT_gate.vhd:34' bound to instance 'U0' of component 'NOT_gate' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_NOT_gate_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'NOT_gate' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/NOT_gate.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NOT_gate' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/NOT_gate.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SPI_NOT_gate_0_0' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_NOT_gate_0_0.vhd:63]
INFO: [Synth 8-3491] module 'SPI_enable_counter_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_enable_counter_0_0.vhd:56' bound to instance 'Prescaler' of component 'SPI_enable_counter_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI.vhd:92]
INFO: [Synth 8-638] synthesizing module 'SPI_enable_counter_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_enable_counter_0_0.vhd:65]
	Parameter data_length bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'enable_counter' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/enable_counter.vhd:34' bound to instance 'U0' of component 'enable_counter' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_enable_counter_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'enable_counter' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/enable_counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'enable_counter' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/enable_counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SPI_enable_counter_0_0' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_enable_counter_0_0.vhd:65]
INFO: [Synth 8-3491] module 'SPI_latch_0_0' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_latch_0_0.vhd:56' bound to instance 'latch_0' of component 'SPI_latch_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI.vhd:99]
INFO: [Synth 8-638] synthesizing module 'SPI_latch_0_0' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_latch_0_0.vhd:65]
	Parameter data_length bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'latch' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/latch.vhd:34' bound to instance 'U0' of component 'latch' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_latch_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'latch' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/latch.vhd:43]
WARNING: [Synth 8-614] signal 'D' is read in the process but is not in the sensitivity list [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/latch.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'latch' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/latch.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'SPI_latch_0_0' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_latch_0_0.vhd:65]
INFO: [Synth 8-3491] module 'SPI_shift_register_input_1' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_shift_register_input_1.vhd:56' bound to instance 'shift_register_input' of component 'SPI_shift_register_input_1' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI.vhd:106]
INFO: [Synth 8-638] synthesizing module 'SPI_shift_register_input_1' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_shift_register_input_1.vhd:68]
	Parameter register_length bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'shift_register_generic' declared at '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/shift_register_generic.vhd:34' bound to instance 'U0' of component 'shift_register_generic' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_shift_register_input_1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/shift_register_generic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/shift_register_generic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'SPI_shift_register_input_1' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI_shift_register_input_1.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'SPI' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/SPI.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'buildup_SPI_0_0' (0#1) [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_SPI_0_0/synth/buildup_SPI_0_0.vhd:68]
WARNING: [Synth 8-7129] Port rst in module shift_register_generic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2119.520 ; gain = 480.652 ; free physical = 2731 ; free virtual = 10481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.332 ; gain = 498.465 ; free physical = 2729 ; free virtual = 10479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.332 ; gain = 498.465 ; free physical = 2729 ; free virtual = 10479
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.332 ; gain = 0.000 ; free physical = 2729 ; free virtual = 10479
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_SPI_0_0/src/SPI_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_SPI_0_0/src/SPI_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_SPI_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_SPI_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.082 ; gain = 0.000 ; free physical = 2715 ; free virtual = 10466
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2267.117 ; gain = 0.000 ; free physical = 2715 ; free virtual = 10466
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2713 ; free virtual = 10464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2713 ; free virtual = 10464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_SPI_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2713 ; free virtual = 10464
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ipshared/edaa/src/latch.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2712 ; free virtual = 10463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2694 ; free virtual = 10445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2694 ; free virtual = 10446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2695 ; free virtual = 10446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2694 ; free virtual = 10446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2233 ; free virtual = 10009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2233 ; free virtual = 10009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2233 ; free virtual = 10009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2233 ; free virtual = 10009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2233 ; free virtual = 10009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2233 ; free virtual = 10009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    34|
|3     |LUT3 |    17|
|4     |LUT4 |    18|
|5     |LUT5 |     1|
|6     |LUT6 |     4|
|7     |FDCE |    22|
|8     |FDPE |    16|
|9     |FDRE |     3|
|10    |LD   |    16|
|11    |LDC  |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2233 ; free virtual = 10009
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2267.117 ; gain = 498.465 ; free physical = 2227 ; free virtual = 10003
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.117 ; gain = 628.250 ; free physical = 2227 ; free virtual = 10003
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2267.117 ; gain = 0.000 ; free physical = 2213 ; free virtual = 9989
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.117 ; gain = 0.000 ; free physical = 2462 ; free virtual = 10238
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 16 instances

Synth Design complete | Checksum: b2bdd993
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2267.117 ; gain = 948.781 ; free physical = 2453 ; free virtual = 10229
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1820.258; main = 1519.455; forked = 380.660
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3225.723; main = 2267.086; forked = 990.652
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.094 ; gain = 0.000 ; free physical = 2456 ; free virtual = 10233
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_SPI_0_0_synth_1/buildup_SPI_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP buildup_SPI_0_0, cache-ID = 5c18cfc1bf628ed0
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.094 ; gain = 0.000 ; free physical = 2465 ; free virtual = 10241
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_SPI_0_0_synth_1/buildup_SPI_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file buildup_SPI_0_0_utilization_synth.rpt -pb buildup_SPI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 10:46:17 2024...
