Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_comporg/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -top CPUSystemSimulation -snapshot cpusyssim -debug typical 
Multi-threading is on. Using 14 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net T is not permitted [C:/Users/alper/OneDrive/Masaüstü/ExampleSubmission_v2/CPUSystemSimulation.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
