
Temperature_GMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009084  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000760  08009198  08009198  00019198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098f8  080098f8  00020278  2**0
                  CONTENTS
  4 .ARM          00000000  080098f8  080098f8  00020278  2**0
                  CONTENTS
  5 .preinit_array 00000000  080098f8  080098f8  00020278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098f8  080098f8  000198f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098fc  080098fc  000198fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000278  20000000  08009900  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e08  20000278  08009b78  00020278  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001080  08009b78  00021080  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020278  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc7e  00000000  00000000  000202a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a30  00000000  00000000  0002df1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed0  00000000  00000000  00030950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dc0  00000000  00000000  00031820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019977  00000000  00000000  000325e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010e4d  00000000  00000000  0004bf57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008cbed  00000000  00000000  0005cda4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e9991  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005228  00000000  00000000  000e99e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000278 	.word	0x20000278
 800012c:	00000000 	.word	0x00000000
 8000130:	0800917c 	.word	0x0800917c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000027c 	.word	0x2000027c
 800014c:	0800917c 	.word	0x0800917c

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_fmul>:
 8000174:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000178:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800017c:	bf1e      	ittt	ne
 800017e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000182:	ea92 0f0c 	teqne	r2, ip
 8000186:	ea93 0f0c 	teqne	r3, ip
 800018a:	d06f      	beq.n	800026c <__aeabi_fmul+0xf8>
 800018c:	441a      	add	r2, r3
 800018e:	ea80 0c01 	eor.w	ip, r0, r1
 8000192:	0240      	lsls	r0, r0, #9
 8000194:	bf18      	it	ne
 8000196:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800019a:	d01e      	beq.n	80001da <__aeabi_fmul+0x66>
 800019c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80001a0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001a4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001a8:	fba0 3101 	umull	r3, r1, r0, r1
 80001ac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80001b0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001b4:	bf3e      	ittt	cc
 80001b6:	0049      	lslcc	r1, r1, #1
 80001b8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001bc:	005b      	lslcc	r3, r3, #1
 80001be:	ea40 0001 	orr.w	r0, r0, r1
 80001c2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001c6:	2afd      	cmp	r2, #253	; 0xfd
 80001c8:	d81d      	bhi.n	8000206 <__aeabi_fmul+0x92>
 80001ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001d2:	bf08      	it	eq
 80001d4:	f020 0001 	biceq.w	r0, r0, #1
 80001d8:	4770      	bx	lr
 80001da:	f090 0f00 	teq	r0, #0
 80001de:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001e2:	bf08      	it	eq
 80001e4:	0249      	lsleq	r1, r1, #9
 80001e6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001ea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ee:	3a7f      	subs	r2, #127	; 0x7f
 80001f0:	bfc2      	ittt	gt
 80001f2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001f6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001fa:	4770      	bxgt	lr
 80001fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000200:	f04f 0300 	mov.w	r3, #0
 8000204:	3a01      	subs	r2, #1
 8000206:	dc5d      	bgt.n	80002c4 <__aeabi_fmul+0x150>
 8000208:	f112 0f19 	cmn.w	r2, #25
 800020c:	bfdc      	itt	le
 800020e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000212:	4770      	bxle	lr
 8000214:	f1c2 0200 	rsb	r2, r2, #0
 8000218:	0041      	lsls	r1, r0, #1
 800021a:	fa21 f102 	lsr.w	r1, r1, r2
 800021e:	f1c2 0220 	rsb	r2, r2, #32
 8000222:	fa00 fc02 	lsl.w	ip, r0, r2
 8000226:	ea5f 0031 	movs.w	r0, r1, rrx
 800022a:	f140 0000 	adc.w	r0, r0, #0
 800022e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000232:	bf08      	it	eq
 8000234:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000238:	4770      	bx	lr
 800023a:	f092 0f00 	teq	r2, #0
 800023e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000242:	bf02      	ittt	eq
 8000244:	0040      	lsleq	r0, r0, #1
 8000246:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800024a:	3a01      	subeq	r2, #1
 800024c:	d0f9      	beq.n	8000242 <__aeabi_fmul+0xce>
 800024e:	ea40 000c 	orr.w	r0, r0, ip
 8000252:	f093 0f00 	teq	r3, #0
 8000256:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800025a:	bf02      	ittt	eq
 800025c:	0049      	lsleq	r1, r1, #1
 800025e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000262:	3b01      	subeq	r3, #1
 8000264:	d0f9      	beq.n	800025a <__aeabi_fmul+0xe6>
 8000266:	ea41 010c 	orr.w	r1, r1, ip
 800026a:	e78f      	b.n	800018c <__aeabi_fmul+0x18>
 800026c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000270:	ea92 0f0c 	teq	r2, ip
 8000274:	bf18      	it	ne
 8000276:	ea93 0f0c 	teqne	r3, ip
 800027a:	d00a      	beq.n	8000292 <__aeabi_fmul+0x11e>
 800027c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000280:	bf18      	it	ne
 8000282:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000286:	d1d8      	bne.n	800023a <__aeabi_fmul+0xc6>
 8000288:	ea80 0001 	eor.w	r0, r0, r1
 800028c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000290:	4770      	bx	lr
 8000292:	f090 0f00 	teq	r0, #0
 8000296:	bf17      	itett	ne
 8000298:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800029c:	4608      	moveq	r0, r1
 800029e:	f091 0f00 	teqne	r1, #0
 80002a2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80002a6:	d014      	beq.n	80002d2 <__aeabi_fmul+0x15e>
 80002a8:	ea92 0f0c 	teq	r2, ip
 80002ac:	d101      	bne.n	80002b2 <__aeabi_fmul+0x13e>
 80002ae:	0242      	lsls	r2, r0, #9
 80002b0:	d10f      	bne.n	80002d2 <__aeabi_fmul+0x15e>
 80002b2:	ea93 0f0c 	teq	r3, ip
 80002b6:	d103      	bne.n	80002c0 <__aeabi_fmul+0x14c>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	bf18      	it	ne
 80002bc:	4608      	movne	r0, r1
 80002be:	d108      	bne.n	80002d2 <__aeabi_fmul+0x15e>
 80002c0:	ea80 0001 	eor.w	r0, r0, r1
 80002c4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002c8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002cc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002d0:	4770      	bx	lr
 80002d2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002d6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002da:	4770      	bx	lr

080002dc <__aeabi_drsub>:
 80002dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e0:	e002      	b.n	80002e8 <__adddf3>
 80002e2:	bf00      	nop

080002e4 <__aeabi_dsub>:
 80002e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002e8 <__adddf3>:
 80002e8:	b530      	push	{r4, r5, lr}
 80002ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f2:	ea94 0f05 	teq	r4, r5
 80002f6:	bf08      	it	eq
 80002f8:	ea90 0f02 	teqeq	r0, r2
 80002fc:	bf1f      	itttt	ne
 80002fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000302:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000306:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800030e:	f000 80e2 	beq.w	80004d6 <__adddf3+0x1ee>
 8000312:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000316:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031a:	bfb8      	it	lt
 800031c:	426d      	neglt	r5, r5
 800031e:	dd0c      	ble.n	800033a <__adddf3+0x52>
 8000320:	442c      	add	r4, r5
 8000322:	ea80 0202 	eor.w	r2, r0, r2
 8000326:	ea81 0303 	eor.w	r3, r1, r3
 800032a:	ea82 0000 	eor.w	r0, r2, r0
 800032e:	ea83 0101 	eor.w	r1, r3, r1
 8000332:	ea80 0202 	eor.w	r2, r0, r2
 8000336:	ea81 0303 	eor.w	r3, r1, r3
 800033a:	2d36      	cmp	r5, #54	; 0x36
 800033c:	bf88      	it	hi
 800033e:	bd30      	pophi	{r4, r5, pc}
 8000340:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000344:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000348:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800034c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x70>
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800035c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000360:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x84>
 8000366:	4252      	negs	r2, r2
 8000368:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800036c:	ea94 0f05 	teq	r4, r5
 8000370:	f000 80a7 	beq.w	80004c2 <__adddf3+0x1da>
 8000374:	f1a4 0401 	sub.w	r4, r4, #1
 8000378:	f1d5 0e20 	rsbs	lr, r5, #32
 800037c:	db0d      	blt.n	800039a <__adddf3+0xb2>
 800037e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000382:	fa22 f205 	lsr.w	r2, r2, r5
 8000386:	1880      	adds	r0, r0, r2
 8000388:	f141 0100 	adc.w	r1, r1, #0
 800038c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000390:	1880      	adds	r0, r0, r2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	4159      	adcs	r1, r3
 8000398:	e00e      	b.n	80003b8 <__adddf3+0xd0>
 800039a:	f1a5 0520 	sub.w	r5, r5, #32
 800039e:	f10e 0e20 	add.w	lr, lr, #32
 80003a2:	2a01      	cmp	r2, #1
 80003a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003a8:	bf28      	it	cs
 80003aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003ae:	fa43 f305 	asr.w	r3, r3, r5
 80003b2:	18c0      	adds	r0, r0, r3
 80003b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003bc:	d507      	bpl.n	80003ce <__adddf3+0xe6>
 80003be:	f04f 0e00 	mov.w	lr, #0
 80003c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80003c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d2:	d31b      	bcc.n	800040c <__adddf3+0x124>
 80003d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003d8:	d30c      	bcc.n	80003f4 <__adddf3+0x10c>
 80003da:	0849      	lsrs	r1, r1, #1
 80003dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e4:	f104 0401 	add.w	r4, r4, #1
 80003e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f0:	f080 809a 	bcs.w	8000528 <__adddf3+0x240>
 80003f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003f8:	bf08      	it	eq
 80003fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003fe:	f150 0000 	adcs.w	r0, r0, #0
 8000402:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000406:	ea41 0105 	orr.w	r1, r1, r5
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000410:	4140      	adcs	r0, r0
 8000412:	eb41 0101 	adc.w	r1, r1, r1
 8000416:	3c01      	subs	r4, #1
 8000418:	bf28      	it	cs
 800041a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800041e:	d2e9      	bcs.n	80003f4 <__adddf3+0x10c>
 8000420:	f091 0f00 	teq	r1, #0
 8000424:	bf04      	itt	eq
 8000426:	4601      	moveq	r1, r0
 8000428:	2000      	moveq	r0, #0
 800042a:	fab1 f381 	clz	r3, r1
 800042e:	bf08      	it	eq
 8000430:	3320      	addeq	r3, #32
 8000432:	f1a3 030b 	sub.w	r3, r3, #11
 8000436:	f1b3 0220 	subs.w	r2, r3, #32
 800043a:	da0c      	bge.n	8000456 <__adddf3+0x16e>
 800043c:	320c      	adds	r2, #12
 800043e:	dd08      	ble.n	8000452 <__adddf3+0x16a>
 8000440:	f102 0c14 	add.w	ip, r2, #20
 8000444:	f1c2 020c 	rsb	r2, r2, #12
 8000448:	fa01 f00c 	lsl.w	r0, r1, ip
 800044c:	fa21 f102 	lsr.w	r1, r1, r2
 8000450:	e00c      	b.n	800046c <__adddf3+0x184>
 8000452:	f102 0214 	add.w	r2, r2, #20
 8000456:	bfd8      	it	le
 8000458:	f1c2 0c20 	rsble	ip, r2, #32
 800045c:	fa01 f102 	lsl.w	r1, r1, r2
 8000460:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000464:	bfdc      	itt	le
 8000466:	ea41 010c 	orrle.w	r1, r1, ip
 800046a:	4090      	lslle	r0, r2
 800046c:	1ae4      	subs	r4, r4, r3
 800046e:	bfa2      	ittt	ge
 8000470:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000474:	4329      	orrge	r1, r5
 8000476:	bd30      	popge	{r4, r5, pc}
 8000478:	ea6f 0404 	mvn.w	r4, r4
 800047c:	3c1f      	subs	r4, #31
 800047e:	da1c      	bge.n	80004ba <__adddf3+0x1d2>
 8000480:	340c      	adds	r4, #12
 8000482:	dc0e      	bgt.n	80004a2 <__adddf3+0x1ba>
 8000484:	f104 0414 	add.w	r4, r4, #20
 8000488:	f1c4 0220 	rsb	r2, r4, #32
 800048c:	fa20 f004 	lsr.w	r0, r0, r4
 8000490:	fa01 f302 	lsl.w	r3, r1, r2
 8000494:	ea40 0003 	orr.w	r0, r0, r3
 8000498:	fa21 f304 	lsr.w	r3, r1, r4
 800049c:	ea45 0103 	orr.w	r1, r5, r3
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	f1c4 040c 	rsb	r4, r4, #12
 80004a6:	f1c4 0220 	rsb	r2, r4, #32
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 f304 	lsl.w	r3, r1, r4
 80004b2:	ea40 0003 	orr.w	r0, r0, r3
 80004b6:	4629      	mov	r1, r5
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	fa21 f004 	lsr.w	r0, r1, r4
 80004be:	4629      	mov	r1, r5
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	f094 0f00 	teq	r4, #0
 80004c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ca:	bf06      	itte	eq
 80004cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d0:	3401      	addeq	r4, #1
 80004d2:	3d01      	subne	r5, #1
 80004d4:	e74e      	b.n	8000374 <__adddf3+0x8c>
 80004d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004da:	bf18      	it	ne
 80004dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e0:	d029      	beq.n	8000536 <__adddf3+0x24e>
 80004e2:	ea94 0f05 	teq	r4, r5
 80004e6:	bf08      	it	eq
 80004e8:	ea90 0f02 	teqeq	r0, r2
 80004ec:	d005      	beq.n	80004fa <__adddf3+0x212>
 80004ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f2:	bf04      	itt	eq
 80004f4:	4619      	moveq	r1, r3
 80004f6:	4610      	moveq	r0, r2
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea91 0f03 	teq	r1, r3
 80004fe:	bf1e      	ittt	ne
 8000500:	2100      	movne	r1, #0
 8000502:	2000      	movne	r0, #0
 8000504:	bd30      	popne	{r4, r5, pc}
 8000506:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050a:	d105      	bne.n	8000518 <__adddf3+0x230>
 800050c:	0040      	lsls	r0, r0, #1
 800050e:	4149      	adcs	r1, r1
 8000510:	bf28      	it	cs
 8000512:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000516:	bd30      	pop	{r4, r5, pc}
 8000518:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800051c:	bf3c      	itt	cc
 800051e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000522:	bd30      	popcc	{r4, r5, pc}
 8000524:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000528:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800052c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000530:	f04f 0000 	mov.w	r0, #0
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053a:	bf1a      	itte	ne
 800053c:	4619      	movne	r1, r3
 800053e:	4610      	movne	r0, r2
 8000540:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000544:	bf1c      	itt	ne
 8000546:	460b      	movne	r3, r1
 8000548:	4602      	movne	r2, r0
 800054a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800054e:	bf06      	itte	eq
 8000550:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000554:	ea91 0f03 	teqeq	r1, r3
 8000558:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	bf00      	nop

08000560 <__aeabi_ui2d>:
 8000560:	f090 0f00 	teq	r0, #0
 8000564:	bf04      	itt	eq
 8000566:	2100      	moveq	r1, #0
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000570:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000574:	f04f 0500 	mov.w	r5, #0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e750      	b.n	8000420 <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_i2d>:
 8000580:	f090 0f00 	teq	r0, #0
 8000584:	bf04      	itt	eq
 8000586:	2100      	moveq	r1, #0
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000590:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000594:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000598:	bf48      	it	mi
 800059a:	4240      	negmi	r0, r0
 800059c:	f04f 0100 	mov.w	r1, #0
 80005a0:	e73e      	b.n	8000420 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_f2d>:
 80005a4:	0042      	lsls	r2, r0, #1
 80005a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80005ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b2:	bf1f      	itttt	ne
 80005b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c0:	4770      	bxne	lr
 80005c2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005c6:	bf08      	it	eq
 80005c8:	4770      	bxeq	lr
 80005ca:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005ce:	bf04      	itt	eq
 80005d0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d4:	4770      	bxeq	lr
 80005d6:	b530      	push	{r4, r5, lr}
 80005d8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	e71c      	b.n	8000420 <__adddf3+0x138>
 80005e6:	bf00      	nop

080005e8 <__aeabi_ul2d>:
 80005e8:	ea50 0201 	orrs.w	r2, r0, r1
 80005ec:	bf08      	it	eq
 80005ee:	4770      	bxeq	lr
 80005f0:	b530      	push	{r4, r5, lr}
 80005f2:	f04f 0500 	mov.w	r5, #0
 80005f6:	e00a      	b.n	800060e <__aeabi_l2d+0x16>

080005f8 <__aeabi_l2d>:
 80005f8:	ea50 0201 	orrs.w	r2, r0, r1
 80005fc:	bf08      	it	eq
 80005fe:	4770      	bxeq	lr
 8000600:	b530      	push	{r4, r5, lr}
 8000602:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000606:	d502      	bpl.n	800060e <__aeabi_l2d+0x16>
 8000608:	4240      	negs	r0, r0
 800060a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000612:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000616:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061a:	f43f aed8 	beq.w	80003ce <__adddf3+0xe6>
 800061e:	f04f 0203 	mov.w	r2, #3
 8000622:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000626:	bf18      	it	ne
 8000628:	3203      	addne	r2, #3
 800062a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062e:	bf18      	it	ne
 8000630:	3203      	addne	r2, #3
 8000632:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000636:	f1c2 0320 	rsb	r3, r2, #32
 800063a:	fa00 fc03 	lsl.w	ip, r0, r3
 800063e:	fa20 f002 	lsr.w	r0, r0, r2
 8000642:	fa01 fe03 	lsl.w	lr, r1, r3
 8000646:	ea40 000e 	orr.w	r0, r0, lr
 800064a:	fa21 f102 	lsr.w	r1, r1, r2
 800064e:	4414      	add	r4, r2
 8000650:	e6bd      	b.n	80003ce <__adddf3+0xe6>
 8000652:	bf00      	nop

08000654 <__aeabi_dmul>:
 8000654:	b570      	push	{r4, r5, r6, lr}
 8000656:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800065e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000662:	bf1d      	ittte	ne
 8000664:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000668:	ea94 0f0c 	teqne	r4, ip
 800066c:	ea95 0f0c 	teqne	r5, ip
 8000670:	f000 f8de 	bleq	8000830 <__aeabi_dmul+0x1dc>
 8000674:	442c      	add	r4, r5
 8000676:	ea81 0603 	eor.w	r6, r1, r3
 800067a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800067e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000682:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000686:	bf18      	it	ne
 8000688:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000694:	d038      	beq.n	8000708 <__aeabi_dmul+0xb4>
 8000696:	fba0 ce02 	umull	ip, lr, r0, r2
 800069a:	f04f 0500 	mov.w	r5, #0
 800069e:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006a6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006aa:	f04f 0600 	mov.w	r6, #0
 80006ae:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b2:	f09c 0f00 	teq	ip, #0
 80006b6:	bf18      	it	ne
 80006b8:	f04e 0e01 	orrne.w	lr, lr, #1
 80006bc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006c8:	d204      	bcs.n	80006d4 <__aeabi_dmul+0x80>
 80006ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ce:	416d      	adcs	r5, r5
 80006d0:	eb46 0606 	adc.w	r6, r6, r6
 80006d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006e8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006ec:	bf88      	it	hi
 80006ee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f2:	d81e      	bhi.n	8000732 <__aeabi_dmul+0xde>
 80006f4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006f8:	bf08      	it	eq
 80006fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006fe:	f150 0000 	adcs.w	r0, r0, #0
 8000702:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000706:	bd70      	pop	{r4, r5, r6, pc}
 8000708:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800070c:	ea46 0101 	orr.w	r1, r6, r1
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	ea81 0103 	eor.w	r1, r1, r3
 8000718:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800071c:	bfc2      	ittt	gt
 800071e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000722:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000726:	bd70      	popgt	{r4, r5, r6, pc}
 8000728:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800072c:	f04f 0e00 	mov.w	lr, #0
 8000730:	3c01      	subs	r4, #1
 8000732:	f300 80ab 	bgt.w	800088c <__aeabi_dmul+0x238>
 8000736:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073a:	bfde      	ittt	le
 800073c:	2000      	movle	r0, #0
 800073e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000742:	bd70      	pople	{r4, r5, r6, pc}
 8000744:	f1c4 0400 	rsb	r4, r4, #0
 8000748:	3c20      	subs	r4, #32
 800074a:	da35      	bge.n	80007b8 <__aeabi_dmul+0x164>
 800074c:	340c      	adds	r4, #12
 800074e:	dc1b      	bgt.n	8000788 <__aeabi_dmul+0x134>
 8000750:	f104 0414 	add.w	r4, r4, #20
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f305 	lsl.w	r3, r0, r5
 800075c:	fa20 f004 	lsr.w	r0, r0, r4
 8000760:	fa01 f205 	lsl.w	r2, r1, r5
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800076c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	fa21 f604 	lsr.w	r6, r1, r4
 8000778:	eb42 0106 	adc.w	r1, r2, r6
 800077c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000780:	bf08      	it	eq
 8000782:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000786:	bd70      	pop	{r4, r5, r6, pc}
 8000788:	f1c4 040c 	rsb	r4, r4, #12
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f304 	lsl.w	r3, r0, r4
 8000794:	fa20 f005 	lsr.w	r0, r0, r5
 8000798:	fa01 f204 	lsl.w	r2, r1, r4
 800079c:	ea40 0002 	orr.w	r0, r0, r2
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007a8:	f141 0100 	adc.w	r1, r1, #0
 80007ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b0:	bf08      	it	eq
 80007b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b6:	bd70      	pop	{r4, r5, r6, pc}
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f205 	lsl.w	r2, r0, r5
 80007c0:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c4:	fa20 f304 	lsr.w	r3, r0, r4
 80007c8:	fa01 f205 	lsl.w	r2, r1, r5
 80007cc:	ea43 0302 	orr.w	r3, r3, r2
 80007d0:	fa21 f004 	lsr.w	r0, r1, r4
 80007d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d8:	fa21 f204 	lsr.w	r2, r1, r4
 80007dc:	ea20 0002 	bic.w	r0, r0, r2
 80007e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e8:	bf08      	it	eq
 80007ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ee:	bd70      	pop	{r4, r5, r6, pc}
 80007f0:	f094 0f00 	teq	r4, #0
 80007f4:	d10f      	bne.n	8000816 <__aeabi_dmul+0x1c2>
 80007f6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fa:	0040      	lsls	r0, r0, #1
 80007fc:	eb41 0101 	adc.w	r1, r1, r1
 8000800:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000804:	bf08      	it	eq
 8000806:	3c01      	subeq	r4, #1
 8000808:	d0f7      	beq.n	80007fa <__aeabi_dmul+0x1a6>
 800080a:	ea41 0106 	orr.w	r1, r1, r6
 800080e:	f095 0f00 	teq	r5, #0
 8000812:	bf18      	it	ne
 8000814:	4770      	bxne	lr
 8000816:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081a:	0052      	lsls	r2, r2, #1
 800081c:	eb43 0303 	adc.w	r3, r3, r3
 8000820:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000824:	bf08      	it	eq
 8000826:	3d01      	subeq	r5, #1
 8000828:	d0f7      	beq.n	800081a <__aeabi_dmul+0x1c6>
 800082a:	ea43 0306 	orr.w	r3, r3, r6
 800082e:	4770      	bx	lr
 8000830:	ea94 0f0c 	teq	r4, ip
 8000834:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000838:	bf18      	it	ne
 800083a:	ea95 0f0c 	teqne	r5, ip
 800083e:	d00c      	beq.n	800085a <__aeabi_dmul+0x206>
 8000840:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000844:	bf18      	it	ne
 8000846:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084a:	d1d1      	bne.n	80007f0 <__aeabi_dmul+0x19c>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800085e:	bf06      	itte	eq
 8000860:	4610      	moveq	r0, r2
 8000862:	4619      	moveq	r1, r3
 8000864:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000868:	d019      	beq.n	800089e <__aeabi_dmul+0x24a>
 800086a:	ea94 0f0c 	teq	r4, ip
 800086e:	d102      	bne.n	8000876 <__aeabi_dmul+0x222>
 8000870:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000874:	d113      	bne.n	800089e <__aeabi_dmul+0x24a>
 8000876:	ea95 0f0c 	teq	r5, ip
 800087a:	d105      	bne.n	8000888 <__aeabi_dmul+0x234>
 800087c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000880:	bf1c      	itt	ne
 8000882:	4610      	movne	r0, r2
 8000884:	4619      	movne	r1, r3
 8000886:	d10a      	bne.n	800089e <__aeabi_dmul+0x24a>
 8000888:	ea81 0103 	eor.w	r1, r1, r3
 800088c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000890:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000894:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000898:	f04f 0000 	mov.w	r0, #0
 800089c:	bd70      	pop	{r4, r5, r6, pc}
 800089e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008a6:	bd70      	pop	{r4, r5, r6, pc}

080008a8 <__aeabi_ddiv>:
 80008a8:	b570      	push	{r4, r5, r6, lr}
 80008aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008b6:	bf1d      	ittte	ne
 80008b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008bc:	ea94 0f0c 	teqne	r4, ip
 80008c0:	ea95 0f0c 	teqne	r5, ip
 80008c4:	f000 f8a7 	bleq	8000a16 <__aeabi_ddiv+0x16e>
 80008c8:	eba4 0405 	sub.w	r4, r4, r5
 80008cc:	ea81 0e03 	eor.w	lr, r1, r3
 80008d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008d8:	f000 8088 	beq.w	80009ec <__aeabi_ddiv+0x144>
 80008dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008fc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000900:	429d      	cmp	r5, r3
 8000902:	bf08      	it	eq
 8000904:	4296      	cmpeq	r6, r2
 8000906:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800090e:	d202      	bcs.n	8000916 <__aeabi_ddiv+0x6e>
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	1ab6      	subs	r6, r6, r2
 8000918:	eb65 0503 	sbc.w	r5, r5, r3
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000926:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 000c 	orrcs.w	r0, r0, ip
 800093c:	085b      	lsrs	r3, r3, #1
 800093e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000942:	ebb6 0e02 	subs.w	lr, r6, r2
 8000946:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094a:	bf22      	ittt	cs
 800094c:	1ab6      	subcs	r6, r6, r2
 800094e:	4675      	movcs	r5, lr
 8000950:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000954:	085b      	lsrs	r3, r3, #1
 8000956:	ea4f 0232 	mov.w	r2, r2, rrx
 800095a:	ebb6 0e02 	subs.w	lr, r6, r2
 800095e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000962:	bf22      	ittt	cs
 8000964:	1ab6      	subcs	r6, r6, r2
 8000966:	4675      	movcs	r5, lr
 8000968:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000972:	ebb6 0e02 	subs.w	lr, r6, r2
 8000976:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097a:	bf22      	ittt	cs
 800097c:	1ab6      	subcs	r6, r6, r2
 800097e:	4675      	movcs	r5, lr
 8000980:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000984:	ea55 0e06 	orrs.w	lr, r5, r6
 8000988:	d018      	beq.n	80009bc <__aeabi_ddiv+0x114>
 800098a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800098e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000992:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000996:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800099e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009a6:	d1c0      	bne.n	800092a <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009ac:	d10b      	bne.n	80009c6 <__aeabi_ddiv+0x11e>
 80009ae:	ea41 0100 	orr.w	r1, r1, r0
 80009b2:	f04f 0000 	mov.w	r0, #0
 80009b6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ba:	e7b6      	b.n	800092a <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	bf04      	itt	eq
 80009c2:	4301      	orreq	r1, r0
 80009c4:	2000      	moveq	r0, #0
 80009c6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ca:	bf88      	it	hi
 80009cc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d0:	f63f aeaf 	bhi.w	8000732 <__aeabi_dmul+0xde>
 80009d4:	ebb5 0c03 	subs.w	ip, r5, r3
 80009d8:	bf04      	itt	eq
 80009da:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e2:	f150 0000 	adcs.w	r0, r0, #0
 80009e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ea:	bd70      	pop	{r4, r5, r6, pc}
 80009ec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009f8:	bfc2      	ittt	gt
 80009fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a02:	bd70      	popgt	{r4, r5, r6, pc}
 8000a04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a08:	f04f 0e00 	mov.w	lr, #0
 8000a0c:	3c01      	subs	r4, #1
 8000a0e:	e690      	b.n	8000732 <__aeabi_dmul+0xde>
 8000a10:	ea45 0e06 	orr.w	lr, r5, r6
 8000a14:	e68d      	b.n	8000732 <__aeabi_dmul+0xde>
 8000a16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1a:	ea94 0f0c 	teq	r4, ip
 8000a1e:	bf08      	it	eq
 8000a20:	ea95 0f0c 	teqeq	r5, ip
 8000a24:	f43f af3b 	beq.w	800089e <__aeabi_dmul+0x24a>
 8000a28:	ea94 0f0c 	teq	r4, ip
 8000a2c:	d10a      	bne.n	8000a44 <__aeabi_ddiv+0x19c>
 8000a2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a32:	f47f af34 	bne.w	800089e <__aeabi_dmul+0x24a>
 8000a36:	ea95 0f0c 	teq	r5, ip
 8000a3a:	f47f af25 	bne.w	8000888 <__aeabi_dmul+0x234>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e72c      	b.n	800089e <__aeabi_dmul+0x24a>
 8000a44:	ea95 0f0c 	teq	r5, ip
 8000a48:	d106      	bne.n	8000a58 <__aeabi_ddiv+0x1b0>
 8000a4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a4e:	f43f aefd 	beq.w	800084c <__aeabi_dmul+0x1f8>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e722      	b.n	800089e <__aeabi_dmul+0x24a>
 8000a58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a5c:	bf18      	it	ne
 8000a5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a62:	f47f aec5 	bne.w	80007f0 <__aeabi_dmul+0x19c>
 8000a66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6a:	f47f af0d 	bne.w	8000888 <__aeabi_dmul+0x234>
 8000a6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a72:	f47f aeeb 	bne.w	800084c <__aeabi_dmul+0x1f8>
 8000a76:	e712      	b.n	800089e <__aeabi_dmul+0x24a>

08000a78 <__gedf2>:
 8000a78:	f04f 3cff 	mov.w	ip, #4294967295
 8000a7c:	e006      	b.n	8000a8c <__cmpdf2+0x4>
 8000a7e:	bf00      	nop

08000a80 <__ledf2>:
 8000a80:	f04f 0c01 	mov.w	ip, #1
 8000a84:	e002      	b.n	8000a8c <__cmpdf2+0x4>
 8000a86:	bf00      	nop

08000a88 <__cmpdf2>:
 8000a88:	f04f 0c01 	mov.w	ip, #1
 8000a8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	bf18      	it	ne
 8000a9e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa2:	d01b      	beq.n	8000adc <__cmpdf2+0x54>
 8000aa4:	b001      	add	sp, #4
 8000aa6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aaa:	bf0c      	ite	eq
 8000aac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab0:	ea91 0f03 	teqne	r1, r3
 8000ab4:	bf02      	ittt	eq
 8000ab6:	ea90 0f02 	teqeq	r0, r2
 8000aba:	2000      	moveq	r0, #0
 8000abc:	4770      	bxeq	lr
 8000abe:	f110 0f00 	cmn.w	r0, #0
 8000ac2:	ea91 0f03 	teq	r1, r3
 8000ac6:	bf58      	it	pl
 8000ac8:	4299      	cmppl	r1, r3
 8000aca:	bf08      	it	eq
 8000acc:	4290      	cmpeq	r0, r2
 8000ace:	bf2c      	ite	cs
 8000ad0:	17d8      	asrcs	r0, r3, #31
 8000ad2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ad6:	f040 0001 	orr.w	r0, r0, #1
 8000ada:	4770      	bx	lr
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__cmpdf2+0x64>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d107      	bne.n	8000afc <__cmpdf2+0x74>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d1d6      	bne.n	8000aa4 <__cmpdf2+0x1c>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d0d3      	beq.n	8000aa4 <__cmpdf2+0x1c>
 8000afc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_cdrcmple>:
 8000b04:	4684      	mov	ip, r0
 8000b06:	4610      	mov	r0, r2
 8000b08:	4662      	mov	r2, ip
 8000b0a:	468c      	mov	ip, r1
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4663      	mov	r3, ip
 8000b10:	e000      	b.n	8000b14 <__aeabi_cdcmpeq>
 8000b12:	bf00      	nop

08000b14 <__aeabi_cdcmpeq>:
 8000b14:	b501      	push	{r0, lr}
 8000b16:	f7ff ffb7 	bl	8000a88 <__cmpdf2>
 8000b1a:	2800      	cmp	r0, #0
 8000b1c:	bf48      	it	mi
 8000b1e:	f110 0f00 	cmnmi.w	r0, #0
 8000b22:	bd01      	pop	{r0, pc}

08000b24 <__aeabi_dcmpeq>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff fff4 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b2c:	bf0c      	ite	eq
 8000b2e:	2001      	moveq	r0, #1
 8000b30:	2000      	movne	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmplt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffea 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmple>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffe0 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpge>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffce 	bl	8000b04 <__aeabi_cdrcmple>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpgt>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffc4 	bl	8000b04 <__aeabi_cdrcmple>
 8000b7c:	bf34      	ite	cc
 8000b7e:	2001      	movcc	r0, #1
 8000b80:	2000      	movcs	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpun>:
 8000b88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b90:	d102      	bne.n	8000b98 <__aeabi_dcmpun+0x10>
 8000b92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b96:	d10a      	bne.n	8000bae <__aeabi_dcmpun+0x26>
 8000b98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba0:	d102      	bne.n	8000ba8 <__aeabi_dcmpun+0x20>
 8000ba2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ba6:	d102      	bne.n	8000bae <__aeabi_dcmpun+0x26>
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	f04f 0001 	mov.w	r0, #1
 8000bb2:	4770      	bx	lr

08000bb4 <__aeabi_d2iz>:
 8000bb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bbc:	d215      	bcs.n	8000bea <__aeabi_d2iz+0x36>
 8000bbe:	d511      	bpl.n	8000be4 <__aeabi_d2iz+0x30>
 8000bc0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc8:	d912      	bls.n	8000bf0 <__aeabi_d2iz+0x3c>
 8000bca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	bf18      	it	ne
 8000be0:	4240      	negne	r0, r0
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d105      	bne.n	8000bfc <__aeabi_d2iz+0x48>
 8000bf0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	bf08      	it	eq
 8000bf6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfa:	4770      	bx	lr
 8000bfc:	f04f 0000 	mov.w	r0, #0
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop

08000c04 <__aeabi_d2uiz>:
 8000c04:	004a      	lsls	r2, r1, #1
 8000c06:	d211      	bcs.n	8000c2c <__aeabi_d2uiz+0x28>
 8000c08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c0c:	d211      	bcs.n	8000c32 <__aeabi_d2uiz+0x2e>
 8000c0e:	d50d      	bpl.n	8000c2c <__aeabi_d2uiz+0x28>
 8000c10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c18:	d40e      	bmi.n	8000c38 <__aeabi_d2uiz+0x34>
 8000c1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c26:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2a:	4770      	bx	lr
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c36:	d102      	bne.n	8000c3e <__aeabi_d2uiz+0x3a>
 8000c38:	f04f 30ff 	mov.w	r0, #4294967295
 8000c3c:	4770      	bx	lr
 8000c3e:	f04f 0000 	mov.w	r0, #0
 8000c42:	4770      	bx	lr

08000c44 <__aeabi_frsub>:
 8000c44:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c48:	e002      	b.n	8000c50 <__addsf3>
 8000c4a:	bf00      	nop

08000c4c <__aeabi_fsub>:
 8000c4c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c50 <__addsf3>:
 8000c50:	0042      	lsls	r2, r0, #1
 8000c52:	bf1f      	itttt	ne
 8000c54:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c58:	ea92 0f03 	teqne	r2, r3
 8000c5c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c60:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c64:	d06a      	beq.n	8000d3c <__addsf3+0xec>
 8000c66:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c6a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6e:	bfc1      	itttt	gt
 8000c70:	18d2      	addgt	r2, r2, r3
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	4048      	eorgt	r0, r1
 8000c76:	4041      	eorgt	r1, r0
 8000c78:	bfb8      	it	lt
 8000c7a:	425b      	neglt	r3, r3
 8000c7c:	2b19      	cmp	r3, #25
 8000c7e:	bf88      	it	hi
 8000c80:	4770      	bxhi	lr
 8000c82:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c8e:	bf18      	it	ne
 8000c90:	4240      	negne	r0, r0
 8000c92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c96:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c9a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c9e:	bf18      	it	ne
 8000ca0:	4249      	negne	r1, r1
 8000ca2:	ea92 0f03 	teq	r2, r3
 8000ca6:	d03f      	beq.n	8000d28 <__addsf3+0xd8>
 8000ca8:	f1a2 0201 	sub.w	r2, r2, #1
 8000cac:	fa41 fc03 	asr.w	ip, r1, r3
 8000cb0:	eb10 000c 	adds.w	r0, r0, ip
 8000cb4:	f1c3 0320 	rsb	r3, r3, #32
 8000cb8:	fa01 f103 	lsl.w	r1, r1, r3
 8000cbc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cc0:	d502      	bpl.n	8000cc8 <__addsf3+0x78>
 8000cc2:	4249      	negs	r1, r1
 8000cc4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ccc:	d313      	bcc.n	8000cf6 <__addsf3+0xa6>
 8000cce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cd2:	d306      	bcc.n	8000ce2 <__addsf3+0x92>
 8000cd4:	0840      	lsrs	r0, r0, #1
 8000cd6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cda:	f102 0201 	add.w	r2, r2, #1
 8000cde:	2afe      	cmp	r2, #254	; 0xfe
 8000ce0:	d251      	bcs.n	8000d86 <__addsf3+0x136>
 8000ce2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ce6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cea:	bf08      	it	eq
 8000cec:	f020 0001 	biceq.w	r0, r0, #1
 8000cf0:	ea40 0003 	orr.w	r0, r0, r3
 8000cf4:	4770      	bx	lr
 8000cf6:	0049      	lsls	r1, r1, #1
 8000cf8:	eb40 0000 	adc.w	r0, r0, r0
 8000cfc:	3a01      	subs	r2, #1
 8000cfe:	bf28      	it	cs
 8000d00:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d04:	d2ed      	bcs.n	8000ce2 <__addsf3+0x92>
 8000d06:	fab0 fc80 	clz	ip, r0
 8000d0a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0e:	ebb2 020c 	subs.w	r2, r2, ip
 8000d12:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d16:	bfaa      	itet	ge
 8000d18:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d1c:	4252      	neglt	r2, r2
 8000d1e:	4318      	orrge	r0, r3
 8000d20:	bfbc      	itt	lt
 8000d22:	40d0      	lsrlt	r0, r2
 8000d24:	4318      	orrlt	r0, r3
 8000d26:	4770      	bx	lr
 8000d28:	f092 0f00 	teq	r2, #0
 8000d2c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d30:	bf06      	itte	eq
 8000d32:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d36:	3201      	addeq	r2, #1
 8000d38:	3b01      	subne	r3, #1
 8000d3a:	e7b5      	b.n	8000ca8 <__addsf3+0x58>
 8000d3c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d40:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d44:	bf18      	it	ne
 8000d46:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d4a:	d021      	beq.n	8000d90 <__addsf3+0x140>
 8000d4c:	ea92 0f03 	teq	r2, r3
 8000d50:	d004      	beq.n	8000d5c <__addsf3+0x10c>
 8000d52:	f092 0f00 	teq	r2, #0
 8000d56:	bf08      	it	eq
 8000d58:	4608      	moveq	r0, r1
 8000d5a:	4770      	bx	lr
 8000d5c:	ea90 0f01 	teq	r0, r1
 8000d60:	bf1c      	itt	ne
 8000d62:	2000      	movne	r0, #0
 8000d64:	4770      	bxne	lr
 8000d66:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d6a:	d104      	bne.n	8000d76 <__addsf3+0x126>
 8000d6c:	0040      	lsls	r0, r0, #1
 8000d6e:	bf28      	it	cs
 8000d70:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d74:	4770      	bx	lr
 8000d76:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d7a:	bf3c      	itt	cc
 8000d7c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d80:	4770      	bxcc	lr
 8000d82:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d86:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8e:	4770      	bx	lr
 8000d90:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d94:	bf16      	itet	ne
 8000d96:	4608      	movne	r0, r1
 8000d98:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d9c:	4601      	movne	r1, r0
 8000d9e:	0242      	lsls	r2, r0, #9
 8000da0:	bf06      	itte	eq
 8000da2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da6:	ea90 0f01 	teqeq	r0, r1
 8000daa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000dae:	4770      	bx	lr

08000db0 <__aeabi_ui2f>:
 8000db0:	f04f 0300 	mov.w	r3, #0
 8000db4:	e004      	b.n	8000dc0 <__aeabi_i2f+0x8>
 8000db6:	bf00      	nop

08000db8 <__aeabi_i2f>:
 8000db8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dbc:	bf48      	it	mi
 8000dbe:	4240      	negmi	r0, r0
 8000dc0:	ea5f 0c00 	movs.w	ip, r0
 8000dc4:	bf08      	it	eq
 8000dc6:	4770      	bxeq	lr
 8000dc8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dcc:	4601      	mov	r1, r0
 8000dce:	f04f 0000 	mov.w	r0, #0
 8000dd2:	e01c      	b.n	8000e0e <__aeabi_l2f+0x2a>

08000dd4 <__aeabi_ul2f>:
 8000dd4:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd8:	bf08      	it	eq
 8000dda:	4770      	bxeq	lr
 8000ddc:	f04f 0300 	mov.w	r3, #0
 8000de0:	e00a      	b.n	8000df8 <__aeabi_l2f+0x14>
 8000de2:	bf00      	nop

08000de4 <__aeabi_l2f>:
 8000de4:	ea50 0201 	orrs.w	r2, r0, r1
 8000de8:	bf08      	it	eq
 8000dea:	4770      	bxeq	lr
 8000dec:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000df0:	d502      	bpl.n	8000df8 <__aeabi_l2f+0x14>
 8000df2:	4240      	negs	r0, r0
 8000df4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df8:	ea5f 0c01 	movs.w	ip, r1
 8000dfc:	bf02      	ittt	eq
 8000dfe:	4684      	moveq	ip, r0
 8000e00:	4601      	moveq	r1, r0
 8000e02:	2000      	moveq	r0, #0
 8000e04:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e08:	bf08      	it	eq
 8000e0a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e0e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e12:	fabc f28c 	clz	r2, ip
 8000e16:	3a08      	subs	r2, #8
 8000e18:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e1c:	db10      	blt.n	8000e40 <__aeabi_l2f+0x5c>
 8000e1e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e22:	4463      	add	r3, ip
 8000e24:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e28:	f1c2 0220 	rsb	r2, r2, #32
 8000e2c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e30:	fa20 f202 	lsr.w	r2, r0, r2
 8000e34:	eb43 0002 	adc.w	r0, r3, r2
 8000e38:	bf08      	it	eq
 8000e3a:	f020 0001 	biceq.w	r0, r0, #1
 8000e3e:	4770      	bx	lr
 8000e40:	f102 0220 	add.w	r2, r2, #32
 8000e44:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e48:	f1c2 0220 	rsb	r2, r2, #32
 8000e4c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e50:	fa21 f202 	lsr.w	r2, r1, r2
 8000e54:	eb43 0002 	adc.w	r0, r3, r2
 8000e58:	bf08      	it	eq
 8000e5a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5e:	4770      	bx	lr

08000e60 <__aeabi_f2iz>:
 8000e60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e64:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e68:	d30f      	bcc.n	8000e8a <__aeabi_f2iz+0x2a>
 8000e6a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e6e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e72:	d90d      	bls.n	8000e90 <__aeabi_f2iz+0x30>
 8000e74:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e7c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000e80:	fa23 f002 	lsr.w	r0, r3, r2
 8000e84:	bf18      	it	ne
 8000e86:	4240      	negne	r0, r0
 8000e88:	4770      	bx	lr
 8000e8a:	f04f 0000 	mov.w	r0, #0
 8000e8e:	4770      	bx	lr
 8000e90:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e94:	d101      	bne.n	8000e9a <__aeabi_f2iz+0x3a>
 8000e96:	0242      	lsls	r2, r0, #9
 8000e98:	d105      	bne.n	8000ea6 <__aeabi_f2iz+0x46>
 8000e9a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e9e:	bf08      	it	eq
 8000ea0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ea4:	4770      	bx	lr
 8000ea6:	f04f 0000 	mov.w	r0, #0
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_d2lz>:
 8000eac:	b538      	push	{r3, r4, r5, lr}
 8000eae:	4605      	mov	r5, r0
 8000eb0:	460c      	mov	r4, r1
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	4628      	mov	r0, r5
 8000eb8:	4621      	mov	r1, r4
 8000eba:	f7ff fe3d 	bl	8000b38 <__aeabi_dcmplt>
 8000ebe:	b928      	cbnz	r0, 8000ecc <__aeabi_d2lz+0x20>
 8000ec0:	4628      	mov	r0, r5
 8000ec2:	4621      	mov	r1, r4
 8000ec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ec8:	f000 b80a 	b.w	8000ee0 <__aeabi_d2ulz>
 8000ecc:	4628      	mov	r0, r5
 8000ece:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000ed2:	f000 f805 	bl	8000ee0 <__aeabi_d2ulz>
 8000ed6:	4240      	negs	r0, r0
 8000ed8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000edc:	bd38      	pop	{r3, r4, r5, pc}
 8000ede:	bf00      	nop

08000ee0 <__aeabi_d2ulz>:
 8000ee0:	b5d0      	push	{r4, r6, r7, lr}
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <__aeabi_d2ulz+0x34>)
 8000ee6:	4606      	mov	r6, r0
 8000ee8:	460f      	mov	r7, r1
 8000eea:	f7ff fbb3 	bl	8000654 <__aeabi_dmul>
 8000eee:	f7ff fe89 	bl	8000c04 <__aeabi_d2uiz>
 8000ef2:	4604      	mov	r4, r0
 8000ef4:	f7ff fb34 	bl	8000560 <__aeabi_ui2d>
 8000ef8:	2200      	movs	r2, #0
 8000efa:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <__aeabi_d2ulz+0x38>)
 8000efc:	f7ff fbaa 	bl	8000654 <__aeabi_dmul>
 8000f00:	4602      	mov	r2, r0
 8000f02:	460b      	mov	r3, r1
 8000f04:	4630      	mov	r0, r6
 8000f06:	4639      	mov	r1, r7
 8000f08:	f7ff f9ec 	bl	80002e4 <__aeabi_dsub>
 8000f0c:	f7ff fe7a 	bl	8000c04 <__aeabi_d2uiz>
 8000f10:	4621      	mov	r1, r4
 8000f12:	bdd0      	pop	{r4, r6, r7, pc}
 8000f14:	3df00000 	.word	0x3df00000
 8000f18:	41f00000 	.word	0x41f00000

08000f1c <DS18B20_StartAll>:

//
//	Start conversion on all sensors
//
void DS18B20_StartAll()
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
	OneWire_Reset(&OneWire); // Reset the bus
 8000f20:	4806      	ldr	r0, [pc, #24]	; (8000f3c <DS18B20_StartAll+0x20>)
 8000f22:	f000 ff06 	bl	8001d32 <OneWire_Reset>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_SKIPROM); // Skip ROM command
 8000f26:	21cc      	movs	r1, #204	; 0xcc
 8000f28:	4804      	ldr	r0, [pc, #16]	; (8000f3c <DS18B20_StartAll+0x20>)
 8000f2a:	f000 ff7f 	bl	8001e2c <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, DS18B20_CMD_CONVERTTEMP); // Start conversion on all sensors
 8000f2e:	2144      	movs	r1, #68	; 0x44
 8000f30:	4802      	ldr	r0, [pc, #8]	; (8000f3c <DS18B20_StartAll+0x20>)
 8000f32:	f000 ff7b 	bl	8001e2c <OneWire_WriteByte>
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	200002a4 	.word	0x200002a4

08000f40 <DS18B20_Read>:

//
//	Read one sensor
//
uint8_t DS18B20_Read(uint8_t number, float *destination)
{
 8000f40:	b590      	push	{r4, r7, lr}
 8000f42:	b089      	sub	sp, #36	; 0x24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	6039      	str	r1, [r7, #0]
 8000f4a:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount) // If read sensor is not availible
 8000f4c:	4b51      	ldr	r3, [pc, #324]	; (8001094 <DS18B20_Read+0x154>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	79fa      	ldrb	r2, [r7, #7]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d301      	bcc.n	8000f5a <DS18B20_Read+0x1a>
		return 0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	e098      	b.n	800108c <DS18B20_Read+0x14c>

	uint16_t temperature;
	uint8_t resolution;
	float result;
	uint8_t i = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	77fb      	strb	r3, [r7, #31]
	uint8_t crc;

#endif

	
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address)) // Check if sensor is DS18B20 family
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	011b      	lsls	r3, r3, #4
 8000f62:	4a4d      	ldr	r2, [pc, #308]	; (8001098 <DS18B20_Read+0x158>)
 8000f64:	4413      	add	r3, r2
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 f942 	bl	80011f0 <DS18B20_Is>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d101      	bne.n	8000f76 <DS18B20_Read+0x36>
		return 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	e08a      	b.n	800108c <DS18B20_Read+0x14c>

	if (!OneWire_ReadBit(&OneWire)) // Check if the bus is released
 8000f76:	4849      	ldr	r0, [pc, #292]	; (800109c <DS18B20_Read+0x15c>)
 8000f78:	f000 ff2e 	bl	8001dd8 <OneWire_ReadBit>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d101      	bne.n	8000f86 <DS18B20_Read+0x46>
		return 0; // Busy bus - conversion is not finished
 8000f82:	2300      	movs	r3, #0
 8000f84:	e082      	b.n	800108c <DS18B20_Read+0x14c>

	OneWire_Reset(&OneWire); // Reset the bus
 8000f86:	4845      	ldr	r0, [pc, #276]	; (800109c <DS18B20_Read+0x15c>)
 8000f88:	f000 fed3 	bl	8001d32 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	011b      	lsls	r3, r3, #4
 8000f90:	4a41      	ldr	r2, [pc, #260]	; (8001098 <DS18B20_Read+0x158>)
 8000f92:	4413      	add	r3, r2
 8000f94:	4619      	mov	r1, r3
 8000f96:	4841      	ldr	r0, [pc, #260]	; (800109c <DS18B20_Read+0x15c>)
 8000f98:	f001 f87c 	bl	8002094 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 8000f9c:	21be      	movs	r1, #190	; 0xbe
 8000f9e:	483f      	ldr	r0, [pc, #252]	; (800109c <DS18B20_Read+0x15c>)
 8000fa0:	f000 ff44 	bl	8001e2c <OneWire_WriteByte>
	
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	77fb      	strb	r3, [r7, #31]
 8000fa8:	e00d      	b.n	8000fc6 <DS18B20_Read+0x86>
		data[i] = OneWire_ReadByte(&OneWire);
 8000faa:	7ffc      	ldrb	r4, [r7, #31]
 8000fac:	483b      	ldr	r0, [pc, #236]	; (800109c <DS18B20_Read+0x15c>)
 8000fae:	f000 ff5b 	bl	8001e68 <OneWire_ReadByte>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	f104 0320 	add.w	r3, r4, #32
 8000fba:	443b      	add	r3, r7
 8000fbc:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 8000fc0:	7ffb      	ldrb	r3, [r7, #31]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	77fb      	strb	r3, [r7, #31]
 8000fc6:	7ffb      	ldrb	r3, [r7, #31]
 8000fc8:	2b04      	cmp	r3, #4
 8000fca:	d9ee      	bls.n	8000faa <DS18B20_Read+0x6a>
	crc = OneWire_CRC8(data, 8); // CRC calculation

	if (crc != data[8])
		return 0; // CRC invalid
#endif
	temperature = data[0] | (data[1] << 8); // Temperature is 16-bit length
 8000fcc:	7b3b      	ldrb	r3, [r7, #12]
 8000fce:	b21a      	sxth	r2, r3
 8000fd0:	7b7b      	ldrb	r3, [r7, #13]
 8000fd2:	021b      	lsls	r3, r3, #8
 8000fd4:	b21b      	sxth	r3, r3
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	83bb      	strh	r3, [r7, #28]

	OneWire_Reset(&OneWire); // Reset the bus
 8000fdc:	482f      	ldr	r0, [pc, #188]	; (800109c <DS18B20_Read+0x15c>)
 8000fde:	f000 fea8 	bl	8001d32 <OneWire_Reset>
	
	resolution = ((data[4] & 0x60) >> 5) + 9; // Sensor's resolution from scratchpad's byte 4
 8000fe2:	7c3b      	ldrb	r3, [r7, #16]
 8000fe4:	115b      	asrs	r3, r3, #5
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	f003 0303 	and.w	r3, r3, #3
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	3309      	adds	r3, #9
 8000ff0:	76fb      	strb	r3, [r7, #27]

	switch (resolution) // Chceck the correct value dur to resolution
 8000ff2:	7efb      	ldrb	r3, [r7, #27]
 8000ff4:	3b09      	subs	r3, #9
 8000ff6:	2b03      	cmp	r3, #3
 8000ff8:	d83e      	bhi.n	8001078 <DS18B20_Read+0x138>
 8000ffa:	a201      	add	r2, pc, #4	; (adr r2, 8001000 <DS18B20_Read+0xc0>)
 8000ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001000:	08001011 	.word	0x08001011
 8001004:	0800102b 	.word	0x0800102b
 8001008:	08001045 	.word	0x08001045
 800100c:	0800105f 	.word	0x0800105f
	{
		case DS18B20_Resolution_9bits:
			result = temperature*(float)DS18B20_STEP_9BIT;
 8001010:	8bbb      	ldrh	r3, [r7, #28]
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fed0 	bl	8000db8 <__aeabi_i2f>
 8001018:	4603      	mov	r3, r0
 800101a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff f8a8 	bl	8000174 <__aeabi_fmul>
 8001024:	4603      	mov	r3, r0
 8001026:	617b      	str	r3, [r7, #20]
		break;
 8001028:	e028      	b.n	800107c <DS18B20_Read+0x13c>
		case DS18B20_Resolution_10bits:
			result = temperature*(float)DS18B20_STEP_10BIT;
 800102a:	8bbb      	ldrh	r3, [r7, #28]
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff fec3 	bl	8000db8 <__aeabi_i2f>
 8001032:	4603      	mov	r3, r0
 8001034:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff f89b 	bl	8000174 <__aeabi_fmul>
 800103e:	4603      	mov	r3, r0
 8001040:	617b      	str	r3, [r7, #20]
		 break;
 8001042:	e01b      	b.n	800107c <DS18B20_Read+0x13c>
		case DS18B20_Resolution_11bits:
			result = temperature*(float)DS18B20_STEP_11BIT;
 8001044:	8bbb      	ldrh	r3, [r7, #28]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff feb6 	bl	8000db8 <__aeabi_i2f>
 800104c:	4603      	mov	r3, r0
 800104e:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff f88e 	bl	8000174 <__aeabi_fmul>
 8001058:	4603      	mov	r3, r0
 800105a:	617b      	str	r3, [r7, #20]
		break;
 800105c:	e00e      	b.n	800107c <DS18B20_Read+0x13c>
		case DS18B20_Resolution_12bits:
			result = temperature*(float)DS18B20_STEP_12BIT;
 800105e:	8bbb      	ldrh	r3, [r7, #28]
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff fea9 	bl	8000db8 <__aeabi_i2f>
 8001066:	4603      	mov	r3, r0
 8001068:	f04f 5176 	mov.w	r1, #1031798784	; 0x3d800000
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff f881 	bl	8000174 <__aeabi_fmul>
 8001072:	4603      	mov	r3, r0
 8001074:	617b      	str	r3, [r7, #20]
		 break;
 8001076:	e001      	b.n	800107c <DS18B20_Read+0x13c>
		default: 
			result = 0xFF;
 8001078:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <DS18B20_Read+0x160>)
 800107a:	617b      	str	r3, [r7, #20]
	}
	
//	*destination = result; //zmiana bez float
	*destination = temperature;
 800107c:	8bbb      	ldrh	r3, [r7, #28]
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fe96 	bl	8000db0 <__aeabi_ui2f>
 8001084:	4602      	mov	r2, r0
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	601a      	str	r2, [r3, #0]
	
	return 1; //temperature valid
 800108a:	2301      	movs	r3, #1
}
 800108c:	4618      	mov	r0, r3
 800108e:	3724      	adds	r7, #36	; 0x24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd90      	pop	{r4, r7, pc}
 8001094:	200002b8 	.word	0x200002b8
 8001098:	20000294 	.word	0x20000294
 800109c:	200002a4 	.word	0x200002a4
 80010a0:	437f0000 	.word	0x437f0000

080010a4 <DS18B20_SetResolution>:
	
	return conf;
}

uint8_t DS18B20_SetResolution(uint8_t number, DS18B20_Resolution_t resolution)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	460a      	mov	r2, r1
 80010ae:	71fb      	strb	r3, [r7, #7]
 80010b0:	4613      	mov	r3, r2
 80010b2:	71bb      	strb	r3, [r7, #6]
	if( number >= TempSensorCount)
 80010b4:	4b4b      	ldr	r3, [pc, #300]	; (80011e4 <DS18B20_SetResolution+0x140>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	79fa      	ldrb	r2, [r7, #7]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d301      	bcc.n	80010c2 <DS18B20_SetResolution+0x1e>
		return 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	e08c      	b.n	80011dc <DS18B20_SetResolution+0x138>

	uint8_t th, tl, conf;
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address))
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	011b      	lsls	r3, r3, #4
 80010c6:	4a48      	ldr	r2, [pc, #288]	; (80011e8 <DS18B20_SetResolution+0x144>)
 80010c8:	4413      	add	r3, r2
 80010ca:	4618      	mov	r0, r3
 80010cc:	f000 f890 	bl	80011f0 <DS18B20_Is>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d101      	bne.n	80010da <DS18B20_SetResolution+0x36>
		return 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	e080      	b.n	80011dc <DS18B20_SetResolution+0x138>
	
	OneWire_Reset(&OneWire); // Reset the bus
 80010da:	4844      	ldr	r0, [pc, #272]	; (80011ec <DS18B20_SetResolution+0x148>)
 80010dc:	f000 fe29 	bl	8001d32 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	011b      	lsls	r3, r3, #4
 80010e4:	4a40      	ldr	r2, [pc, #256]	; (80011e8 <DS18B20_SetResolution+0x144>)
 80010e6:	4413      	add	r3, r2
 80010e8:	4619      	mov	r1, r3
 80010ea:	4840      	ldr	r0, [pc, #256]	; (80011ec <DS18B20_SetResolution+0x148>)
 80010ec:	f000 ffd2 	bl	8002094 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 80010f0:	21be      	movs	r1, #190	; 0xbe
 80010f2:	483e      	ldr	r0, [pc, #248]	; (80011ec <DS18B20_SetResolution+0x148>)
 80010f4:	f000 fe9a 	bl	8001e2c <OneWire_WriteByte>
	
	OneWire_ReadByte(&OneWire);
 80010f8:	483c      	ldr	r0, [pc, #240]	; (80011ec <DS18B20_SetResolution+0x148>)
 80010fa:	f000 feb5 	bl	8001e68 <OneWire_ReadByte>
	OneWire_ReadByte(&OneWire);
 80010fe:	483b      	ldr	r0, [pc, #236]	; (80011ec <DS18B20_SetResolution+0x148>)
 8001100:	f000 feb2 	bl	8001e68 <OneWire_ReadByte>
	
	th = OneWire_ReadByte(&OneWire); 	// Writing to scratchpad begins from the temperature alarms bytes
 8001104:	4839      	ldr	r0, [pc, #228]	; (80011ec <DS18B20_SetResolution+0x148>)
 8001106:	f000 feaf 	bl	8001e68 <OneWire_ReadByte>
 800110a:	4603      	mov	r3, r0
 800110c:	73bb      	strb	r3, [r7, #14]
	tl = OneWire_ReadByte(&OneWire); 	// 	so i have to store them.
 800110e:	4837      	ldr	r0, [pc, #220]	; (80011ec <DS18B20_SetResolution+0x148>)
 8001110:	f000 feaa 	bl	8001e68 <OneWire_ReadByte>
 8001114:	4603      	mov	r3, r0
 8001116:	737b      	strb	r3, [r7, #13]
	conf = OneWire_ReadByte(&OneWire);	// Config byte
 8001118:	4834      	ldr	r0, [pc, #208]	; (80011ec <DS18B20_SetResolution+0x148>)
 800111a:	f000 fea5 	bl	8001e68 <OneWire_ReadByte>
 800111e:	4603      	mov	r3, r0
 8001120:	73fb      	strb	r3, [r7, #15]
	
	if (resolution == DS18B20_Resolution_9bits) // Bits setting
 8001122:	79bb      	ldrb	r3, [r7, #6]
 8001124:	2b09      	cmp	r3, #9
 8001126:	d108      	bne.n	800113a <DS18B20_SetResolution+0x96>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800112e:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001130:	7bfb      	ldrb	r3, [r7, #15]
 8001132:	f023 0320 	bic.w	r3, r3, #32
 8001136:	73fb      	strb	r3, [r7, #15]
 8001138:	e022      	b.n	8001180 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_10bits) 
 800113a:	79bb      	ldrb	r3, [r7, #6]
 800113c:	2b0a      	cmp	r3, #10
 800113e:	d108      	bne.n	8001152 <DS18B20_SetResolution+0xae>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001140:	7bfb      	ldrb	r3, [r7, #15]
 8001142:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001146:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	f043 0320 	orr.w	r3, r3, #32
 800114e:	73fb      	strb	r3, [r7, #15]
 8001150:	e016      	b.n	8001180 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8001152:	79bb      	ldrb	r3, [r7, #6]
 8001154:	2b0b      	cmp	r3, #11
 8001156:	d108      	bne.n	800116a <DS18B20_SetResolution+0xc6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001158:	7bfb      	ldrb	r3, [r7, #15]
 800115a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800115e:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	f023 0320 	bic.w	r3, r3, #32
 8001166:	73fb      	strb	r3, [r7, #15]
 8001168:	e00a      	b.n	8001180 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 800116a:	79bb      	ldrb	r3, [r7, #6]
 800116c:	2b0c      	cmp	r3, #12
 800116e:	d107      	bne.n	8001180 <DS18B20_SetResolution+0xdc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001176:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	f043 0320 	orr.w	r3, r3, #32
 800117e:	73fb      	strb	r3, [r7, #15]
	}
	
	OneWire_Reset(&OneWire); // Reset the bus
 8001180:	481a      	ldr	r0, [pc, #104]	; (80011ec <DS18B20_SetResolution+0x148>)
 8001182:	f000 fdd6 	bl	8001d32 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	011b      	lsls	r3, r3, #4
 800118a:	4a17      	ldr	r2, [pc, #92]	; (80011e8 <DS18B20_SetResolution+0x144>)
 800118c:	4413      	add	r3, r2
 800118e:	4619      	mov	r1, r3
 8001190:	4816      	ldr	r0, [pc, #88]	; (80011ec <DS18B20_SetResolution+0x148>)
 8001192:	f000 ff7f 	bl	8002094 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_WSCRATCHPAD); // Write scratchpad command
 8001196:	214e      	movs	r1, #78	; 0x4e
 8001198:	4814      	ldr	r0, [pc, #80]	; (80011ec <DS18B20_SetResolution+0x148>)
 800119a:	f000 fe47 	bl	8001e2c <OneWire_WriteByte>
	
	OneWire_WriteByte(&OneWire, th); // Write 3 bytes to scratchpad
 800119e:	7bbb      	ldrb	r3, [r7, #14]
 80011a0:	4619      	mov	r1, r3
 80011a2:	4812      	ldr	r0, [pc, #72]	; (80011ec <DS18B20_SetResolution+0x148>)
 80011a4:	f000 fe42 	bl	8001e2c <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, tl);
 80011a8:	7b7b      	ldrb	r3, [r7, #13]
 80011aa:	4619      	mov	r1, r3
 80011ac:	480f      	ldr	r0, [pc, #60]	; (80011ec <DS18B20_SetResolution+0x148>)
 80011ae:	f000 fe3d 	bl	8001e2c <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, conf);
 80011b2:	7bfb      	ldrb	r3, [r7, #15]
 80011b4:	4619      	mov	r1, r3
 80011b6:	480d      	ldr	r0, [pc, #52]	; (80011ec <DS18B20_SetResolution+0x148>)
 80011b8:	f000 fe38 	bl	8001e2c <OneWire_WriteByte>
	
	OneWire_Reset(&OneWire); // Reset the bus
 80011bc:	480b      	ldr	r0, [pc, #44]	; (80011ec <DS18B20_SetResolution+0x148>)
 80011be:	f000 fdb8 	bl	8001d32 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	011b      	lsls	r3, r3, #4
 80011c6:	4a08      	ldr	r2, [pc, #32]	; (80011e8 <DS18B20_SetResolution+0x144>)
 80011c8:	4413      	add	r3, r2
 80011ca:	4619      	mov	r1, r3
 80011cc:	4807      	ldr	r0, [pc, #28]	; (80011ec <DS18B20_SetResolution+0x148>)
 80011ce:	f000 ff61 	bl	8002094 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_CPYSCRATCHPAD); // Copy scratchpad to EEPROM
 80011d2:	2148      	movs	r1, #72	; 0x48
 80011d4:	4805      	ldr	r0, [pc, #20]	; (80011ec <DS18B20_SetResolution+0x148>)
 80011d6:	f000 fe29 	bl	8001e2c <OneWire_WriteByte>
	
	return 1;
 80011da:	2301      	movs	r3, #1
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	200002b8 	.word	0x200002b8
 80011e8:	20000294 	.word	0x20000294
 80011ec:	200002a4 	.word	0x200002a4

080011f0 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t* ROM)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	if (*ROM == DS18B20_FAMILY_CODE) // Check family code
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b28      	cmp	r3, #40	; 0x28
 80011fe:	d101      	bne.n	8001204 <DS18B20_Is+0x14>
		return 1;
 8001200:	2301      	movs	r3, #1
 8001202:	e000      	b.n	8001206 <DS18B20_Is+0x16>
	return 0;
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr

08001210 <DS18B20_AllDone>:

uint8_t DS18B20_AllDone(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
	return OneWire_ReadBit(&OneWire); // Bus is down - busy
 8001214:	4802      	ldr	r0, [pc, #8]	; (8001220 <DS18B20_AllDone+0x10>)
 8001216:	f000 fddf 	bl	8001dd8 <OneWire_ReadBit>
 800121a:	4603      	mov	r3, r0
}
 800121c:	4618      	mov	r0, r3
 800121e:	bd80      	pop	{r7, pc}
 8001220:	200002a4 	.word	0x200002a4

08001224 <DS18B20_ReadAll>:

void DS18B20_ReadAll(void)
{
 8001224:	b590      	push	{r4, r7, lr}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
	uint8_t i;

	if (DS18B20_AllDone())
 800122a:	f7ff fff1 	bl	8001210 <DS18B20_AllDone>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d02e      	beq.n	8001292 <DS18B20_ReadAll+0x6e>
	{
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 8001234:	2300      	movs	r3, #0
 8001236:	71fb      	strb	r3, [r7, #7]
 8001238:	e026      	b.n	8001288 <DS18B20_ReadAll+0x64>
		{
			ds18b20[i].ValidDataFlag = 0;
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	4a17      	ldr	r2, [pc, #92]	; (800129c <DS18B20_ReadAll+0x78>)
 800123e:	011b      	lsls	r3, r3, #4
 8001240:	4413      	add	r3, r2
 8001242:	330c      	adds	r3, #12
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]

			if (DS18B20_Is((uint8_t*)&ds18b20[i].Address))
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	011b      	lsls	r3, r3, #4
 800124c:	4a13      	ldr	r2, [pc, #76]	; (800129c <DS18B20_ReadAll+0x78>)
 800124e:	4413      	add	r3, r2
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ffcd 	bl	80011f0 <DS18B20_Is>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d012      	beq.n	8001282 <DS18B20_ReadAll+0x5e>
			{
				ds18b20[i].ValidDataFlag = DS18B20_Read(i, &ds18b20[i].Temperature); // Read single sensor
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	011b      	lsls	r3, r3, #4
 8001260:	3308      	adds	r3, #8
 8001262:	4a0e      	ldr	r2, [pc, #56]	; (800129c <DS18B20_ReadAll+0x78>)
 8001264:	441a      	add	r2, r3
 8001266:	79fc      	ldrb	r4, [r7, #7]
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4611      	mov	r1, r2
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff fe67 	bl	8000f40 <DS18B20_Read>
 8001272:	4603      	mov	r3, r0
 8001274:	4619      	mov	r1, r3
 8001276:	4a09      	ldr	r2, [pc, #36]	; (800129c <DS18B20_ReadAll+0x78>)
 8001278:	0123      	lsls	r3, r4, #4
 800127a:	4413      	add	r3, r2
 800127c:	330c      	adds	r3, #12
 800127e:	460a      	mov	r2, r1
 8001280:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	3301      	adds	r3, #1
 8001286:	71fb      	strb	r3, [r7, #7]
 8001288:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <DS18B20_ReadAll+0x7c>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	79fa      	ldrb	r2, [r7, #7]
 800128e:	429a      	cmp	r2, r3
 8001290:	d3d3      	bcc.n	800123a <DS18B20_ReadAll+0x16>
			}
		}
	}
}
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	bd90      	pop	{r4, r7, pc}
 800129a:	bf00      	nop
 800129c:	20000294 	.word	0x20000294
 80012a0:	200002b8 	.word	0x200002b8

080012a4 <DS18B20_GetTemperature>:
{
	return TempSensorCount;
}

uint8_t DS18B20_GetTemperature(uint8_t number, int32_t* destination)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	71fb      	strb	r3, [r7, #7]
	if(!ds18b20[number].ValidDataFlag)
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	4a0d      	ldr	r2, [pc, #52]	; (80012e8 <DS18B20_GetTemperature+0x44>)
 80012b4:	011b      	lsls	r3, r3, #4
 80012b6:	4413      	add	r3, r2
 80012b8:	330c      	adds	r3, #12
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <DS18B20_GetTemperature+0x20>
		return 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	e00c      	b.n	80012de <DS18B20_GetTemperature+0x3a>

	*destination = ds18b20[number].Temperature;
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	4a08      	ldr	r2, [pc, #32]	; (80012e8 <DS18B20_GetTemperature+0x44>)
 80012c8:	011b      	lsls	r3, r3, #4
 80012ca:	4413      	add	r3, r2
 80012cc:	3308      	adds	r3, #8
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff fdc5 	bl	8000e60 <__aeabi_f2iz>
 80012d6:	4602      	mov	r2, r0
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	601a      	str	r2, [r3, #0]
	return 1;
 80012dc:	2301      	movs	r3, #1

}
 80012de:	4618      	mov	r0, r3
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000294 	.word	0x20000294

080012ec <DS18B20_Init>:

void DS18B20_Init(DS18B20_Resolution_t resolution)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	4603      	mov	r3, r0
 80012f4:	71fb      	strb	r3, [r7, #7]
	uint8_t next = 0, i = 0, j;
 80012f6:	2300      	movs	r3, #0
 80012f8:	73fb      	strb	r3, [r7, #15]
 80012fa:	2300      	movs	r3, #0
 80012fc:	73bb      	strb	r3, [r7, #14]
	OneWire_Init(&OneWire, _DS18B20_GPIO, _DS18B20_PIN); // Init OneWire bus
 80012fe:	2280      	movs	r2, #128	; 0x80
 8001300:	491f      	ldr	r1, [pc, #124]	; (8001380 <DS18B20_Init+0x94>)
 8001302:	4820      	ldr	r0, [pc, #128]	; (8001384 <DS18B20_Init+0x98>)
 8001304:	f000 ff02 	bl	800210c <OneWire_Init>

	next = OneWire_First(&OneWire); // Search first OneWire device
 8001308:	481e      	ldr	r0, [pc, #120]	; (8001384 <DS18B20_Init+0x98>)
 800130a:	f000 fea6 	bl	800205a <OneWire_First>
 800130e:	4603      	mov	r3, r0
 8001310:	73fb      	strb	r3, [r7, #15]
	while(next)
 8001312:	e018      	b.n	8001346 <DS18B20_Init+0x5a>
	{
		TempSensorCount++;
 8001314:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <DS18B20_Init+0x9c>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	3301      	adds	r3, #1
 800131a:	b2da      	uxtb	r2, r3
 800131c:	4b1a      	ldr	r3, [pc, #104]	; (8001388 <DS18B20_Init+0x9c>)
 800131e:	701a      	strb	r2, [r3, #0]
		OneWire_GetFullROM(&OneWire, (uint8_t*)&ds18b20[i++].Address); // Get the ROM of next sensor
 8001320:	7bbb      	ldrb	r3, [r7, #14]
 8001322:	1c5a      	adds	r2, r3, #1
 8001324:	73ba      	strb	r2, [r7, #14]
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	4a18      	ldr	r2, [pc, #96]	; (800138c <DS18B20_Init+0xa0>)
 800132a:	4413      	add	r3, r2
 800132c:	4619      	mov	r1, r3
 800132e:	4815      	ldr	r0, [pc, #84]	; (8001384 <DS18B20_Init+0x98>)
 8001330:	f000 fecf 	bl	80020d2 <OneWire_GetFullROM>
		next = OneWire_Next(&OneWire);
 8001334:	4813      	ldr	r0, [pc, #76]	; (8001384 <DS18B20_Init+0x98>)
 8001336:	f000 fea0 	bl	800207a <OneWire_Next>
 800133a:	4603      	mov	r3, r0
 800133c:	73fb      	strb	r3, [r7, #15]
		if(TempSensorCount >= _DS18B20_MAX_SENSORS) // More sensors than set maximum is not allowed
 800133e:	4b12      	ldr	r3, [pc, #72]	; (8001388 <DS18B20_Init+0x9c>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d103      	bne.n	800134e <DS18B20_Init+0x62>
	while(next)
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1e3      	bne.n	8001314 <DS18B20_Init+0x28>
 800134c:	e000      	b.n	8001350 <DS18B20_Init+0x64>
			break;
 800134e:	bf00      	nop
	}

	for(j = 0; j < i; j++)
 8001350:	2300      	movs	r3, #0
 8001352:	737b      	strb	r3, [r7, #13]
 8001354:	e00a      	b.n	800136c <DS18B20_Init+0x80>
	{
		DS18B20_SetResolution(j, resolution); // Set the initial resolution to sensor
 8001356:	79fa      	ldrb	r2, [r7, #7]
 8001358:	7b7b      	ldrb	r3, [r7, #13]
 800135a:	4611      	mov	r1, r2
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fea1 	bl	80010a4 <DS18B20_SetResolution>

		DS18B20_StartAll(); // Start conversion on all sensors
 8001362:	f7ff fddb 	bl	8000f1c <DS18B20_StartAll>
	for(j = 0; j < i; j++)
 8001366:	7b7b      	ldrb	r3, [r7, #13]
 8001368:	3301      	adds	r3, #1
 800136a:	737b      	strb	r3, [r7, #13]
 800136c:	7b7a      	ldrb	r2, [r7, #13]
 800136e:	7bbb      	ldrb	r3, [r7, #14]
 8001370:	429a      	cmp	r2, r3
 8001372:	d3f0      	bcc.n	8001356 <DS18B20_Init+0x6a>
	}
}
 8001374:	bf00      	nop
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40010c00 	.word	0x40010c00
 8001384:	200002a4 	.word	0x200002a4
 8001388:	200002b8 	.word	0x200002b8
 800138c:	20000294 	.word	0x20000294

08001390 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001396:	f107 0310 	add.w	r3, r7, #16
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a4:	4b38      	ldr	r3, [pc, #224]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	4a37      	ldr	r2, [pc, #220]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013aa:	f043 0310 	orr.w	r3, r3, #16
 80013ae:	6193      	str	r3, [r2, #24]
 80013b0:	4b35      	ldr	r3, [pc, #212]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	f003 0310 	and.w	r3, r3, #16
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013bc:	4b32      	ldr	r3, [pc, #200]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	4a31      	ldr	r2, [pc, #196]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013c2:	f043 0320 	orr.w	r3, r3, #32
 80013c6:	6193      	str	r3, [r2, #24]
 80013c8:	4b2f      	ldr	r3, [pc, #188]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	f003 0320 	and.w	r3, r3, #32
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d4:	4b2c      	ldr	r3, [pc, #176]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a2b      	ldr	r2, [pc, #172]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013da:	f043 0304 	orr.w	r3, r3, #4
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b29      	ldr	r3, [pc, #164]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0304 	and.w	r3, r3, #4
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ec:	4b26      	ldr	r3, [pc, #152]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	4a25      	ldr	r2, [pc, #148]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013f2:	f043 0308 	orr.w	r3, r3, #8
 80013f6:	6193      	str	r3, [r2, #24]
 80013f8:	4b23      	ldr	r3, [pc, #140]	; (8001488 <MX_GPIO_Init+0xf8>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	f003 0308 	and.w	r3, r3, #8
 8001400:	603b      	str	r3, [r7, #0]
 8001402:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800140a:	4820      	ldr	r0, [pc, #128]	; (800148c <MX_GPIO_Init+0xfc>)
 800140c:	f001 fed5 	bl	80031ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GSM_GPIO_Port, RESET_GSM_Pin, GPIO_PIN_SET);
 8001410:	2201      	movs	r2, #1
 8001412:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001416:	481e      	ldr	r0, [pc, #120]	; (8001490 <MX_GPIO_Init+0x100>)
 8001418:	f001 fecf 	bl	80031ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	2180      	movs	r1, #128	; 0x80
 8001420:	481c      	ldr	r0, [pc, #112]	; (8001494 <MX_GPIO_Init+0x104>)
 8001422:	f001 feca 	bl	80031ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001426:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800142a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142c:	2301      	movs	r3, #1
 800142e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	2302      	movs	r3, #2
 8001436:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001438:	f107 0310 	add.w	r3, r7, #16
 800143c:	4619      	mov	r1, r3
 800143e:	4813      	ldr	r0, [pc, #76]	; (800148c <MX_GPIO_Init+0xfc>)
 8001440:	f001 fd20 	bl	8002e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RESET_GSM_Pin;
 8001444:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001448:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144a:	2301      	movs	r3, #1
 800144c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001452:	2302      	movs	r3, #2
 8001454:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_GSM_GPIO_Port, &GPIO_InitStruct);
 8001456:	f107 0310 	add.w	r3, r7, #16
 800145a:	4619      	mov	r1, r3
 800145c:	480c      	ldr	r0, [pc, #48]	; (8001490 <MX_GPIO_Init+0x100>)
 800145e:	f001 fd11 	bl	8002e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DS18B20_Pin;
 8001462:	2380      	movs	r3, #128	; 0x80
 8001464:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001466:	2301      	movs	r3, #1
 8001468:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800146e:	2303      	movs	r3, #3
 8001470:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	4619      	mov	r1, r3
 8001478:	4806      	ldr	r0, [pc, #24]	; (8001494 <MX_GPIO_Init+0x104>)
 800147a:	f001 fd03 	bl	8002e84 <HAL_GPIO_Init>

}
 800147e:	bf00      	nop
 8001480:	3720      	adds	r7, #32
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40021000 	.word	0x40021000
 800148c:	40011000 	.word	0x40011000
 8001490:	40010800 	.word	0x40010800
 8001494:	40010c00 	.word	0x40010c00

08001498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800149a:	b097      	sub	sp, #92	; 0x5c
 800149c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800149e:	f001 faad 	bl	80029fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014a2:	f000 fab9 	bl	8001a18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014a6:	f7ff ff73 	bl	8001390 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80014aa:	f001 f9d1 	bl	8002850 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 80014ae:	f001 f947 	bl	8002740 <MX_TIM4_Init>
  MX_TIM3_Init();
 80014b2:	f001 f8f7 	bl	80026a4 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80014b6:	f000 faf4 	bl	8001aa2 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &ReceiveTmp, 1);
 80014ba:	2201      	movs	r2, #1
 80014bc:	49b0      	ldr	r1, [pc, #704]	; (8001780 <main+0x2e8>)
 80014be:	48b1      	ldr	r0, [pc, #708]	; (8001784 <main+0x2ec>)
 80014c0:	f002 ff83 	bl	80043ca <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_Base_Start_IT(&htim3);
 80014c4:	48b0      	ldr	r0, [pc, #704]	; (8001788 <main+0x2f0>)
 80014c6:	f002 fb45 	bl	8003b54 <HAL_TIM_Base_Start_IT>
  SMSUartTxState = Config;
 80014ca:	4bb0      	ldr	r3, [pc, #704]	; (800178c <main+0x2f4>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]
  LastTickForSim800 = HAL_GetTick();
 80014d0:	f001 faec 	bl	8002aac <HAL_GetTick>
 80014d4:	4603      	mov	r3, r0
 80014d6:	4aae      	ldr	r2, [pc, #696]	; (8001790 <main+0x2f8>)
 80014d8:	6013      	str	r3, [r2, #0]
  Tick_temp_measure = HAL_GetTick();
 80014da:	f001 fae7 	bl	8002aac <HAL_GetTick>
 80014de:	4603      	mov	r3, r0
 80014e0:	4aac      	ldr	r2, [pc, #688]	; (8001794 <main+0x2fc>)
 80014e2:	6013      	str	r3, [r2, #0]
  DS18B20_Init(DS18B20_Resolution_12bits);
 80014e4:	200c      	movs	r0, #12
 80014e6:	f7ff ff01 	bl	80012ec <DS18B20_Init>

  while (1)
  {
	  if(HAL_GetTick() - Tick_temp_measure >= 500u)
 80014ea:	f001 fadf 	bl	8002aac <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	4ba8      	ldr	r3, [pc, #672]	; (8001794 <main+0x2fc>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80014fa:	d335      	bcc.n	8001568 <main+0xd0>
	  {
	  DS18B20_ReadAll();
 80014fc:	f7ff fe92 	bl	8001224 <DS18B20_ReadAll>
	  DS18B20_StartAll();
 8001500:	f7ff fd0c 	bl	8000f1c <DS18B20_StartAll>
	  DS18B20_GetTemperature(0, &temperature);
 8001504:	49a4      	ldr	r1, [pc, #656]	; (8001798 <main+0x300>)
 8001506:	2000      	movs	r0, #0
 8001508:	f7ff fecc 	bl	80012a4 <DS18B20_GetTemperature>
	  temperatureValid = (temperature * 100)/16;
 800150c:	4ba2      	ldr	r3, [pc, #648]	; (8001798 <main+0x300>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2264      	movs	r2, #100	; 0x64
 8001512:	fb02 f303 	mul.w	r3, r2, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	da00      	bge.n	800151c <main+0x84>
 800151a:	330f      	adds	r3, #15
 800151c:	111b      	asrs	r3, r3, #4
 800151e:	461a      	mov	r2, r3
 8001520:	4b9e      	ldr	r3, [pc, #632]	; (800179c <main+0x304>)
 8001522:	601a      	str	r2, [r3, #0]
	  temperatureDecimal = temperatureValid / 100;
 8001524:	4b9d      	ldr	r3, [pc, #628]	; (800179c <main+0x304>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a9d      	ldr	r2, [pc, #628]	; (80017a0 <main+0x308>)
 800152a:	fb82 1203 	smull	r1, r2, r2, r3
 800152e:	1152      	asrs	r2, r2, #5
 8001530:	17db      	asrs	r3, r3, #31
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	b21a      	sxth	r2, r3
 8001536:	4b9b      	ldr	r3, [pc, #620]	; (80017a4 <main+0x30c>)
 8001538:	801a      	strh	r2, [r3, #0]
	  temperatureFractional = temperatureValid - (temperatureDecimal * 100);
 800153a:	4b9a      	ldr	r3, [pc, #616]	; (80017a4 <main+0x30c>)
 800153c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001540:	b2db      	uxtb	r3, r3
 8001542:	461a      	mov	r2, r3
 8001544:	0092      	lsls	r2, r2, #2
 8001546:	441a      	add	r2, r3
 8001548:	00d2      	lsls	r2, r2, #3
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	b2da      	uxtb	r2, r3
 8001550:	4b92      	ldr	r3, [pc, #584]	; (800179c <main+0x304>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	4413      	add	r3, r2
 8001558:	b2da      	uxtb	r2, r3
 800155a:	4b93      	ldr	r3, [pc, #588]	; (80017a8 <main+0x310>)
 800155c:	701a      	strb	r2, [r3, #0]
	  Tick_temp_measure = HAL_GetTick();
 800155e:	f001 faa5 	bl	8002aac <HAL_GetTick>
 8001562:	4603      	mov	r3, r0
 8001564:	4a8b      	ldr	r2, [pc, #556]	; (8001794 <main+0x2fc>)
 8001566:	6013      	str	r3, [r2, #0]
	  }

	  if(LineCounter)
 8001568:	4b90      	ldr	r3, [pc, #576]	; (80017ac <main+0x314>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d00c      	beq.n	800158a <main+0xf2>
	  {
		  Parser_TakeLine(&ReceiveBuffer, ReceivedData);
 8001570:	498f      	ldr	r1, [pc, #572]	; (80017b0 <main+0x318>)
 8001572:	4890      	ldr	r0, [pc, #576]	; (80017b4 <main+0x31c>)
 8001574:	f000 fdf6 	bl	8002164 <Parser_TakeLine>

		  LineCounter--;
 8001578:	4b8c      	ldr	r3, [pc, #560]	; (80017ac <main+0x314>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	3b01      	subs	r3, #1
 800157e:	b2da      	uxtb	r2, r3
 8001580:	4b8a      	ldr	r3, [pc, #552]	; (80017ac <main+0x314>)
 8001582:	701a      	strb	r2, [r3, #0]

		  Parser_parse(ReceivedData);
 8001584:	488a      	ldr	r0, [pc, #552]	; (80017b0 <main+0x318>)
 8001586:	f000 feb9 	bl	80022fc <Parser_parse>
	  }


		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, ReceivedState);
 800158a:	4b8b      	ldr	r3, [pc, #556]	; (80017b8 <main+0x320>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	461a      	mov	r2, r3
 8001590:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001594:	4889      	ldr	r0, [pc, #548]	; (80017bc <main+0x324>)
 8001596:	f001 fe10 	bl	80031ba <HAL_GPIO_WritePin>



	  if(Uart1isBusy == 0 && HAL_GetTick() - LastTickForSim800 >= inquiryTimeVar)
 800159a:	4b89      	ldr	r3, [pc, #548]	; (80017c0 <main+0x328>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1a3      	bne.n	80014ea <main+0x52>
 80015a2:	f001 fa83 	bl	8002aac <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	4b79      	ldr	r3, [pc, #484]	; (8001790 <main+0x2f8>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	4a85      	ldr	r2, [pc, #532]	; (80017c4 <main+0x32c>)
 80015b0:	8812      	ldrh	r2, [r2, #0]
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d399      	bcc.n	80014ea <main+0x52>
	  	{LastTickForSim800 = HAL_GetTick();
 80015b6:	f001 fa79 	bl	8002aac <HAL_GetTick>
 80015ba:	4603      	mov	r3, r0
 80015bc:	4a74      	ldr	r2, [pc, #464]	; (8001790 <main+0x2f8>)
 80015be:	6013      	str	r3, [r2, #0]
	  		if(SMSUartTxState == Control)
 80015c0:	4b72      	ldr	r3, [pc, #456]	; (800178c <main+0x2f4>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d122      	bne.n	800160e <main+0x176>
	  		{
	  			static uint8_t TaskState = 0;

	  			switch(TaskState)
 80015c8:	4b7f      	ldr	r3, [pc, #508]	; (80017c8 <main+0x330>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d014      	beq.n	80015fa <main+0x162>
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	dc8a      	bgt.n	80014ea <main+0x52>
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d002      	beq.n	80015de <main+0x146>
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d007      	beq.n	80015ec <main+0x154>
 80015dc:	e1e4      	b.n	80019a8 <main+0x510>
	  			{
	  			case 0:
	  				UartSend("AT+CSQ\r\n");
 80015de:	487b      	ldr	r0, [pc, #492]	; (80017cc <main+0x334>)
 80015e0:	f001 f9ac 	bl	800293c <UartSend>
	  				TaskState = 1;
 80015e4:	4b78      	ldr	r3, [pc, #480]	; (80017c8 <main+0x330>)
 80015e6:	2201      	movs	r2, #1
 80015e8:	701a      	strb	r2, [r3, #0]
	  				break;
 80015ea:	e1dd      	b.n	80019a8 <main+0x510>
	  			case 1:
	  				UartSend("AT+CREG?\r\n");
 80015ec:	4878      	ldr	r0, [pc, #480]	; (80017d0 <main+0x338>)
 80015ee:	f001 f9a5 	bl	800293c <UartSend>
	  				TaskState = 2;
 80015f2:	4b75      	ldr	r3, [pc, #468]	; (80017c8 <main+0x330>)
 80015f4:	2202      	movs	r2, #2
 80015f6:	701a      	strb	r2, [r3, #0]
	  				break;
 80015f8:	e1d6      	b.n	80019a8 <main+0x510>
	  			case 2:
	  				UartSend("AT+CCLK?\r\n");
 80015fa:	4876      	ldr	r0, [pc, #472]	; (80017d4 <main+0x33c>)
 80015fc:	f001 f99e 	bl	800293c <UartSend>
	  				TaskState = 0;
 8001600:	4b71      	ldr	r3, [pc, #452]	; (80017c8 <main+0x330>)
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
	  				SMSUartTxState = Control;
 8001606:	4b61      	ldr	r3, [pc, #388]	; (800178c <main+0x2f4>)
 8001608:	2201      	movs	r2, #1
 800160a:	701a      	strb	r2, [r3, #0]
	  				break;
 800160c:	e1cc      	b.n	80019a8 <main+0x510>
	  			}
	  		}
	  		else if(SMSUartTxState == SMSMsgWrite)
 800160e:	4b5f      	ldr	r3, [pc, #380]	; (800178c <main+0x2f4>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b02      	cmp	r3, #2
 8001614:	d145      	bne.n	80016a2 <main+0x20a>
	  		{
	  			static uint8_t TaskState = 0;
	  			switch(TaskState)
 8001616:	4b70      	ldr	r3, [pc, #448]	; (80017d8 <main+0x340>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b03      	cmp	r3, #3
 800161c:	f63f af65 	bhi.w	80014ea <main+0x52>
 8001620:	a201      	add	r2, pc, #4	; (adr r2, 8001628 <main+0x190>)
 8001622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001626:	bf00      	nop
 8001628:	08001639 	.word	0x08001639
 800162c:	0800164f 	.word	0x0800164f
 8001630:	08001673 	.word	0x08001673
 8001634:	08001693 	.word	0x08001693
	  			{
	  			case 0:
	  				UartSendWoRxCtrl("AT+CMGS=\"+48885447216\"\r\n");
 8001638:	4868      	ldr	r0, [pc, #416]	; (80017dc <main+0x344>)
 800163a:	f001 f99f 	bl	800297c <UartSendWoRxCtrl>
	  				inquiryTimeVar = 2000;
 800163e:	4b61      	ldr	r3, [pc, #388]	; (80017c4 <main+0x32c>)
 8001640:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001644:	801a      	strh	r2, [r3, #0]
	  				TaskState = 1;
 8001646:	4b64      	ldr	r3, [pc, #400]	; (80017d8 <main+0x340>)
 8001648:	2201      	movs	r2, #1
 800164a:	701a      	strb	r2, [r3, #0]
	  				break;
 800164c:	e1ac      	b.n	80019a8 <main+0x510>
	  			case 1:
	  				HAL_UART_Transmit_IT(&huart1, (uint8_t*) SMSMessage, strlen(SMSMessage));
 800164e:	4864      	ldr	r0, [pc, #400]	; (80017e0 <main+0x348>)
 8001650:	f7fe fd88 	bl	8000164 <strlen>
 8001654:	4603      	mov	r3, r0
 8001656:	b29b      	uxth	r3, r3
 8001658:	461a      	mov	r2, r3
 800165a:	4961      	ldr	r1, [pc, #388]	; (80017e0 <main+0x348>)
 800165c:	4849      	ldr	r0, [pc, #292]	; (8001784 <main+0x2ec>)
 800165e:	f002 fe70 	bl	8004342 <HAL_UART_Transmit_IT>
	  				*Uart1isBusyPtr = 1;
 8001662:	4b60      	ldr	r3, [pc, #384]	; (80017e4 <main+0x34c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2201      	movs	r2, #1
 8001668:	701a      	strb	r2, [r3, #0]
	  				TaskState = 2;
 800166a:	4b5b      	ldr	r3, [pc, #364]	; (80017d8 <main+0x340>)
 800166c:	2202      	movs	r2, #2
 800166e:	701a      	strb	r2, [r3, #0]
	  				break;
 8001670:	e19a      	b.n	80019a8 <main+0x510>
	  			case 2:
	  				HAL_UART_Transmit_IT(&huart1, (uint8_t*) &ctrlZ, 1);
 8001672:	2201      	movs	r2, #1
 8001674:	495c      	ldr	r1, [pc, #368]	; (80017e8 <main+0x350>)
 8001676:	4843      	ldr	r0, [pc, #268]	; (8001784 <main+0x2ec>)
 8001678:	f002 fe63 	bl	8004342 <HAL_UART_Transmit_IT>
	  				*Uart1isBusyPtr = 1;
 800167c:	4b59      	ldr	r3, [pc, #356]	; (80017e4 <main+0x34c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2201      	movs	r2, #1
 8001682:	701a      	strb	r2, [r3, #0]
	  				TaskState = 3;
 8001684:	4b54      	ldr	r3, [pc, #336]	; (80017d8 <main+0x340>)
 8001686:	2203      	movs	r2, #3
 8001688:	701a      	strb	r2, [r3, #0]
	  				SMSUartTxState = Control;
 800168a:	4b40      	ldr	r3, [pc, #256]	; (800178c <main+0x2f4>)
 800168c:	2201      	movs	r2, #1
 800168e:	701a      	strb	r2, [r3, #0]
	  				break;
 8001690:	e18a      	b.n	80019a8 <main+0x510>
	  			case 3:
	  				inquiryTimeVar = INQUIRY_TIME;
 8001692:	4b4c      	ldr	r3, [pc, #304]	; (80017c4 <main+0x32c>)
 8001694:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001698:	801a      	strh	r2, [r3, #0]
	  				TaskState = 0;
 800169a:	4b4f      	ldr	r3, [pc, #316]	; (80017d8 <main+0x340>)
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]
	  				break;
 80016a0:	e182      	b.n	80019a8 <main+0x510>
	  			}
	  		}
	  		else if(SMSUartTxState == Config)
 80016a2:	4b3a      	ldr	r3, [pc, #232]	; (800178c <main+0x2f4>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d138      	bne.n	800171c <main+0x284>
	  		{
	  			static uint8_t TaskState = 0;
	  			switch(TaskState)
 80016aa:	4b50      	ldr	r3, [pc, #320]	; (80017ec <main+0x354>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b04      	cmp	r3, #4
 80016b0:	f63f af1b 	bhi.w	80014ea <main+0x52>
 80016b4:	a201      	add	r2, pc, #4	; (adr r2, 80016bc <main+0x224>)
 80016b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ba:	bf00      	nop
 80016bc:	080016d1 	.word	0x080016d1
 80016c0:	080016df 	.word	0x080016df
 80016c4:	080016ed 	.word	0x080016ed
 80016c8:	080016fb 	.word	0x080016fb
 80016cc:	08001709 	.word	0x08001709
	  			{
	  			case 0:
	  				UartSend("ATE0\r\n");
 80016d0:	4847      	ldr	r0, [pc, #284]	; (80017f0 <main+0x358>)
 80016d2:	f001 f933 	bl	800293c <UartSend>
	  				TaskState = 1;
 80016d6:	4b45      	ldr	r3, [pc, #276]	; (80017ec <main+0x354>)
 80016d8:	2201      	movs	r2, #1
 80016da:	701a      	strb	r2, [r3, #0]
	  				break;
 80016dc:	e164      	b.n	80019a8 <main+0x510>
	  			case 1:
	  				UartSend("AT+CMGF=1\r\n");
 80016de:	4845      	ldr	r0, [pc, #276]	; (80017f4 <main+0x35c>)
 80016e0:	f001 f92c 	bl	800293c <UartSend>
	  				TaskState = 2;
 80016e4:	4b41      	ldr	r3, [pc, #260]	; (80017ec <main+0x354>)
 80016e6:	2202      	movs	r2, #2
 80016e8:	701a      	strb	r2, [r3, #0]
	  				break;
 80016ea:	e15d      	b.n	80019a8 <main+0x510>
	  			case 2:
	  				UartSend("AT+CLTS=1\r\n");
 80016ec:	4842      	ldr	r0, [pc, #264]	; (80017f8 <main+0x360>)
 80016ee:	f001 f925 	bl	800293c <UartSend>
	  				TaskState = 3;
 80016f2:	4b3e      	ldr	r3, [pc, #248]	; (80017ec <main+0x354>)
 80016f4:	2203      	movs	r2, #3
 80016f6:	701a      	strb	r2, [r3, #0]
	  				break;
 80016f8:	e156      	b.n	80019a8 <main+0x510>
	  			case 3:
	  				UartSend("AT+CNMI=2,2,0,0,0\r\n");
 80016fa:	4840      	ldr	r0, [pc, #256]	; (80017fc <main+0x364>)
 80016fc:	f001 f91e 	bl	800293c <UartSend>
	  				TaskState = 4;
 8001700:	4b3a      	ldr	r3, [pc, #232]	; (80017ec <main+0x354>)
 8001702:	2204      	movs	r2, #4
 8001704:	701a      	strb	r2, [r3, #0]
	  				break;
 8001706:	e14f      	b.n	80019a8 <main+0x510>
	  			case 4:
	  				UartSend("AT&W\r\n");
 8001708:	483d      	ldr	r0, [pc, #244]	; (8001800 <main+0x368>)
 800170a:	f001 f917 	bl	800293c <UartSend>
	  				TaskState = 0;
 800170e:	4b37      	ldr	r3, [pc, #220]	; (80017ec <main+0x354>)
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]
	  				SMSUartTxState = Control;
 8001714:	4b1d      	ldr	r3, [pc, #116]	; (800178c <main+0x2f4>)
 8001716:	2201      	movs	r2, #1
 8001718:	701a      	strb	r2, [r3, #0]
	  				break;
 800171a:	e145      	b.n	80019a8 <main+0x510>

	  			}
	  		}
	  		else if(SMSUartTxState == FTPMsgWrite)
 800171c:	4b1b      	ldr	r3, [pc, #108]	; (800178c <main+0x2f4>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b03      	cmp	r3, #3
 8001722:	f47f aee2 	bne.w	80014ea <main+0x52>
	  		{
	  			static uint8_t TaskState = 0;
  				char ATcmdFtp[64];
  				uint16_t MsgLen;
	  			inquiryTimeVar = INQUIRY_TIME;
 8001726:	4b27      	ldr	r3, [pc, #156]	; (80017c4 <main+0x32c>)
 8001728:	f240 22ee 	movw	r2, #750	; 0x2ee
 800172c:	801a      	strh	r2, [r3, #0]
	  			switch(TaskState)
 800172e:	4b35      	ldr	r3, [pc, #212]	; (8001804 <main+0x36c>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2b0f      	cmp	r3, #15
 8001734:	f63f aed9 	bhi.w	80014ea <main+0x52>
 8001738:	a201      	add	r2, pc, #4	; (adr r2, 8001740 <main+0x2a8>)
 800173a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800173e:	bf00      	nop
 8001740:	08001809 	.word	0x08001809
 8001744:	08001817 	.word	0x08001817
 8001748:	08001825 	.word	0x08001825
 800174c:	0800183b 	.word	0x0800183b
 8001750:	08001859 	.word	0x08001859
 8001754:	0800186f 	.word	0x0800186f
 8001758:	0800187d 	.word	0x0800187d
 800175c:	0800188b 	.word	0x0800188b
 8001760:	08001899 	.word	0x08001899
 8001764:	080018a7 	.word	0x080018a7
 8001768:	080018ed 	.word	0x080018ed
 800176c:	080018fb 	.word	0x080018fb
 8001770:	08001911 	.word	0x08001911
 8001774:	08001959 	.word	0x08001959
 8001778:	0800197f 	.word	0x0800197f
 800177c:	0800198d 	.word	0x0800198d
 8001780:	200003f8 	.word	0x200003f8
 8001784:	20001028 	.word	0x20001028
 8001788:	20000f98 	.word	0x20000f98
 800178c:	2000051f 	.word	0x2000051f
 8001790:	200004fc 	.word	0x200004fc
 8001794:	20000f8c 	.word	0x20000f8c
 8001798:	20000514 	.word	0x20000514
 800179c:	20000518 	.word	0x20000518
 80017a0:	51eb851f 	.word	0x51eb851f
 80017a4:	2000051c 	.word	0x2000051c
 80017a8:	2000051e 	.word	0x2000051e
 80017ac:	200003f9 	.word	0x200003f9
 80017b0:	200003fc 	.word	0x200003fc
 80017b4:	200002bc 	.word	0x200002bc
 80017b8:	20000508 	.word	0x20000508
 80017bc:	40011000 	.word	0x40011000
 80017c0:	200004fb 	.word	0x200004fb
 80017c4:	20000004 	.word	0x20000004
 80017c8:	20000f90 	.word	0x20000f90
 80017cc:	08009198 	.word	0x08009198
 80017d0:	080091a4 	.word	0x080091a4
 80017d4:	080091b0 	.word	0x080091b0
 80017d8:	20000f91 	.word	0x20000f91
 80017dc:	080091bc 	.word	0x080091bc
 80017e0:	20000008 	.word	0x20000008
 80017e4:	20000000 	.word	0x20000000
 80017e8:	080093e4 	.word	0x080093e4
 80017ec:	20000f92 	.word	0x20000f92
 80017f0:	080091d8 	.word	0x080091d8
 80017f4:	080091e0 	.word	0x080091e0
 80017f8:	080091ec 	.word	0x080091ec
 80017fc:	080091f8 	.word	0x080091f8
 8001800:	0800920c 	.word	0x0800920c
 8001804:	20000f93 	.word	0x20000f93
	  			{
	  			case 0:
	  				UartSend("AT+SAPBR=3,1,\"Contype\",\"GPRS\"\r\n");
 8001808:	4868      	ldr	r0, [pc, #416]	; (80019ac <main+0x514>)
 800180a:	f001 f897 	bl	800293c <UartSend>
	  				TaskState = 1;
 800180e:	4b68      	ldr	r3, [pc, #416]	; (80019b0 <main+0x518>)
 8001810:	2201      	movs	r2, #1
 8001812:	701a      	strb	r2, [r3, #0]
	  				break;
 8001814:	e0c8      	b.n	80019a8 <main+0x510>
	  			case 1:
	  				UartSend("AT+SAPBR=3,1,\"APN\",\"plus\"\r\n");
 8001816:	4867      	ldr	r0, [pc, #412]	; (80019b4 <main+0x51c>)
 8001818:	f001 f890 	bl	800293c <UartSend>
	  				TaskState = 2;
 800181c:	4b64      	ldr	r3, [pc, #400]	; (80019b0 <main+0x518>)
 800181e:	2202      	movs	r2, #2
 8001820:	701a      	strb	r2, [r3, #0]
	  				break;
 8001822:	e0c1      	b.n	80019a8 <main+0x510>
	  			case 2:
	  				UartSend("AT+SAPBR=1,1\r\n");
 8001824:	4864      	ldr	r0, [pc, #400]	; (80019b8 <main+0x520>)
 8001826:	f001 f889 	bl	800293c <UartSend>
	  				inquiryTimeVar = 5000;
 800182a:	4b64      	ldr	r3, [pc, #400]	; (80019bc <main+0x524>)
 800182c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001830:	801a      	strh	r2, [r3, #0]
	  				TaskState = 3;
 8001832:	4b5f      	ldr	r3, [pc, #380]	; (80019b0 <main+0x518>)
 8001834:	2203      	movs	r2, #3
 8001836:	701a      	strb	r2, [r3, #0]
	  				break;
 8001838:	e0b6      	b.n	80019a8 <main+0x510>
	  			case 3:
	  				if(ReceivedState == 1)
 800183a:	4b61      	ldr	r3, [pc, #388]	; (80019c0 <main+0x528>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d103      	bne.n	800184a <main+0x3b2>
	  				{
	  					TaskState = 4;
 8001842:	4b5b      	ldr	r3, [pc, #364]	; (80019b0 <main+0x518>)
 8001844:	2204      	movs	r2, #4
 8001846:	701a      	strb	r2, [r3, #0]
	  				else
	  				{
	  					TaskState = 0;
	  					UartSend("AT+SAPBR=0,1\r\n");
	  				}
	  				break;
 8001848:	e0ae      	b.n	80019a8 <main+0x510>
	  					TaskState = 0;
 800184a:	4b59      	ldr	r3, [pc, #356]	; (80019b0 <main+0x518>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
	  					UartSend("AT+SAPBR=0,1\r\n");
 8001850:	485c      	ldr	r0, [pc, #368]	; (80019c4 <main+0x52c>)
 8001852:	f001 f873 	bl	800293c <UartSend>
	  				break;
 8001856:	e0a7      	b.n	80019a8 <main+0x510>
	  			case 4:
	  				UartSend("AT+SAPBR=2,1\r\n");
 8001858:	485b      	ldr	r0, [pc, #364]	; (80019c8 <main+0x530>)
 800185a:	f001 f86f 	bl	800293c <UartSend>
	  				inquiryTimeVar  =INQUIRY_TIME;
 800185e:	4b57      	ldr	r3, [pc, #348]	; (80019bc <main+0x524>)
 8001860:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001864:	801a      	strh	r2, [r3, #0]
	  				TaskState = 5;
 8001866:	4b52      	ldr	r3, [pc, #328]	; (80019b0 <main+0x518>)
 8001868:	2205      	movs	r2, #5
 800186a:	701a      	strb	r2, [r3, #0]
	  				break;
 800186c:	e09c      	b.n	80019a8 <main+0x510>
	  			case 5:
	  				UartSend("AT+FTPCID=1\r\n");
 800186e:	4857      	ldr	r0, [pc, #348]	; (80019cc <main+0x534>)
 8001870:	f001 f864 	bl	800293c <UartSend>
	  				TaskState = 6;
 8001874:	4b4e      	ldr	r3, [pc, #312]	; (80019b0 <main+0x518>)
 8001876:	2206      	movs	r2, #6
 8001878:	701a      	strb	r2, [r3, #0]
	  				break;
 800187a:	e095      	b.n	80019a8 <main+0x510>
	  			case 6:
	  				UartSend("AT+FTPSERV=\"www.mkwk019.cba.pl\"\r\n");
 800187c:	4854      	ldr	r0, [pc, #336]	; (80019d0 <main+0x538>)
 800187e:	f001 f85d 	bl	800293c <UartSend>
	  				TaskState = 7;
 8001882:	4b4b      	ldr	r3, [pc, #300]	; (80019b0 <main+0x518>)
 8001884:	2207      	movs	r2, #7
 8001886:	701a      	strb	r2, [r3, #0]
	  				break;
 8001888:	e08e      	b.n	80019a8 <main+0x510>
	  			case 7:
	  				UartSend("AT+FTPUN=\"hostv1@donakoemb.cba.pl\"\r\n");
 800188a:	4852      	ldr	r0, [pc, #328]	; (80019d4 <main+0x53c>)
 800188c:	f001 f856 	bl	800293c <UartSend>
	  				TaskState = 8;
 8001890:	4b47      	ldr	r3, [pc, #284]	; (80019b0 <main+0x518>)
 8001892:	2208      	movs	r2, #8
 8001894:	701a      	strb	r2, [r3, #0]
	  				break;
 8001896:	e087      	b.n	80019a8 <main+0x510>
	  			case 8:
	  				UartSend("AT+FTPPW=\"FalconEye2022\"\r\n");
 8001898:	484f      	ldr	r0, [pc, #316]	; (80019d8 <main+0x540>)
 800189a:	f001 f84f 	bl	800293c <UartSend>
	  				TaskState = 9;
 800189e:	4b44      	ldr	r3, [pc, #272]	; (80019b0 <main+0x518>)
 80018a0:	2209      	movs	r2, #9
 80018a2:	701a      	strb	r2, [r3, #0]
	  				break;
 80018a4:	e080      	b.n	80019a8 <main+0x510>
	  			case 9:
	  				sprintf(ATcmdFtp, "AT+FTPPUTNAME=\"884%.2u%.2u%.2u%.2u%.2u%.2u.txt\"\r\n", year, month, day, hour, minute, second);
 80018a6:	4b4d      	ldr	r3, [pc, #308]	; (80019dc <main+0x544>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	461d      	mov	r5, r3
 80018ac:	4b4c      	ldr	r3, [pc, #304]	; (80019e0 <main+0x548>)
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	461e      	mov	r6, r3
 80018b2:	4b4c      	ldr	r3, [pc, #304]	; (80019e4 <main+0x54c>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	461a      	mov	r2, r3
 80018b8:	4b4b      	ldr	r3, [pc, #300]	; (80019e8 <main+0x550>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	4619      	mov	r1, r3
 80018be:	4b4b      	ldr	r3, [pc, #300]	; (80019ec <main+0x554>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	461c      	mov	r4, r3
 80018c4:	4b4a      	ldr	r3, [pc, #296]	; (80019f0 <main+0x558>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	1d38      	adds	r0, r7, #4
 80018ca:	9303      	str	r3, [sp, #12]
 80018cc:	9402      	str	r4, [sp, #8]
 80018ce:	9101      	str	r1, [sp, #4]
 80018d0:	9200      	str	r2, [sp, #0]
 80018d2:	4633      	mov	r3, r6
 80018d4:	462a      	mov	r2, r5
 80018d6:	4947      	ldr	r1, [pc, #284]	; (80019f4 <main+0x55c>)
 80018d8:	f003 fe18 	bl	800550c <siprintf>
	  				UartSend(ATcmdFtp);
 80018dc:	1d3b      	adds	r3, r7, #4
 80018de:	4618      	mov	r0, r3
 80018e0:	f001 f82c 	bl	800293c <UartSend>
	  				TaskState = 10;
 80018e4:	4b32      	ldr	r3, [pc, #200]	; (80019b0 <main+0x518>)
 80018e6:	220a      	movs	r2, #10
 80018e8:	701a      	strb	r2, [r3, #0]
	  				break;
 80018ea:	e05d      	b.n	80019a8 <main+0x510>
	  			case 10:
	  				UartSend("AT+FTPPUTPATH=\"/\"\r\n");
 80018ec:	4842      	ldr	r0, [pc, #264]	; (80019f8 <main+0x560>)
 80018ee:	f001 f825 	bl	800293c <UartSend>
	  				TaskState = 11;
 80018f2:	4b2f      	ldr	r3, [pc, #188]	; (80019b0 <main+0x518>)
 80018f4:	220b      	movs	r2, #11
 80018f6:	701a      	strb	r2, [r3, #0]
	  				break;
 80018f8:	e056      	b.n	80019a8 <main+0x510>
	  			case 11:
	  				UartSend("AT+FTPPUT=1\r\n");
 80018fa:	4840      	ldr	r0, [pc, #256]	; (80019fc <main+0x564>)
 80018fc:	f001 f81e 	bl	800293c <UartSend>
	  				inquiryTimeVar = 4000;
 8001900:	4b2e      	ldr	r3, [pc, #184]	; (80019bc <main+0x524>)
 8001902:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001906:	801a      	strh	r2, [r3, #0]
	  				TaskState = 12;
 8001908:	4b29      	ldr	r3, [pc, #164]	; (80019b0 <main+0x518>)
 800190a:	220c      	movs	r2, #12
 800190c:	701a      	strb	r2, [r3, #0]
	  				break;
 800190e:	e04b      	b.n	80019a8 <main+0x510>
	  			case 12:
	  				if(FTPMessageBoxRecordSwitch == 2)
 8001910:	4b3b      	ldr	r3, [pc, #236]	; (8001a00 <main+0x568>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b02      	cmp	r3, #2
 8001916:	d106      	bne.n	8001926 <main+0x48e>
	  				{
	  					MsgLen = strlen(FTPMessageBox1);
 8001918:	483a      	ldr	r0, [pc, #232]	; (8001a04 <main+0x56c>)
 800191a:	f7fe fc23 	bl	8000164 <strlen>
 800191e:	4603      	mov	r3, r0
 8001920:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8001924:	e009      	b.n	800193a <main+0x4a2>
	  				}
	  				else if(FTPMessageBoxRecordSwitch == 1)
 8001926:	4b36      	ldr	r3, [pc, #216]	; (8001a00 <main+0x568>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d105      	bne.n	800193a <main+0x4a2>
	  				{
	  					MsgLen = strlen(FTPMessageBox2);
 800192e:	4836      	ldr	r0, [pc, #216]	; (8001a08 <main+0x570>)
 8001930:	f7fe fc18 	bl	8000164 <strlen>
 8001934:	4603      	mov	r3, r0
 8001936:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	  				}
	  				sprintf(ATcmdFtp,"AT+FTPPUT=2,%u\r\n", MsgLen);
 800193a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	4932      	ldr	r1, [pc, #200]	; (8001a0c <main+0x574>)
 8001942:	4618      	mov	r0, r3
 8001944:	f003 fde2 	bl	800550c <siprintf>
	  				UartSendWoRxCtrl(ATcmdFtp);
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	4618      	mov	r0, r3
 800194c:	f001 f816 	bl	800297c <UartSendWoRxCtrl>
					TaskState = 13;
 8001950:	4b17      	ldr	r3, [pc, #92]	; (80019b0 <main+0x518>)
 8001952:	220d      	movs	r2, #13
 8001954:	701a      	strb	r2, [r3, #0]
					break;
 8001956:	e027      	b.n	80019a8 <main+0x510>
	  			case 13:
	  				if(FTPMessageBoxRecordSwitch == 2)
 8001958:	4b29      	ldr	r3, [pc, #164]	; (8001a00 <main+0x568>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	2b02      	cmp	r3, #2
 800195e:	d103      	bne.n	8001968 <main+0x4d0>
	  				{
	  					UartSendWoRxCtrl(FTPMessageBox1);
 8001960:	4828      	ldr	r0, [pc, #160]	; (8001a04 <main+0x56c>)
 8001962:	f001 f80b 	bl	800297c <UartSendWoRxCtrl>
 8001966:	e006      	b.n	8001976 <main+0x4de>
	  				}
	  				else if(FTPMessageBoxRecordSwitch == 1)
 8001968:	4b25      	ldr	r3, [pc, #148]	; (8001a00 <main+0x568>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2b01      	cmp	r3, #1
 800196e:	d102      	bne.n	8001976 <main+0x4de>
	  				{
	  					UartSendWoRxCtrl(FTPMessageBox2);
 8001970:	4825      	ldr	r0, [pc, #148]	; (8001a08 <main+0x570>)
 8001972:	f001 f803 	bl	800297c <UartSendWoRxCtrl>
	  				}
	  				TaskState = 14;
 8001976:	4b0e      	ldr	r3, [pc, #56]	; (80019b0 <main+0x518>)
 8001978:	220e      	movs	r2, #14
 800197a:	701a      	strb	r2, [r3, #0]
	  				break;
 800197c:	e014      	b.n	80019a8 <main+0x510>
	  			case 14:
	  				UartSend("AT+FTPPUT=2,0\r\n");
 800197e:	4824      	ldr	r0, [pc, #144]	; (8001a10 <main+0x578>)
 8001980:	f000 ffdc 	bl	800293c <UartSend>
	  				TaskState = 15;
 8001984:	4b0a      	ldr	r3, [pc, #40]	; (80019b0 <main+0x518>)
 8001986:	220f      	movs	r2, #15
 8001988:	701a      	strb	r2, [r3, #0]
	  				break;
 800198a:	e00d      	b.n	80019a8 <main+0x510>
	  			case 15:
	  				UartSend("AT+SAPBR=0,1\r\n");
 800198c:	480d      	ldr	r0, [pc, #52]	; (80019c4 <main+0x52c>)
 800198e:	f000 ffd5 	bl	800293c <UartSend>
	  				TaskState = 0;
 8001992:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <main+0x518>)
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
	  				SMSUartTxState = Control;
 8001998:	4b1e      	ldr	r3, [pc, #120]	; (8001a14 <main+0x57c>)
 800199a:	2201      	movs	r2, #1
 800199c:	701a      	strb	r2, [r3, #0]
	  				inquiryTimeVar = INQUIRY_TIME;
 800199e:	4b07      	ldr	r3, [pc, #28]	; (80019bc <main+0x524>)
 80019a0:	f240 22ee 	movw	r2, #750	; 0x2ee
 80019a4:	801a      	strh	r2, [r3, #0]
	  				break;
 80019a6:	bf00      	nop
	  if(HAL_GetTick() - Tick_temp_measure >= 500u)
 80019a8:	e59f      	b.n	80014ea <main+0x52>
 80019aa:	bf00      	nop
 80019ac:	08009214 	.word	0x08009214
 80019b0:	20000f93 	.word	0x20000f93
 80019b4:	08009234 	.word	0x08009234
 80019b8:	08009250 	.word	0x08009250
 80019bc:	20000004 	.word	0x20000004
 80019c0:	20000508 	.word	0x20000508
 80019c4:	08009260 	.word	0x08009260
 80019c8:	08009270 	.word	0x08009270
 80019cc:	08009280 	.word	0x08009280
 80019d0:	08009290 	.word	0x08009290
 80019d4:	080092b4 	.word	0x080092b4
 80019d8:	080092dc 	.word	0x080092dc
 80019dc:	2000050b 	.word	0x2000050b
 80019e0:	2000050c 	.word	0x2000050c
 80019e4:	2000050d 	.word	0x2000050d
 80019e8:	2000050e 	.word	0x2000050e
 80019ec:	2000050f 	.word	0x2000050f
 80019f0:	20000510 	.word	0x20000510
 80019f4:	080092f8 	.word	0x080092f8
 80019f8:	0800932c 	.word	0x0800932c
 80019fc:	08009340 	.word	0x08009340
 8001a00:	20000094 	.word	0x20000094
 8001a04:	20000524 	.word	0x20000524
 8001a08:	20000a58 	.word	0x20000a58
 8001a0c:	08009350 	.word	0x08009350
 8001a10:	08009364 	.word	0x08009364
 8001a14:	2000051f 	.word	0x2000051f

08001a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b090      	sub	sp, #64	; 0x40
 8001a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a1e:	f107 0318 	add.w	r3, r7, #24
 8001a22:	2228      	movs	r2, #40	; 0x28
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f003 f908 	bl	8004c3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	60da      	str	r2, [r3, #12]
 8001a38:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a42:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a44:	2300      	movs	r3, #0
 8001a46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a54:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8001a56:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8001a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a5c:	f107 0318 	add.w	r3, r7, #24
 8001a60:	4618      	mov	r0, r3
 8001a62:	f001 fbc3 	bl	80031ec <HAL_RCC_OscConfig>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001a6c:	f000 f8f4 	bl	8001c58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a70:	230f      	movs	r3, #15
 8001a72:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a74:	2302      	movs	r3, #2
 8001a76:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a82:	2300      	movs	r3, #0
 8001a84:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a86:	1d3b      	adds	r3, r7, #4
 8001a88:	2102      	movs	r1, #2
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f001 fe30 	bl	80036f0 <HAL_RCC_ClockConfig>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001a96:	f000 f8df 	bl	8001c58 <Error_Handler>
  }
}
 8001a9a:	bf00      	nop
 8001a9c:	3740      	adds	r7, #64	; 0x40
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	2025      	movs	r0, #37	; 0x25
 8001aac:	f001 f903 	bl	8002cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ab0:	2025      	movs	r0, #37	; 0x25
 8001ab2:	f001 f91c 	bl	8002cee <HAL_NVIC_EnableIRQ>
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a11      	ldr	r2, [pc, #68]	; (8001b10 <HAL_UART_RxCpltCallback+0x54>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d11b      	bne.n	8001b06 <HAL_UART_RxCpltCallback+0x4a>
	{
		if(ReceiveTmp != 0xd)
 8001ace:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <HAL_UART_RxCpltCallback+0x58>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	2b0d      	cmp	r3, #13
 8001ad4:	d012      	beq.n	8001afc <HAL_UART_RxCpltCallback+0x40>
		{
			if (RB_OK == Ring_Buffer_Write(&ReceiveBuffer, ReceiveTmp))
 8001ad6:	4b0f      	ldr	r3, [pc, #60]	; (8001b14 <HAL_UART_RxCpltCallback+0x58>)
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	4619      	mov	r1, r3
 8001adc:	480e      	ldr	r0, [pc, #56]	; (8001b18 <HAL_UART_RxCpltCallback+0x5c>)
 8001ade:	f000 fc8d 	bl	80023fc <Ring_Buffer_Write>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d109      	bne.n	8001afc <HAL_UART_RxCpltCallback+0x40>
			{
				if(ReceiveTmp == ENDLINE)
 8001ae8:	4b0a      	ldr	r3, [pc, #40]	; (8001b14 <HAL_UART_RxCpltCallback+0x58>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b0a      	cmp	r3, #10
 8001aee:	d105      	bne.n	8001afc <HAL_UART_RxCpltCallback+0x40>
				{
					LineCounter++;
 8001af0:	4b0a      	ldr	r3, [pc, #40]	; (8001b1c <HAL_UART_RxCpltCallback+0x60>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	3301      	adds	r3, #1
 8001af6:	b2da      	uxtb	r2, r3
 8001af8:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <HAL_UART_RxCpltCallback+0x60>)
 8001afa:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		HAL_UART_Receive_IT(&huart1, &ReceiveTmp, 1);
 8001afc:	2201      	movs	r2, #1
 8001afe:	4905      	ldr	r1, [pc, #20]	; (8001b14 <HAL_UART_RxCpltCallback+0x58>)
 8001b00:	4807      	ldr	r0, [pc, #28]	; (8001b20 <HAL_UART_RxCpltCallback+0x64>)
 8001b02:	f002 fc62 	bl	80043ca <HAL_UART_Receive_IT>
	}

}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40013800 	.word	0x40013800
 8001b14:	200003f8 	.word	0x200003f8
 8001b18:	200002bc 	.word	0x200002bc
 8001b1c:	200003f9 	.word	0x200003f9
 8001b20:	20001028 	.word	0x20001028

08001b24 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
	*Uart1isBusyPtr = 0;
 8001b2c:	4b04      	ldr	r3, [pc, #16]	; (8001b40 <HAL_UART_TxCpltCallback+0x1c>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2200      	movs	r2, #0
 8001b32:	701a      	strb	r2, [r3, #0]
}
 8001b34:	bf00      	nop
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bc80      	pop	{r7}
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	20000000 	.word	0x20000000

08001b44 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b46:	b091      	sub	sp, #68	; 0x44
 8001b48:	af06      	add	r7, sp, #24
 8001b4a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a32      	ldr	r2, [pc, #200]	; (8001c1c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d15e      	bne.n	8001c14 <HAL_TIM_PeriodElapsedCallback+0xd0>
	{   //Period elapsed 128,57s
		timPeriodCounter++;
 8001b56:	4b32      	ldr	r3, [pc, #200]	; (8001c20 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	b2da      	uxtb	r2, r3
 8001b5e:	4b30      	ldr	r3, [pc, #192]	; (8001c20 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001b60:	701a      	strb	r2, [r3, #0]
		char OneSample[32];
		sprintf(OneSample, "%.2u/%.2u/%.2u,%.2u:%.2u:%.2u,%i.%.2u\n", year, month, day, hour, minute, second, temperatureDecimal, temperatureFractional);
 8001b62:	4b30      	ldr	r3, [pc, #192]	; (8001c24 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	469c      	mov	ip, r3
 8001b68:	4b2f      	ldr	r3, [pc, #188]	; (8001c28 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	469e      	mov	lr, r3
 8001b6e:	4b2f      	ldr	r3, [pc, #188]	; (8001c2c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	461a      	mov	r2, r3
 8001b74:	4b2e      	ldr	r3, [pc, #184]	; (8001c30 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4b2e      	ldr	r3, [pc, #184]	; (8001c34 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	461c      	mov	r4, r3
 8001b80:	4b2d      	ldr	r3, [pc, #180]	; (8001c38 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	461d      	mov	r5, r3
 8001b86:	4b2d      	ldr	r3, [pc, #180]	; (8001c3c <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001b88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b8c:	461e      	mov	r6, r3
 8001b8e:	4b2c      	ldr	r3, [pc, #176]	; (8001c40 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	f107 0008 	add.w	r0, r7, #8
 8001b96:	9305      	str	r3, [sp, #20]
 8001b98:	9604      	str	r6, [sp, #16]
 8001b9a:	9503      	str	r5, [sp, #12]
 8001b9c:	9402      	str	r4, [sp, #8]
 8001b9e:	9101      	str	r1, [sp, #4]
 8001ba0:	9200      	str	r2, [sp, #0]
 8001ba2:	4673      	mov	r3, lr
 8001ba4:	4662      	mov	r2, ip
 8001ba6:	4927      	ldr	r1, [pc, #156]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001ba8:	f003 fcb0 	bl	800550c <siprintf>
		if(FTPMessageBoxRecordSwitch == 1)
 8001bac:	4b26      	ldr	r3, [pc, #152]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d106      	bne.n	8001bc2 <HAL_TIM_PeriodElapsedCallback+0x7e>
		{
			strcat(FTPMessageBox1, OneSample);
 8001bb4:	f107 0308 	add.w	r3, r7, #8
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4824      	ldr	r0, [pc, #144]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001bbc:	f003 fcc6 	bl	800554c <strcat>
 8001bc0:	e009      	b.n	8001bd6 <HAL_TIM_PeriodElapsedCallback+0x92>
		}
		else if(FTPMessageBoxRecordSwitch == 2)
 8001bc2:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d105      	bne.n	8001bd6 <HAL_TIM_PeriodElapsedCallback+0x92>
		{
			strcat(FTPMessageBox2, OneSample);
 8001bca:	f107 0308 	add.w	r3, r7, #8
 8001bce:	4619      	mov	r1, r3
 8001bd0:	481f      	ldr	r0, [pc, #124]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001bd2:	f003 fcbb 	bl	800554c <strcat>
		}


		if(timPeriodCounter == 42)
 8001bd6:	4b12      	ldr	r3, [pc, #72]	; (8001c20 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b2a      	cmp	r3, #42	; 0x2a
 8001bdc:	d11a      	bne.n	8001c14 <HAL_TIM_PeriodElapsedCallback+0xd0>
		{
			SMSUartTxState = FTPMsgWrite;
 8001bde:	4b1d      	ldr	r3, [pc, #116]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001be0:	2203      	movs	r2, #3
 8001be2:	701a      	strb	r2, [r3, #0]

			if(FTPMessageBoxRecordSwitch == 1)
 8001be4:	4b18      	ldr	r3, [pc, #96]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d106      	bne.n	8001bfa <HAL_TIM_PeriodElapsedCallback+0xb6>
			{
				FTPMessageBox2[0] = '\0';
 8001bec:	4b18      	ldr	r3, [pc, #96]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
				FTPMessageBoxRecordSwitch = 2;
 8001bf2:	4b15      	ldr	r3, [pc, #84]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	701a      	strb	r2, [r3, #0]
 8001bf8:	e009      	b.n	8001c0e <HAL_TIM_PeriodElapsedCallback+0xca>
			}
			else if(FTPMessageBoxRecordSwitch == 2)
 8001bfa:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d105      	bne.n	8001c0e <HAL_TIM_PeriodElapsedCallback+0xca>
			{
				FTPMessageBox1[0] = '\0';
 8001c02:	4b12      	ldr	r3, [pc, #72]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	701a      	strb	r2, [r3, #0]
				FTPMessageBoxRecordSwitch = 1;
 8001c08:	4b0f      	ldr	r3, [pc, #60]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	701a      	strb	r2, [r3, #0]
			}

			timPeriodCounter = 0;
 8001c0e:	4b04      	ldr	r3, [pc, #16]	; (8001c20 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001c14:	bf00      	nop
 8001c16:	372c      	adds	r7, #44	; 0x2c
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c1c:	40000400 	.word	0x40000400
 8001c20:	20000520 	.word	0x20000520
 8001c24:	2000050b 	.word	0x2000050b
 8001c28:	2000050c 	.word	0x2000050c
 8001c2c:	2000050d 	.word	0x2000050d
 8001c30:	2000050e 	.word	0x2000050e
 8001c34:	2000050f 	.word	0x2000050f
 8001c38:	20000510 	.word	0x20000510
 8001c3c:	2000051c 	.word	0x2000051c
 8001c40:	2000051e 	.word	0x2000051e
 8001c44:	08009374 	.word	0x08009374
 8001c48:	20000094 	.word	0x20000094
 8001c4c:	20000524 	.word	0x20000524
 8001c50:	20000a58 	.word	0x20000a58
 8001c54:	2000051f 	.word	0x2000051f

08001c58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c5c:	b672      	cpsid	i
}
 8001c5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c60:	e7fe      	b.n	8001c60 <Error_Handler+0x8>
	...

08001c64 <OneWire_Delay>:

//
//	Delay function for constant 1-Wire timings
//
void OneWire_Delay(uint16_t us)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 8001c6e:	4b08      	ldr	r3, [pc, #32]	; (8001c90 <OneWire_Delay+0x2c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2200      	movs	r2, #0
 8001c74:	625a      	str	r2, [r3, #36]	; 0x24
	while(_DS18B20_TIMER.Instance->CNT <= us);
 8001c76:	bf00      	nop
 8001c78:	4b05      	ldr	r3, [pc, #20]	; (8001c90 <OneWire_Delay+0x2c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c7e:	88fb      	ldrh	r3, [r7, #6]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d9f9      	bls.n	8001c78 <OneWire_Delay+0x14>
}
 8001c84:	bf00      	nop
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr
 8001c90:	20000fe0 	.word	0x20000fe0

08001c94 <OneWire_BusInputDirection>:

//
//	Bus direction control
//
void OneWire_BusInputDirection(OneWire_t *onewire)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b086      	sub	sp, #24
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // Set as input
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	889b      	ldrh	r3, [r3, #4]
 8001cac:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f107 0208 	add.w	r2, r7, #8
 8001cb6:	4611      	mov	r1, r2
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f001 f8e3 	bl	8002e84 <HAL_GPIO_Init>
}	
 8001cbe:	bf00      	nop
 8001cc0:	3718      	adds	r7, #24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <OneWire_BusOutputDirection>:

void OneWire_BusOutputDirection(OneWire_t *onewire)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b086      	sub	sp, #24
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; // Set as open-drain output
 8001cce:	2311      	movs	r3, #17
 8001cd0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	889b      	ldrh	r3, [r3, #4]
 8001cde:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f107 0208 	add.w	r2, r7, #8
 8001ce8:	4611      	mov	r1, r2
 8001cea:	4618      	mov	r0, r3
 8001cec:	f001 f8ca 	bl	8002e84 <HAL_GPIO_Init>
}
 8001cf0:	bf00      	nop
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <OneWire_OutputLow>:

//
//	Bus pin output state control
//
void OneWire_OutputLow(OneWire_t *onewire)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin<<16; // Reset the 1-Wire pin
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	889b      	ldrh	r3, [r3, #4]
 8001d04:	041a      	lsls	r2, r3, #16
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	611a      	str	r2, [r3, #16]
}	
 8001d0c:	bf00      	nop
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr

08001d16 <OneWire_OutputHigh>:

void OneWire_OutputHigh(OneWire_t *onewire)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin; // Set the 1-Wire pin
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	889a      	ldrh	r2, [r3, #4]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	611a      	str	r2, [r3, #16]
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr

08001d32 <OneWire_Reset>:
//	Returns:
//	0 - Reset ok
//	1 - Error
//
uint8_t OneWire_Reset(OneWire_t* onewire)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b084      	sub	sp, #16
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	OneWire_OutputLow(onewire);  // Write bus output low
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7ff ffdc 	bl	8001cf8 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff ffc0 	bl	8001cc6 <OneWire_BusOutputDirection>
	OneWire_Delay(480); // Wait 480 us for reset
 8001d46:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8001d4a:	f7ff ff8b 	bl	8001c64 <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release the bus by switching to input
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7ff ffa0 	bl	8001c94 <OneWire_BusInputDirection>
	OneWire_Delay(70);
 8001d54:	2046      	movs	r0, #70	; 0x46
 8001d56:	f7ff ff85 	bl	8001c64 <OneWire_Delay>
	
	i = HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin); // Check if bus is low
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	889b      	ldrh	r3, [r3, #4]
 8001d62:	4619      	mov	r1, r3
 8001d64:	4610      	mov	r0, r2
 8001d66:	f001 fa11 	bl	800318c <HAL_GPIO_ReadPin>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	73fb      	strb	r3, [r7, #15]
															 // if it's high - no device is presence on the bus
	OneWire_Delay(410);
 8001d6e:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8001d72:	f7ff ff77 	bl	8001c64 <OneWire_Delay>

	return i;
 8001d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3710      	adds	r7, #16
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <OneWire_WriteBit>:

//
//	Writing/Reading operations
//
void OneWire_WriteBit(OneWire_t* onewire, uint8_t bit)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	70fb      	strb	r3, [r7, #3]
	if (bit) // Send '1',
 8001d8c:	78fb      	ldrb	r3, [r7, #3]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00f      	beq.n	8001db2 <OneWire_WriteBit+0x32>
	{
		OneWire_OutputLow(onewire);	// Set the bus low
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f7ff ffb0 	bl	8001cf8 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f7ff ff94 	bl	8001cc6 <OneWire_BusOutputDirection>
		OneWire_Delay(6);
 8001d9e:	2006      	movs	r0, #6
 8001da0:	f7ff ff60 	bl	8001c64 <OneWire_Delay>
		
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f7ff ff75 	bl	8001c94 <OneWire_BusInputDirection>
		OneWire_Delay(64);
 8001daa:	2040      	movs	r0, #64	; 0x40
 8001dac:	f7ff ff5a 	bl	8001c64 <OneWire_Delay>
		OneWire_Delay(60);
		
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
		OneWire_Delay(10);
	}
}
 8001db0:	e00e      	b.n	8001dd0 <OneWire_WriteBit+0x50>
		OneWire_OutputLow(onewire); // Set the bus low
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7ff ffa0 	bl	8001cf8 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f7ff ff84 	bl	8001cc6 <OneWire_BusOutputDirection>
		OneWire_Delay(60);
 8001dbe:	203c      	movs	r0, #60	; 0x3c
 8001dc0:	f7ff ff50 	bl	8001c64 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f7ff ff65 	bl	8001c94 <OneWire_BusInputDirection>
		OneWire_Delay(10);
 8001dca:	200a      	movs	r0, #10
 8001dcc:	f7ff ff4a 	bl	8001c64 <OneWire_Delay>
}
 8001dd0:	bf00      	nop
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <OneWire_ReadBit>:

uint8_t OneWire_ReadBit(OneWire_t* onewire)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0; // Default read bit state is low
 8001de0:	2300      	movs	r3, #0
 8001de2:	73fb      	strb	r3, [r7, #15]
	
	OneWire_OutputLow(onewire); // Set low to initiate reading
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7ff ff87 	bl	8001cf8 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7ff ff6b 	bl	8001cc6 <OneWire_BusOutputDirection>
	OneWire_Delay(2);
 8001df0:	2002      	movs	r0, #2
 8001df2:	f7ff ff37 	bl	8001c64 <OneWire_Delay>
	
	OneWire_BusInputDirection(onewire); // Release bus for Slave response
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7ff ff4c 	bl	8001c94 <OneWire_BusInputDirection>
	OneWire_Delay(10);
 8001dfc:	200a      	movs	r0, #10
 8001dfe:	f7ff ff31 	bl	8001c64 <OneWire_Delay>
	
	if (HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin)) // Read the bus state
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	889b      	ldrh	r3, [r3, #4]
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4610      	mov	r0, r2
 8001e0e:	f001 f9bd 	bl	800318c <HAL_GPIO_ReadPin>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <OneWire_ReadBit+0x44>
		bit = 1;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	73fb      	strb	r3, [r7, #15]
	
	OneWire_Delay(50); // Wait for end of read cycle
 8001e1c:	2032      	movs	r0, #50	; 0x32
 8001e1e:	f7ff ff21 	bl	8001c64 <OneWire_Delay>

	return bit;
 8001e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* onewire, uint8_t byte)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8001e38:	2308      	movs	r3, #8
 8001e3a:	73fb      	strb	r3, [r7, #15]

	do
	{
		OneWire_WriteBit(onewire, byte & 1); // LSB first
 8001e3c:	78fb      	ldrb	r3, [r7, #3]
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	4619      	mov	r1, r3
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7ff ff9a 	bl	8001d80 <OneWire_WriteBit>
		byte >>= 1;
 8001e4c:	78fb      	ldrb	r3, [r7, #3]
 8001e4e:	085b      	lsrs	r3, r3, #1
 8001e50:	70fb      	strb	r3, [r7, #3]
	} while(--i);
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	73fb      	strb	r3, [r7, #15]
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d1ee      	bne.n	8001e3c <OneWire_WriteByte+0x10>
}
 8001e5e:	bf00      	nop
 8001e60:	bf00      	nop
 8001e62:	3710      	adds	r7, #16
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* onewire)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8001e70:	2308      	movs	r3, #8
 8001e72:	73fb      	strb	r3, [r7, #15]
 8001e74:	2300      	movs	r3, #0
 8001e76:	73bb      	strb	r3, [r7, #14]

	do{
		byte >>= 1;
 8001e78:	7bbb      	ldrb	r3, [r7, #14]
 8001e7a:	085b      	lsrs	r3, r3, #1
 8001e7c:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(onewire) << 7); // LSB first
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7ff ffaa 	bl	8001dd8 <OneWire_ReadBit>
 8001e84:	4603      	mov	r3, r0
 8001e86:	01db      	lsls	r3, r3, #7
 8001e88:	b25a      	sxtb	r2, r3
 8001e8a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	b25b      	sxtb	r3, r3
 8001e92:	73bb      	strb	r3, [r7, #14]
	} while(--i);
 8001e94:	7bfb      	ldrb	r3, [r7, #15]
 8001e96:	3b01      	subs	r3, #1
 8001e98:	73fb      	strb	r3, [r7, #15]
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1eb      	bne.n	8001e78 <OneWire_ReadByte+0x10>
	
	return byte;
 8001ea0:	7bbb      	ldrb	r3, [r7, #14]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <OneWire_ResetSearch>:

//
// 1-Wire search operations
//
void OneWire_ResetSearch(OneWire_t* onewire)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
	// Clear the search results
	onewire->LastDiscrepancy = 0;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	719a      	strb	r2, [r3, #6]
	onewire->LastDeviceFlag = 0;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	721a      	strb	r2, [r3, #8]
	onewire->LastFamilyDiscrepancy = 0;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	71da      	strb	r2, [r3, #7]
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr

08001ece <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* onewire, uint8_t command)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b084      	sub	sp, #16
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	70fb      	strb	r3, [r7, #3]
	uint8_t id_bit_number;
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	id_bit_number = 1;
 8001eda:	2301      	movs	r3, #1
 8001edc:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	733b      	strb	r3, [r7, #12]

	if (!onewire->LastDeviceFlag) // If last device flag is not set
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	7a1b      	ldrb	r3, [r3, #8]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f040 809a 	bne.w	800202c <OneWire_Search+0x15e>
	{
		if (OneWire_Reset(onewire)) // Reset bus
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff ff1a 	bl	8001d32 <OneWire_Reset>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d00a      	beq.n	8001f1a <OneWire_Search+0x4c>
		{
			// If error while reset - reset search results
			onewire->LastDiscrepancy = 0;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	719a      	strb	r2, [r3, #6]
			onewire->LastDeviceFlag = 0;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	721a      	strb	r2, [r3, #8]
			onewire->LastFamilyDiscrepancy = 0;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	71da      	strb	r2, [r3, #7]
			return 0;
 8001f16:	2300      	movs	r3, #0
 8001f18:	e09b      	b.n	8002052 <OneWire_Search+0x184>
		}

		OneWire_WriteByte(onewire, command); // Send searching command
 8001f1a:	78fb      	ldrb	r3, [r7, #3]
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff ff84 	bl	8001e2c <OneWire_WriteByte>

		// Searching loop, Maxim APPLICATION NOTE 187
		do
		{
			id_bit = OneWire_ReadBit(onewire); // Read a bit 1
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff ff57 	bl	8001dd8 <OneWire_ReadBit>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(onewire); // Read the complement of bit 1
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f7ff ff52 	bl	8001dd8 <OneWire_ReadBit>
 8001f34:	4603      	mov	r3, r0
 8001f36:	723b      	strb	r3, [r7, #8]

			if ((id_bit == 1) && (cmp_id_bit == 1)) // 11 - data error
 8001f38:	7a7b      	ldrb	r3, [r7, #9]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d102      	bne.n	8001f44 <OneWire_Search+0x76>
 8001f3e:	7a3b      	ldrb	r3, [r7, #8]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d064      	beq.n	800200e <OneWire_Search+0x140>
			{
				break;
			}
			else
			{
				if (id_bit != cmp_id_bit)
 8001f44:	7a7a      	ldrb	r2, [r7, #9]
 8001f46:	7a3b      	ldrb	r3, [r7, #8]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d002      	beq.n	8001f52 <OneWire_Search+0x84>
				{
					search_direction = id_bit;  // Bit write value for search
 8001f4c:	7a7b      	ldrb	r3, [r7, #9]
 8001f4e:	72bb      	strb	r3, [r7, #10]
 8001f50:	e026      	b.n	8001fa0 <OneWire_Search+0xd2>
				}
				else // 00 - 2 devices
				{
					// Table 3. Search Path Direction
					if (id_bit_number < onewire->LastDiscrepancy)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	799b      	ldrb	r3, [r3, #6]
 8001f56:	7bfa      	ldrb	r2, [r7, #15]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d20d      	bcs.n	8001f78 <OneWire_Search+0xaa>
					{
						search_direction = ((onewire->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8001f5c:	7b7b      	ldrb	r3, [r7, #13]
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	4413      	add	r3, r2
 8001f62:	7a5a      	ldrb	r2, [r3, #9]
 8001f64:	7afb      	ldrb	r3, [r7, #11]
 8001f66:	4013      	ands	r3, r2
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	bf14      	ite	ne
 8001f6e:	2301      	movne	r3, #1
 8001f70:	2300      	moveq	r3, #0
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	72bb      	strb	r3, [r7, #10]
 8001f76:	e008      	b.n	8001f8a <OneWire_Search+0xbc>
					}
					else
					{
						// If bit is equal to last - pick 1
						// If not - then pick 0
						search_direction = (id_bit_number == onewire->LastDiscrepancy);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	799b      	ldrb	r3, [r3, #6]
 8001f7c:	7bfa      	ldrb	r2, [r7, #15]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	bf0c      	ite	eq
 8001f82:	2301      	moveq	r3, #1
 8001f84:	2300      	movne	r3, #0
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	72bb      	strb	r3, [r7, #10]
					}

					if (search_direction == 0) // If 0 was picked, write it to LastZero
 8001f8a:	7abb      	ldrb	r3, [r7, #10]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d107      	bne.n	8001fa0 <OneWire_Search+0xd2>
					{
						last_zero = id_bit_number;
 8001f90:	7bfb      	ldrb	r3, [r7, #15]
 8001f92:	73bb      	strb	r3, [r7, #14]

						if (last_zero < 9) // Check for last discrepancy in family
 8001f94:	7bbb      	ldrb	r3, [r7, #14]
 8001f96:	2b08      	cmp	r3, #8
 8001f98:	d802      	bhi.n	8001fa0 <OneWire_Search+0xd2>
						{
							onewire->LastFamilyDiscrepancy = last_zero;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	7bba      	ldrb	r2, [r7, #14]
 8001f9e:	71da      	strb	r2, [r3, #7]
						}
					}
				}

				if (search_direction == 1)
 8001fa0:	7abb      	ldrb	r3, [r7, #10]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d10c      	bne.n	8001fc0 <OneWire_Search+0xf2>
				{
					onewire->ROM_NO[rom_byte_number] |= rom_byte_mask; // Set the bit in the ROM byte rom_byte_number
 8001fa6:	7b7b      	ldrb	r3, [r7, #13]
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	4413      	add	r3, r2
 8001fac:	7a59      	ldrb	r1, [r3, #9]
 8001fae:	7b7b      	ldrb	r3, [r7, #13]
 8001fb0:	7afa      	ldrb	r2, [r7, #11]
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	b2d1      	uxtb	r1, r2
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	4413      	add	r3, r2
 8001fba:	460a      	mov	r2, r1
 8001fbc:	725a      	strb	r2, [r3, #9]
 8001fbe:	e010      	b.n	8001fe2 <OneWire_Search+0x114>
				}
				else
				{
					onewire->ROM_NO[rom_byte_number] &= ~rom_byte_mask; // Clear the bit in the ROM byte rom_byte_number
 8001fc0:	7b7b      	ldrb	r3, [r7, #13]
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	7a5b      	ldrb	r3, [r3, #9]
 8001fc8:	b25a      	sxtb	r2, r3
 8001fca:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	b25b      	sxtb	r3, r3
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	b25a      	sxtb	r2, r3
 8001fd6:	7b7b      	ldrb	r3, [r7, #13]
 8001fd8:	b2d1      	uxtb	r1, r2
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	4413      	add	r3, r2
 8001fde:	460a      	mov	r2, r1
 8001fe0:	725a      	strb	r2, [r3, #9]
				}
				
				OneWire_WriteBit(onewire, search_direction); // Search direction write bit
 8001fe2:	7abb      	ldrb	r3, [r7, #10]
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f7ff feca 	bl	8001d80 <OneWire_WriteBit>

				id_bit_number++; // Next bit search - increase the id
 8001fec:	7bfb      	ldrb	r3, [r7, #15]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1; // Shoft the mask for next bit
 8001ff2:	7afb      	ldrb	r3, [r7, #11]
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	72fb      	strb	r3, [r7, #11]

				if (rom_byte_mask == 0) // If the mask is 0, it says the whole byte is read
 8001ff8:	7afb      	ldrb	r3, [r7, #11]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d104      	bne.n	8002008 <OneWire_Search+0x13a>
				{
					rom_byte_number++; // Next byte number
 8001ffe:	7b7b      	ldrb	r3, [r7, #13]
 8002000:	3301      	adds	r3, #1
 8002002:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1; // Reset the mask - first bit
 8002004:	2301      	movs	r3, #1
 8002006:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while(rom_byte_number < 8);  // Read 8 bytes
 8002008:	7b7b      	ldrb	r3, [r7, #13]
 800200a:	2b07      	cmp	r3, #7
 800200c:	d98a      	bls.n	8001f24 <OneWire_Search+0x56>

		if (!(id_bit_number < 65)) // If all read bits number is below 65 (8 bytes)
 800200e:	7bfb      	ldrb	r3, [r7, #15]
 8002010:	2b40      	cmp	r3, #64	; 0x40
 8002012:	d90b      	bls.n	800202c <OneWire_Search+0x15e>
		{
			onewire->LastDiscrepancy = last_zero;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	7bba      	ldrb	r2, [r7, #14]
 8002018:	719a      	strb	r2, [r3, #6]

			if (onewire->LastDiscrepancy == 0) // If last discrepancy is 0 - last device found
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	799b      	ldrb	r3, [r3, #6]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d102      	bne.n	8002028 <OneWire_Search+0x15a>
			{
				onewire->LastDeviceFlag = 1; // Set the flag
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1; // Searching successful
 8002028:	2301      	movs	r3, #1
 800202a:	733b      	strb	r3, [r7, #12]
		}
	}

	// If no device is found - reset search data and return 0
	if (!search_result || !onewire->ROM_NO[0])
 800202c:	7b3b      	ldrb	r3, [r7, #12]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <OneWire_Search+0x16c>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	7a5b      	ldrb	r3, [r3, #9]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d10a      	bne.n	8002050 <OneWire_Search+0x182>
	{
		onewire->LastDiscrepancy = 0;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	719a      	strb	r2, [r3, #6]
		onewire->LastDeviceFlag = 0;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	721a      	strb	r2, [r3, #8]
		onewire->LastFamilyDiscrepancy = 0;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 800204c:	2300      	movs	r3, #0
 800204e:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8002050:	7b3b      	ldrb	r3, [r7, #12]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <OneWire_First>:

//
//	Return first device on 1-Wire bus
//
uint8_t OneWire_First(OneWire_t* onewire)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
	OneWire_ResetSearch(onewire);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff ff21 	bl	8001eaa <OneWire_ResetSearch>

	return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8002068:	21f0      	movs	r1, #240	; 0xf0
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7ff ff2f 	bl	8001ece <OneWire_Search>
 8002070:	4603      	mov	r3, r0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <OneWire_Next>:

//
//	Return next device on 1-Wire bus
//
uint8_t OneWire_Next(OneWire_t* onewire)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b082      	sub	sp, #8
 800207e:	af00      	add	r7, sp, #0
 8002080:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8002082:	21f0      	movs	r1, #240	; 0xf0
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7ff ff22 	bl	8001ece <OneWire_Search>
 800208a:	4603      	mov	r3, r0
}
 800208c:	4618      	mov	r0, r3
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <OneWire_SelectWithPointer>:

//
//	Select a device on bus by pointer to ROM address
//
void OneWire_SelectWithPointer(OneWire_t* onewire, uint8_t *ROM)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(onewire, ONEWIRE_CMD_MATCHROM); // Match ROM command
 800209e:	2155      	movs	r1, #85	; 0x55
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff fec3 	bl	8001e2c <OneWire_WriteByte>
	
	for (i = 0; i < 8; i++)
 80020a6:	2300      	movs	r3, #0
 80020a8:	73fb      	strb	r3, [r7, #15]
 80020aa:	e00a      	b.n	80020c2 <OneWire_SelectWithPointer+0x2e>
	{
		OneWire_WriteByte(onewire, *(ROM + i));
 80020ac:	7bfb      	ldrb	r3, [r7, #15]
 80020ae:	683a      	ldr	r2, [r7, #0]
 80020b0:	4413      	add	r3, r2
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	4619      	mov	r1, r3
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f7ff feb8 	bl	8001e2c <OneWire_WriteByte>
	for (i = 0; i < 8; i++)
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	3301      	adds	r3, #1
 80020c0:	73fb      	strb	r3, [r7, #15]
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
 80020c4:	2b07      	cmp	r3, #7
 80020c6:	d9f1      	bls.n	80020ac <OneWire_SelectWithPointer+0x18>
	}	
}
 80020c8:	bf00      	nop
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <OneWire_GetFullROM>:

//
//	Get the ROM of found device
//
void OneWire_GetFullROM(OneWire_t* onewire, uint8_t *firstIndex)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b085      	sub	sp, #20
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
 80020da:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 80020dc:	2300      	movs	r3, #0
 80020de:	73fb      	strb	r3, [r7, #15]
 80020e0:	e00a      	b.n	80020f8 <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = onewire->ROM_NO[i];
 80020e2:	7bfa      	ldrb	r2, [r7, #15]
 80020e4:	7bfb      	ldrb	r3, [r7, #15]
 80020e6:	6839      	ldr	r1, [r7, #0]
 80020e8:	440b      	add	r3, r1
 80020ea:	6879      	ldr	r1, [r7, #4]
 80020ec:	440a      	add	r2, r1
 80020ee:	7a52      	ldrb	r2, [r2, #9]
 80020f0:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 80020f2:	7bfb      	ldrb	r3, [r7, #15]
 80020f4:	3301      	adds	r3, #1
 80020f6:	73fb      	strb	r3, [r7, #15]
 80020f8:	7bfb      	ldrb	r3, [r7, #15]
 80020fa:	2b07      	cmp	r3, #7
 80020fc:	d9f1      	bls.n	80020e2 <OneWire_GetFullROM+0x10>
	}
}
 80020fe:	bf00      	nop
 8002100:	bf00      	nop
 8002102:	3714      	adds	r7, #20
 8002104:	46bd      	mov	sp, r7
 8002106:	bc80      	pop	{r7}
 8002108:	4770      	bx	lr
	...

0800210c <OneWire_Init>:

//
//	1-Wire initialization
//
void OneWire_Init(OneWire_t* onewire, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	4613      	mov	r3, r2
 8002118:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&_DS18B20_TIMER); // Start the delay timer
 800211a:	4811      	ldr	r0, [pc, #68]	; (8002160 <OneWire_Init+0x54>)
 800211c:	f001 fcd0 	bl	8003ac0 <HAL_TIM_Base_Start>

	onewire->GPIOx = GPIOx; // Save 1-wire bus pin
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	601a      	str	r2, [r3, #0]
	onewire->GPIO_Pin = GPIO_Pin;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	88fa      	ldrh	r2, [r7, #6]
 800212a:	809a      	strh	r2, [r3, #4]

	// 1-Wire bit bang initialization
	OneWire_BusOutputDirection(onewire);
 800212c:	68f8      	ldr	r0, [r7, #12]
 800212e:	f7ff fdca 	bl	8001cc6 <OneWire_BusOutputDirection>
	OneWire_OutputHigh(onewire);
 8002132:	68f8      	ldr	r0, [r7, #12]
 8002134:	f7ff fdef 	bl	8001d16 <OneWire_OutputHigh>
	HAL_Delay(100);
 8002138:	2064      	movs	r0, #100	; 0x64
 800213a:	f000 fcc1 	bl	8002ac0 <HAL_Delay>
	OneWire_OutputLow(onewire);
 800213e:	68f8      	ldr	r0, [r7, #12]
 8002140:	f7ff fdda 	bl	8001cf8 <OneWire_OutputLow>
	HAL_Delay(100);
 8002144:	2064      	movs	r0, #100	; 0x64
 8002146:	f000 fcbb 	bl	8002ac0 <HAL_Delay>
	OneWire_OutputHigh(onewire);
 800214a:	68f8      	ldr	r0, [r7, #12]
 800214c:	f7ff fde3 	bl	8001d16 <OneWire_OutputHigh>
	HAL_Delay(200);
 8002150:	20c8      	movs	r0, #200	; 0xc8
 8002152:	f000 fcb5 	bl	8002ac0 <HAL_Delay>
}
 8002156:	bf00      	nop
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000fe0 	.word	0x20000fe0

08002164 <Parser_TakeLine>:
#include "stdio.h"
#include "stdlib.h"


void Parser_TakeLine(RingBuffer_t *Buff, uint8_t *Destination)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
	  uint8_t i = 0;
 800216e:	2300      	movs	r3, #0
 8002170:	73fb      	strb	r3, [r7, #15]
	  uint8_t tmp = 0;
 8002172:	2300      	movs	r3, #0
 8002174:	73bb      	strb	r3, [r7, #14]
	do
	{
		 Ring_Buffer_Read(Buff, &tmp);
 8002176:	f107 030e 	add.w	r3, r7, #14
 800217a:	4619      	mov	r1, r3
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f000 f90d 	bl	800239c <Ring_Buffer_Read>
		 if(tmp == ENDLINE)
 8002182:	7bbb      	ldrb	r3, [r7, #14]
 8002184:	2b0a      	cmp	r3, #10
 8002186:	d105      	bne.n	8002194 <Parser_TakeLine+0x30>
			{
			 Destination[i] = 0;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
 800218a:	683a      	ldr	r2, [r7, #0]
 800218c:	4413      	add	r3, r2
 800218e:	2200      	movs	r2, #0
 8002190:	701a      	strb	r2, [r3, #0]
 8002192:	e004      	b.n	800219e <Parser_TakeLine+0x3a>
			}
		else
			{
			Destination[i] = tmp;
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	4413      	add	r3, r2
 800219a:	7bba      	ldrb	r2, [r7, #14]
 800219c:	701a      	strb	r2, [r3, #0]
			}

			i++;
 800219e:	7bfb      	ldrb	r3, [r7, #15]
 80021a0:	3301      	adds	r3, #1
 80021a2:	73fb      	strb	r3, [r7, #15]

	} while(tmp != ENDLINE);
 80021a4:	7bbb      	ldrb	r3, [r7, #14]
 80021a6:	2b0a      	cmp	r3, #10
 80021a8:	d1e5      	bne.n	8002176 <Parser_TakeLine+0x12>
}
 80021aa:	bf00      	nop
 80021ac:	bf00      	nop
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <Parser_ParseCSQ>:

//CSQ


static void Parser_ParseCSQ(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
	char * ParsePointer = strtok(NULL, ",");
 80021ba:	4908      	ldr	r1, [pc, #32]	; (80021dc <Parser_ParseCSQ+0x28>)
 80021bc:	2000      	movs	r0, #0
 80021be:	f003 ffeb 	bl	8006198 <strtok>
 80021c2:	6078      	str	r0, [r7, #4]

	SignalQuality = atof(ParsePointer);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f002 fd07 	bl	8004bd8 <atof>
 80021ca:	4602      	mov	r2, r0
 80021cc:	460b      	mov	r3, r1
 80021ce:	4904      	ldr	r1, [pc, #16]	; (80021e0 <Parser_ParseCSQ+0x2c>)
 80021d0:	e9c1 2300 	strd	r2, r3, [r1]
}
 80021d4:	bf00      	nop
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	0800939c 	.word	0x0800939c
 80021e0:	20000500 	.word	0x20000500

080021e4 <Parser_ParseCREG>:

static void Parser_ParseCREG(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
	char * ParsePointer = strtok(NULL, ",");
 80021ea:	490e      	ldr	r1, [pc, #56]	; (8002224 <Parser_ParseCREG+0x40>)
 80021ec:	2000      	movs	r0, #0
 80021ee:	f003 ffd3 	bl	8006198 <strtok>
 80021f2:	6078      	str	r0, [r7, #4]
	CRegN = atoi(ParsePointer);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f002 fcf2 	bl	8004bde <atoi>
 80021fa:	4603      	mov	r3, r0
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4b0a      	ldr	r3, [pc, #40]	; (8002228 <Parser_ParseCREG+0x44>)
 8002200:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, ",");
 8002202:	4908      	ldr	r1, [pc, #32]	; (8002224 <Parser_ParseCREG+0x40>)
 8002204:	2000      	movs	r0, #0
 8002206:	f003 ffc7 	bl	8006198 <strtok>
 800220a:	6078      	str	r0, [r7, #4]
	CRegStat = atoi(ParsePointer);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f002 fce6 	bl	8004bde <atoi>
 8002212:	4603      	mov	r3, r0
 8002214:	b2da      	uxtb	r2, r3
 8002216:	4b05      	ldr	r3, [pc, #20]	; (800222c <Parser_ParseCREG+0x48>)
 8002218:	701a      	strb	r2, [r3, #0]
}
 800221a:	bf00      	nop
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	0800939c 	.word	0x0800939c
 8002228:	20000509 	.word	0x20000509
 800222c:	2000050a 	.word	0x2000050a

08002230 <Parser_ParseCCLK>:

static void Parser_ParseCCLK(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
	char * ParsePointer = strtok(NULL, "/");
 8002236:	4927      	ldr	r1, [pc, #156]	; (80022d4 <Parser_ParseCCLK+0xa4>)
 8002238:	2000      	movs	r0, #0
 800223a:	f003 ffad 	bl	8006198 <strtok>
 800223e:	6078      	str	r0, [r7, #4]
	year = atoi(ParsePointer+1);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3301      	adds	r3, #1
 8002244:	4618      	mov	r0, r3
 8002246:	f002 fcca 	bl	8004bde <atoi>
 800224a:	4603      	mov	r3, r0
 800224c:	b2da      	uxtb	r2, r3
 800224e:	4b22      	ldr	r3, [pc, #136]	; (80022d8 <Parser_ParseCCLK+0xa8>)
 8002250:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, "/");
 8002252:	4920      	ldr	r1, [pc, #128]	; (80022d4 <Parser_ParseCCLK+0xa4>)
 8002254:	2000      	movs	r0, #0
 8002256:	f003 ff9f 	bl	8006198 <strtok>
 800225a:	6078      	str	r0, [r7, #4]
	month = atoi(ParsePointer);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f002 fcbe 	bl	8004bde <atoi>
 8002262:	4603      	mov	r3, r0
 8002264:	b2da      	uxtb	r2, r3
 8002266:	4b1d      	ldr	r3, [pc, #116]	; (80022dc <Parser_ParseCCLK+0xac>)
 8002268:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, ",");
 800226a:	491d      	ldr	r1, [pc, #116]	; (80022e0 <Parser_ParseCCLK+0xb0>)
 800226c:	2000      	movs	r0, #0
 800226e:	f003 ff93 	bl	8006198 <strtok>
 8002272:	6078      	str	r0, [r7, #4]
	day = atoi(ParsePointer);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f002 fcb2 	bl	8004bde <atoi>
 800227a:	4603      	mov	r3, r0
 800227c:	b2da      	uxtb	r2, r3
 800227e:	4b19      	ldr	r3, [pc, #100]	; (80022e4 <Parser_ParseCCLK+0xb4>)
 8002280:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, ":");
 8002282:	4919      	ldr	r1, [pc, #100]	; (80022e8 <Parser_ParseCCLK+0xb8>)
 8002284:	2000      	movs	r0, #0
 8002286:	f003 ff87 	bl	8006198 <strtok>
 800228a:	6078      	str	r0, [r7, #4]
	hour = atoi(ParsePointer);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f002 fca6 	bl	8004bde <atoi>
 8002292:	4603      	mov	r3, r0
 8002294:	b2da      	uxtb	r2, r3
 8002296:	4b15      	ldr	r3, [pc, #84]	; (80022ec <Parser_ParseCCLK+0xbc>)
 8002298:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, ":");
 800229a:	4913      	ldr	r1, [pc, #76]	; (80022e8 <Parser_ParseCCLK+0xb8>)
 800229c:	2000      	movs	r0, #0
 800229e:	f003 ff7b 	bl	8006198 <strtok>
 80022a2:	6078      	str	r0, [r7, #4]
	minute = atoi(ParsePointer);
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f002 fc9a 	bl	8004bde <atoi>
 80022aa:	4603      	mov	r3, r0
 80022ac:	b2da      	uxtb	r2, r3
 80022ae:	4b10      	ldr	r3, [pc, #64]	; (80022f0 <Parser_ParseCCLK+0xc0>)
 80022b0:	701a      	strb	r2, [r3, #0]
	ParsePointer = strtok(NULL, "+");
 80022b2:	4910      	ldr	r1, [pc, #64]	; (80022f4 <Parser_ParseCCLK+0xc4>)
 80022b4:	2000      	movs	r0, #0
 80022b6:	f003 ff6f 	bl	8006198 <strtok>
 80022ba:	6078      	str	r0, [r7, #4]
	second = atoi(ParsePointer);
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f002 fc8e 	bl	8004bde <atoi>
 80022c2:	4603      	mov	r3, r0
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	4b0c      	ldr	r3, [pc, #48]	; (80022f8 <Parser_ParseCCLK+0xc8>)
 80022c8:	701a      	strb	r2, [r3, #0]
}
 80022ca:	bf00      	nop
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	080093a0 	.word	0x080093a0
 80022d8:	2000050b 	.word	0x2000050b
 80022dc:	2000050c 	.word	0x2000050c
 80022e0:	0800939c 	.word	0x0800939c
 80022e4:	2000050d 	.word	0x2000050d
 80022e8:	080093a4 	.word	0x080093a4
 80022ec:	2000050e 	.word	0x2000050e
 80022f0:	2000050f 	.word	0x2000050f
 80022f4:	080093a8 	.word	0x080093a8
 80022f8:	20000510 	.word	0x20000510

080022fc <Parser_parse>:


void Parser_parse(uint8_t * DataToParse)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
	if(strcmp("OK", (char*)DataToParse) == 0)
 8002304:	6879      	ldr	r1, [r7, #4]
 8002306:	481d      	ldr	r0, [pc, #116]	; (800237c <Parser_parse+0x80>)
 8002308:	f7fd ff22 	bl	8000150 <strcmp>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d103      	bne.n	800231a <Parser_parse+0x1e>
	{
		ReceivedState = 1;
 8002312:	4b1b      	ldr	r3, [pc, #108]	; (8002380 <Parser_parse+0x84>)
 8002314:	2201      	movs	r2, #1
 8002316:	701a      	strb	r2, [r3, #0]
//	  	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
//	  	UartLog("led_off\n\r");
//	  }


}
 8002318:	e02c      	b.n	8002374 <Parser_parse+0x78>
		char * ParsePointer = strtok((char*)DataToParse, " ");
 800231a:	491a      	ldr	r1, [pc, #104]	; (8002384 <Parser_parse+0x88>)
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f003 ff3b 	bl	8006198 <strtok>
 8002322:	60f8      	str	r0, [r7, #12]
		if(strcmp("+CSQ:", ParsePointer) == 0)
 8002324:	68f9      	ldr	r1, [r7, #12]
 8002326:	4818      	ldr	r0, [pc, #96]	; (8002388 <Parser_parse+0x8c>)
 8002328:	f7fd ff12 	bl	8000150 <strcmp>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d102      	bne.n	8002338 <Parser_parse+0x3c>
			Parser_ParseCSQ();
 8002332:	f7ff ff3f 	bl	80021b4 <Parser_ParseCSQ>
}
 8002336:	e01d      	b.n	8002374 <Parser_parse+0x78>
		else if(strcmp("+CREG:", ParsePointer) == 0)
 8002338:	68f9      	ldr	r1, [r7, #12]
 800233a:	4814      	ldr	r0, [pc, #80]	; (800238c <Parser_parse+0x90>)
 800233c:	f7fd ff08 	bl	8000150 <strcmp>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d102      	bne.n	800234c <Parser_parse+0x50>
			Parser_ParseCREG();
 8002346:	f7ff ff4d 	bl	80021e4 <Parser_ParseCREG>
}
 800234a:	e013      	b.n	8002374 <Parser_parse+0x78>
		else if(strcmp("+CCLK:", ParsePointer) == 0)
 800234c:	68f9      	ldr	r1, [r7, #12]
 800234e:	4810      	ldr	r0, [pc, #64]	; (8002390 <Parser_parse+0x94>)
 8002350:	f7fd fefe 	bl	8000150 <strcmp>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d102      	bne.n	8002360 <Parser_parse+0x64>
			Parser_ParseCCLK();
 800235a:	f7ff ff69 	bl	8002230 <Parser_ParseCCLK>
}
 800235e:	e009      	b.n	8002374 <Parser_parse+0x78>
		else if(strcmp("Test2", ParsePointer) == 0)
 8002360:	68f9      	ldr	r1, [r7, #12]
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <Parser_parse+0x98>)
 8002364:	f7fd fef4 	bl	8000150 <strcmp>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d102      	bne.n	8002374 <Parser_parse+0x78>
			SMSUartTxState = SMSMsgWrite;
 800236e:	4b0a      	ldr	r3, [pc, #40]	; (8002398 <Parser_parse+0x9c>)
 8002370:	2202      	movs	r2, #2
 8002372:	701a      	strb	r2, [r3, #0]
}
 8002374:	bf00      	nop
 8002376:	3710      	adds	r7, #16
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	080093ac 	.word	0x080093ac
 8002380:	20000508 	.word	0x20000508
 8002384:	080093b0 	.word	0x080093b0
 8002388:	080093b4 	.word	0x080093b4
 800238c:	080093bc 	.word	0x080093bc
 8002390:	080093c4 	.word	0x080093c4
 8002394:	080093cc 	.word	0x080093cc
 8002398:	2000051f 	.word	0x2000051f

0800239c <Ring_Buffer_Read>:
 */
#include "main.h"
#include "ring_buffer.h"

RbStatus_t Ring_Buffer_Read(RingBuffer_t * Buff, uint8_t *value)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
	if(Buff->Head == Buff->Tail)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	881a      	ldrh	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	885b      	ldrh	r3, [r3, #2]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d101      	bne.n	80023b6 <Ring_Buffer_Read+0x1a>
	{
		return RB_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e01a      	b.n	80023ec <Ring_Buffer_Read+0x50>
	}
	*value = Buff->Buffer[Buff->Tail];
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	885b      	ldrh	r3, [r3, #2]
 80023ba:	461a      	mov	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4413      	add	r3, r2
 80023c0:	791a      	ldrb	r2, [r3, #4]
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	701a      	strb	r2, [r3, #0]

	Buff->Tail = (Buff->Tail + 1) % RING_BUFFER_SIZE;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	885b      	ldrh	r3, [r3, #2]
 80023ca:	3301      	adds	r3, #1
 80023cc:	4a0a      	ldr	r2, [pc, #40]	; (80023f8 <Ring_Buffer_Read+0x5c>)
 80023ce:	fb82 1203 	smull	r1, r2, r2, r3
 80023d2:	441a      	add	r2, r3
 80023d4:	1211      	asrs	r1, r2, #8
 80023d6:	17da      	asrs	r2, r3, #31
 80023d8:	1a8a      	subs	r2, r1, r2
 80023da:	f44f 719c 	mov.w	r1, #312	; 0x138
 80023de:	fb01 f202 	mul.w	r2, r1, r2
 80023e2:	1a9a      	subs	r2, r3, r2
 80023e4:	b292      	uxth	r2, r2
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	805a      	strh	r2, [r3, #2]

	return RB_OK;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bc80      	pop	{r7}
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	d20d20d3 	.word	0xd20d20d3

080023fc <Ring_Buffer_Write>:

RbStatus_t Ring_Buffer_Write(RingBuffer_t * Buff, uint8_t value)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	460b      	mov	r3, r1
 8002406:	70fb      	strb	r3, [r7, #3]
	uint16_t Head_tmp = (Buff->Head + 1) % RING_BUFFER_SIZE;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	881b      	ldrh	r3, [r3, #0]
 800240c:	3301      	adds	r3, #1
 800240e:	4a12      	ldr	r2, [pc, #72]	; (8002458 <Ring_Buffer_Write+0x5c>)
 8002410:	fb82 1203 	smull	r1, r2, r2, r3
 8002414:	441a      	add	r2, r3
 8002416:	1211      	asrs	r1, r2, #8
 8002418:	17da      	asrs	r2, r3, #31
 800241a:	1a8a      	subs	r2, r1, r2
 800241c:	f44f 719c 	mov.w	r1, #312	; 0x138
 8002420:	fb01 f202 	mul.w	r2, r1, r2
 8002424:	1a9a      	subs	r2, r3, r2
 8002426:	4613      	mov	r3, r2
 8002428:	81fb      	strh	r3, [r7, #14]

	if(Head_tmp == Buff->Tail)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	885b      	ldrh	r3, [r3, #2]
 800242e:	89fa      	ldrh	r2, [r7, #14]
 8002430:	429a      	cmp	r2, r3
 8002432:	d101      	bne.n	8002438 <Ring_Buffer_Write+0x3c>
	{
		return RB_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e00a      	b.n	800244e <Ring_Buffer_Write+0x52>
	}
	Buff->Buffer[Buff->Head] = value;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	881b      	ldrh	r3, [r3, #0]
 800243c:	461a      	mov	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4413      	add	r3, r2
 8002442:	78fa      	ldrb	r2, [r7, #3]
 8002444:	711a      	strb	r2, [r3, #4]
	Buff->Head = Head_tmp;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	89fa      	ldrh	r2, [r7, #14]
 800244a:	801a      	strh	r2, [r3, #0]

	return RB_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3714      	adds	r7, #20
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr
 8002458:	d20d20d3 	.word	0xd20d20d3

0800245c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002462:	4b0e      	ldr	r3, [pc, #56]	; (800249c <HAL_MspInit+0x40>)
 8002464:	699b      	ldr	r3, [r3, #24]
 8002466:	4a0d      	ldr	r2, [pc, #52]	; (800249c <HAL_MspInit+0x40>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	6193      	str	r3, [r2, #24]
 800246e:	4b0b      	ldr	r3, [pc, #44]	; (800249c <HAL_MspInit+0x40>)
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	607b      	str	r3, [r7, #4]
 8002478:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800247a:	4b08      	ldr	r3, [pc, #32]	; (800249c <HAL_MspInit+0x40>)
 800247c:	69db      	ldr	r3, [r3, #28]
 800247e:	4a07      	ldr	r2, [pc, #28]	; (800249c <HAL_MspInit+0x40>)
 8002480:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002484:	61d3      	str	r3, [r2, #28]
 8002486:	4b05      	ldr	r3, [pc, #20]	; (800249c <HAL_MspInit+0x40>)
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800248e:	603b      	str	r3, [r7, #0]
 8002490:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002492:	bf00      	nop
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr
 800249c:	40021000 	.word	0x40021000

080024a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024a4:	e7fe      	b.n	80024a4 <NMI_Handler+0x4>

080024a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024a6:	b480      	push	{r7}
 80024a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024aa:	e7fe      	b.n	80024aa <HardFault_Handler+0x4>

080024ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024b0:	e7fe      	b.n	80024b0 <MemManage_Handler+0x4>

080024b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024b2:	b480      	push	{r7}
 80024b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024b6:	e7fe      	b.n	80024b6 <BusFault_Handler+0x4>

080024b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024bc:	e7fe      	b.n	80024bc <UsageFault_Handler+0x4>

080024be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024be:	b480      	push	{r7}
 80024c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024c2:	bf00      	nop
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bc80      	pop	{r7}
 80024c8:	4770      	bx	lr

080024ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024ca:	b480      	push	{r7}
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr

080024d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024d6:	b480      	push	{r7}
 80024d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	46bd      	mov	sp, r7
 80024de:	bc80      	pop	{r7}
 80024e0:	4770      	bx	lr

080024e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024e6:	f000 facf 	bl	8002a88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80024f4:	4802      	ldr	r0, [pc, #8]	; (8002500 <TIM3_IRQHandler+0x10>)
 80024f6:	f001 fb7f 	bl	8003bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000f98 	.word	0x20000f98

08002504 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002508:	4802      	ldr	r0, [pc, #8]	; (8002514 <USART1_IRQHandler+0x10>)
 800250a:	f001 ff8f 	bl	800442c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20001028 	.word	0x20001028

08002518 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  return 1;
 800251c:	2301      	movs	r3, #1
}
 800251e:	4618      	mov	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr

08002526 <_kill>:

int _kill(int pid, int sig)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b082      	sub	sp, #8
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
 800252e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002530:	f002 fb5a 	bl	8004be8 <__errno>
 8002534:	4603      	mov	r3, r0
 8002536:	2216      	movs	r2, #22
 8002538:	601a      	str	r2, [r3, #0]
  return -1;
 800253a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800253e:	4618      	mov	r0, r3
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <_exit>:

void _exit (int status)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800254e:	f04f 31ff 	mov.w	r1, #4294967295
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f7ff ffe7 	bl	8002526 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002558:	e7fe      	b.n	8002558 <_exit+0x12>

0800255a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b086      	sub	sp, #24
 800255e:	af00      	add	r7, sp, #0
 8002560:	60f8      	str	r0, [r7, #12]
 8002562:	60b9      	str	r1, [r7, #8]
 8002564:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
 800256a:	e00a      	b.n	8002582 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800256c:	f3af 8000 	nop.w
 8002570:	4601      	mov	r1, r0
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	1c5a      	adds	r2, r3, #1
 8002576:	60ba      	str	r2, [r7, #8]
 8002578:	b2ca      	uxtb	r2, r1
 800257a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	3301      	adds	r3, #1
 8002580:	617b      	str	r3, [r7, #20]
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	429a      	cmp	r2, r3
 8002588:	dbf0      	blt.n	800256c <_read+0x12>
  }

  return len;
 800258a:	687b      	ldr	r3, [r7, #4]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3718      	adds	r7, #24
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	e009      	b.n	80025ba <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	1c5a      	adds	r2, r3, #1
 80025aa:	60ba      	str	r2, [r7, #8]
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	3301      	adds	r3, #1
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	429a      	cmp	r2, r3
 80025c0:	dbf1      	blt.n	80025a6 <_write+0x12>
  }
  return len;
 80025c2:	687b      	ldr	r3, [r7, #4]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <_close>:

int _close(int file)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025d8:	4618      	mov	r0, r3
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr

080025e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b083      	sub	sp, #12
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
 80025ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025f2:	605a      	str	r2, [r3, #4]
  return 0;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr

08002600 <_isatty>:

int _isatty(int file)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002608:	2301      	movs	r3, #1
}
 800260a:	4618      	mov	r0, r3
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	bc80      	pop	{r7}
 8002612:	4770      	bx	lr

08002614 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3714      	adds	r7, #20
 8002626:	46bd      	mov	sp, r7
 8002628:	bc80      	pop	{r7}
 800262a:	4770      	bx	lr

0800262c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002634:	4a14      	ldr	r2, [pc, #80]	; (8002688 <_sbrk+0x5c>)
 8002636:	4b15      	ldr	r3, [pc, #84]	; (800268c <_sbrk+0x60>)
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002640:	4b13      	ldr	r3, [pc, #76]	; (8002690 <_sbrk+0x64>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d102      	bne.n	800264e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002648:	4b11      	ldr	r3, [pc, #68]	; (8002690 <_sbrk+0x64>)
 800264a:	4a12      	ldr	r2, [pc, #72]	; (8002694 <_sbrk+0x68>)
 800264c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800264e:	4b10      	ldr	r3, [pc, #64]	; (8002690 <_sbrk+0x64>)
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4413      	add	r3, r2
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	429a      	cmp	r2, r3
 800265a:	d207      	bcs.n	800266c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800265c:	f002 fac4 	bl	8004be8 <__errno>
 8002660:	4603      	mov	r3, r0
 8002662:	220c      	movs	r2, #12
 8002664:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002666:	f04f 33ff 	mov.w	r3, #4294967295
 800266a:	e009      	b.n	8002680 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800266c:	4b08      	ldr	r3, [pc, #32]	; (8002690 <_sbrk+0x64>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002672:	4b07      	ldr	r3, [pc, #28]	; (8002690 <_sbrk+0x64>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4413      	add	r3, r2
 800267a:	4a05      	ldr	r2, [pc, #20]	; (8002690 <_sbrk+0x64>)
 800267c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800267e:	68fb      	ldr	r3, [r7, #12]
}
 8002680:	4618      	mov	r0, r3
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	20005000 	.word	0x20005000
 800268c:	00000400 	.word	0x00000400
 8002690:	20000f94 	.word	0x20000f94
 8002694:	20001080 	.word	0x20001080

08002698 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800269c:	bf00      	nop
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr

080026a4 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026aa:	f107 0308 	add.w	r3, r7, #8
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	605a      	str	r2, [r3, #4]
 80026b4:	609a      	str	r2, [r3, #8]
 80026b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026b8:	463b      	mov	r3, r7
 80026ba:	2200      	movs	r2, #0
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80026c0:	4b1d      	ldr	r3, [pc, #116]	; (8002738 <MX_TIM3_Init+0x94>)
 80026c2:	4a1e      	ldr	r2, [pc, #120]	; (800273c <MX_TIM3_Init+0x98>)
 80026c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10659 / 8;
 80026c6:	4b1c      	ldr	r3, [pc, #112]	; (8002738 <MX_TIM3_Init+0x94>)
 80026c8:	f240 5234 	movw	r2, #1332	; 0x534
 80026cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ce:	4b1a      	ldr	r3, [pc, #104]	; (8002738 <MX_TIM3_Init+0x94>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65000;
 80026d4:	4b18      	ldr	r3, [pc, #96]	; (8002738 <MX_TIM3_Init+0x94>)
 80026d6:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 80026da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026dc:	4b16      	ldr	r3, [pc, #88]	; (8002738 <MX_TIM3_Init+0x94>)
 80026de:	2200      	movs	r2, #0
 80026e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026e2:	4b15      	ldr	r3, [pc, #84]	; (8002738 <MX_TIM3_Init+0x94>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80026e8:	4813      	ldr	r0, [pc, #76]	; (8002738 <MX_TIM3_Init+0x94>)
 80026ea:	f001 f999 	bl	8003a20 <HAL_TIM_Base_Init>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80026f4:	f7ff fab0 	bl	8001c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80026fe:	f107 0308 	add.w	r3, r7, #8
 8002702:	4619      	mov	r1, r3
 8002704:	480c      	ldr	r0, [pc, #48]	; (8002738 <MX_TIM3_Init+0x94>)
 8002706:	f001 fb7f 	bl	8003e08 <HAL_TIM_ConfigClockSource>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002710:	f7ff faa2 	bl	8001c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002714:	2300      	movs	r3, #0
 8002716:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002718:	2300      	movs	r3, #0
 800271a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800271c:	463b      	mov	r3, r7
 800271e:	4619      	mov	r1, r3
 8002720:	4805      	ldr	r0, [pc, #20]	; (8002738 <MX_TIM3_Init+0x94>)
 8002722:	f001 fd51 	bl	80041c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800272c:	f7ff fa94 	bl	8001c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002730:	bf00      	nop
 8002732:	3718      	adds	r7, #24
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000f98 	.word	0x20000f98
 800273c:	40000400 	.word	0x40000400

08002740 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002746:	f107 0308 	add.w	r3, r7, #8
 800274a:	2200      	movs	r2, #0
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	605a      	str	r2, [r3, #4]
 8002750:	609a      	str	r2, [r3, #8]
 8002752:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002754:	463b      	mov	r3, r7
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800275c:	4b1d      	ldr	r3, [pc, #116]	; (80027d4 <MX_TIM4_Init+0x94>)
 800275e:	4a1e      	ldr	r2, [pc, #120]	; (80027d8 <MX_TIM4_Init+0x98>)
 8002760:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32-1;
 8002762:	4b1c      	ldr	r3, [pc, #112]	; (80027d4 <MX_TIM4_Init+0x94>)
 8002764:	221f      	movs	r2, #31
 8002766:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002768:	4b1a      	ldr	r3, [pc, #104]	; (80027d4 <MX_TIM4_Init+0x94>)
 800276a:	2200      	movs	r2, #0
 800276c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff;
 800276e:	4b19      	ldr	r3, [pc, #100]	; (80027d4 <MX_TIM4_Init+0x94>)
 8002770:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002774:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002776:	4b17      	ldr	r3, [pc, #92]	; (80027d4 <MX_TIM4_Init+0x94>)
 8002778:	2200      	movs	r2, #0
 800277a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800277c:	4b15      	ldr	r3, [pc, #84]	; (80027d4 <MX_TIM4_Init+0x94>)
 800277e:	2200      	movs	r2, #0
 8002780:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002782:	4814      	ldr	r0, [pc, #80]	; (80027d4 <MX_TIM4_Init+0x94>)
 8002784:	f001 f94c 	bl	8003a20 <HAL_TIM_Base_Init>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800278e:	f7ff fa63 	bl	8001c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002792:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002796:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002798:	f107 0308 	add.w	r3, r7, #8
 800279c:	4619      	mov	r1, r3
 800279e:	480d      	ldr	r0, [pc, #52]	; (80027d4 <MX_TIM4_Init+0x94>)
 80027a0:	f001 fb32 	bl	8003e08 <HAL_TIM_ConfigClockSource>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80027aa:	f7ff fa55 	bl	8001c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027ae:	2300      	movs	r3, #0
 80027b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027b2:	2300      	movs	r3, #0
 80027b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80027b6:	463b      	mov	r3, r7
 80027b8:	4619      	mov	r1, r3
 80027ba:	4806      	ldr	r0, [pc, #24]	; (80027d4 <MX_TIM4_Init+0x94>)
 80027bc:	f001 fd04 	bl	80041c8 <HAL_TIMEx_MasterConfigSynchronization>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80027c6:	f7ff fa47 	bl	8001c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80027ca:	bf00      	nop
 80027cc:	3718      	adds	r7, #24
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20000fe0 	.word	0x20000fe0
 80027d8:	40000800 	.word	0x40000800

080027dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a16      	ldr	r2, [pc, #88]	; (8002844 <HAL_TIM_Base_MspInit+0x68>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d114      	bne.n	8002818 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027ee:	4b16      	ldr	r3, [pc, #88]	; (8002848 <HAL_TIM_Base_MspInit+0x6c>)
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	4a15      	ldr	r2, [pc, #84]	; (8002848 <HAL_TIM_Base_MspInit+0x6c>)
 80027f4:	f043 0302 	orr.w	r3, r3, #2
 80027f8:	61d3      	str	r3, [r2, #28]
 80027fa:	4b13      	ldr	r3, [pc, #76]	; (8002848 <HAL_TIM_Base_MspInit+0x6c>)
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002806:	2200      	movs	r2, #0
 8002808:	2100      	movs	r1, #0
 800280a:	201d      	movs	r0, #29
 800280c:	f000 fa53 	bl	8002cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002810:	201d      	movs	r0, #29
 8002812:	f000 fa6c 	bl	8002cee <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002816:	e010      	b.n	800283a <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM4)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a0b      	ldr	r2, [pc, #44]	; (800284c <HAL_TIM_Base_MspInit+0x70>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d10b      	bne.n	800283a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002822:	4b09      	ldr	r3, [pc, #36]	; (8002848 <HAL_TIM_Base_MspInit+0x6c>)
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	4a08      	ldr	r2, [pc, #32]	; (8002848 <HAL_TIM_Base_MspInit+0x6c>)
 8002828:	f043 0304 	orr.w	r3, r3, #4
 800282c:	61d3      	str	r3, [r2, #28]
 800282e:	4b06      	ldr	r3, [pc, #24]	; (8002848 <HAL_TIM_Base_MspInit+0x6c>)
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	f003 0304 	and.w	r3, r3, #4
 8002836:	60bb      	str	r3, [r7, #8]
 8002838:	68bb      	ldr	r3, [r7, #8]
}
 800283a:	bf00      	nop
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40000400 	.word	0x40000400
 8002848:	40021000 	.word	0x40021000
 800284c:	40000800 	.word	0x40000800

08002850 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002854:	4b11      	ldr	r3, [pc, #68]	; (800289c <MX_USART1_UART_Init+0x4c>)
 8002856:	4a12      	ldr	r2, [pc, #72]	; (80028a0 <MX_USART1_UART_Init+0x50>)
 8002858:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800285a:	4b10      	ldr	r3, [pc, #64]	; (800289c <MX_USART1_UART_Init+0x4c>)
 800285c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002860:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002862:	4b0e      	ldr	r3, [pc, #56]	; (800289c <MX_USART1_UART_Init+0x4c>)
 8002864:	2200      	movs	r2, #0
 8002866:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002868:	4b0c      	ldr	r3, [pc, #48]	; (800289c <MX_USART1_UART_Init+0x4c>)
 800286a:	2200      	movs	r2, #0
 800286c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800286e:	4b0b      	ldr	r3, [pc, #44]	; (800289c <MX_USART1_UART_Init+0x4c>)
 8002870:	2200      	movs	r2, #0
 8002872:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002874:	4b09      	ldr	r3, [pc, #36]	; (800289c <MX_USART1_UART_Init+0x4c>)
 8002876:	220c      	movs	r2, #12
 8002878:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800287a:	4b08      	ldr	r3, [pc, #32]	; (800289c <MX_USART1_UART_Init+0x4c>)
 800287c:	2200      	movs	r2, #0
 800287e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002880:	4b06      	ldr	r3, [pc, #24]	; (800289c <MX_USART1_UART_Init+0x4c>)
 8002882:	2200      	movs	r2, #0
 8002884:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002886:	4805      	ldr	r0, [pc, #20]	; (800289c <MX_USART1_UART_Init+0x4c>)
 8002888:	f001 fd0e 	bl	80042a8 <HAL_UART_Init>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002892:	f7ff f9e1 	bl	8001c58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002896:	bf00      	nop
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	20001028 	.word	0x20001028
 80028a0:	40013800 	.word	0x40013800

080028a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b088      	sub	sp, #32
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ac:	f107 0310 	add.w	r3, r7, #16
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	605a      	str	r2, [r3, #4]
 80028b6:	609a      	str	r2, [r3, #8]
 80028b8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a1c      	ldr	r2, [pc, #112]	; (8002930 <HAL_UART_MspInit+0x8c>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d131      	bne.n	8002928 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028c4:	4b1b      	ldr	r3, [pc, #108]	; (8002934 <HAL_UART_MspInit+0x90>)
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	4a1a      	ldr	r2, [pc, #104]	; (8002934 <HAL_UART_MspInit+0x90>)
 80028ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028ce:	6193      	str	r3, [r2, #24]
 80028d0:	4b18      	ldr	r3, [pc, #96]	; (8002934 <HAL_UART_MspInit+0x90>)
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028dc:	4b15      	ldr	r3, [pc, #84]	; (8002934 <HAL_UART_MspInit+0x90>)
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	4a14      	ldr	r2, [pc, #80]	; (8002934 <HAL_UART_MspInit+0x90>)
 80028e2:	f043 0304 	orr.w	r3, r3, #4
 80028e6:	6193      	str	r3, [r2, #24]
 80028e8:	4b12      	ldr	r3, [pc, #72]	; (8002934 <HAL_UART_MspInit+0x90>)
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	60bb      	str	r3, [r7, #8]
 80028f2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80028f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fa:	2302      	movs	r3, #2
 80028fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028fe:	2303      	movs	r3, #3
 8002900:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002902:	f107 0310 	add.w	r3, r7, #16
 8002906:	4619      	mov	r1, r3
 8002908:	480b      	ldr	r0, [pc, #44]	; (8002938 <HAL_UART_MspInit+0x94>)
 800290a:	f000 fabb 	bl	8002e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800290e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002912:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002918:	2300      	movs	r3, #0
 800291a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800291c:	f107 0310 	add.w	r3, r7, #16
 8002920:	4619      	mov	r1, r3
 8002922:	4805      	ldr	r0, [pc, #20]	; (8002938 <HAL_UART_MspInit+0x94>)
 8002924:	f000 faae 	bl	8002e84 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002928:	bf00      	nop
 800292a:	3720      	adds	r7, #32
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40013800 	.word	0x40013800
 8002934:	40021000 	.word	0x40021000
 8002938:	40010800 	.word	0x40010800

0800293c <UartSend>:
{
	HAL_UART_Transmit(&huart1, (uint8_t*) Message, strlen(Message), 20);
}

void UartSend(char * Message)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
	ReceivedState = 0;
 8002944:	4b0a      	ldr	r3, [pc, #40]	; (8002970 <UartSend+0x34>)
 8002946:	2200      	movs	r2, #0
 8002948:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) Message, strlen(Message));
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7fd fc0a 	bl	8000164 <strlen>
 8002950:	4603      	mov	r3, r0
 8002952:	b29b      	uxth	r3, r3
 8002954:	461a      	mov	r2, r3
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	4806      	ldr	r0, [pc, #24]	; (8002974 <UartSend+0x38>)
 800295a:	f001 fcf2 	bl	8004342 <HAL_UART_Transmit_IT>
	*Uart1isBusyPtr = 1;
 800295e:	4b06      	ldr	r3, [pc, #24]	; (8002978 <UartSend+0x3c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2201      	movs	r2, #1
 8002964:	701a      	strb	r2, [r3, #0]
}
 8002966:	bf00      	nop
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	20000508 	.word	0x20000508
 8002974:	20001028 	.word	0x20001028
 8002978:	20000000 	.word	0x20000000

0800297c <UartSendWoRxCtrl>:

void UartSendWoRxCtrl(char * Message)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) Message, strlen(Message));
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7fd fbed 	bl	8000164 <strlen>
 800298a:	4603      	mov	r3, r0
 800298c:	b29b      	uxth	r3, r3
 800298e:	461a      	mov	r2, r3
 8002990:	6879      	ldr	r1, [r7, #4]
 8002992:	4805      	ldr	r0, [pc, #20]	; (80029a8 <UartSendWoRxCtrl+0x2c>)
 8002994:	f001 fcd5 	bl	8004342 <HAL_UART_Transmit_IT>
	*Uart1isBusyPtr = 1;
 8002998:	4b04      	ldr	r3, [pc, #16]	; (80029ac <UartSendWoRxCtrl+0x30>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2201      	movs	r2, #1
 800299e:	701a      	strb	r2, [r3, #0]
}
 80029a0:	bf00      	nop
 80029a2:	3708      	adds	r7, #8
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	20001028 	.word	0x20001028
 80029ac:	20000000 	.word	0x20000000

080029b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029b0:	480c      	ldr	r0, [pc, #48]	; (80029e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029b2:	490d      	ldr	r1, [pc, #52]	; (80029e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029b4:	4a0d      	ldr	r2, [pc, #52]	; (80029ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029b8:	e002      	b.n	80029c0 <LoopCopyDataInit>

080029ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029be:	3304      	adds	r3, #4

080029c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029c4:	d3f9      	bcc.n	80029ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029c6:	4a0a      	ldr	r2, [pc, #40]	; (80029f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029c8:	4c0a      	ldr	r4, [pc, #40]	; (80029f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029cc:	e001      	b.n	80029d2 <LoopFillZerobss>

080029ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029d0:	3204      	adds	r2, #4

080029d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029d4:	d3fb      	bcc.n	80029ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029d6:	f7ff fe5f 	bl	8002698 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029da:	f002 f90b 	bl	8004bf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029de:	f7fe fd5b 	bl	8001498 <main>
  bx lr
 80029e2:	4770      	bx	lr
  ldr r0, =_sdata
 80029e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029e8:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 80029ec:	08009900 	.word	0x08009900
  ldr r2, =_sbss
 80029f0:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 80029f4:	20001080 	.word	0x20001080

080029f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029f8:	e7fe      	b.n	80029f8 <ADC1_2_IRQHandler>
	...

080029fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a00:	4b08      	ldr	r3, [pc, #32]	; (8002a24 <HAL_Init+0x28>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a07      	ldr	r2, [pc, #28]	; (8002a24 <HAL_Init+0x28>)
 8002a06:	f043 0310 	orr.w	r3, r3, #16
 8002a0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a0c:	2003      	movs	r0, #3
 8002a0e:	f000 f947 	bl	8002ca0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a12:	200f      	movs	r0, #15
 8002a14:	f000 f808 	bl	8002a28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a18:	f7ff fd20 	bl	800245c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40022000 	.word	0x40022000

08002a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a30:	4b12      	ldr	r3, [pc, #72]	; (8002a7c <HAL_InitTick+0x54>)
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	4b12      	ldr	r3, [pc, #72]	; (8002a80 <HAL_InitTick+0x58>)
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	4619      	mov	r1, r3
 8002a3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a46:	4618      	mov	r0, r3
 8002a48:	f000 f95f 	bl	8002d0a <HAL_SYSTICK_Config>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e00e      	b.n	8002a74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2b0f      	cmp	r3, #15
 8002a5a:	d80a      	bhi.n	8002a72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	6879      	ldr	r1, [r7, #4]
 8002a60:	f04f 30ff 	mov.w	r0, #4294967295
 8002a64:	f000 f927 	bl	8002cb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a68:	4a06      	ldr	r2, [pc, #24]	; (8002a84 <HAL_InitTick+0x5c>)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	e000      	b.n	8002a74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3708      	adds	r7, #8
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	20000098 	.word	0x20000098
 8002a80:	200000a0 	.word	0x200000a0
 8002a84:	2000009c 	.word	0x2000009c

08002a88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a8c:	4b05      	ldr	r3, [pc, #20]	; (8002aa4 <HAL_IncTick+0x1c>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	461a      	mov	r2, r3
 8002a92:	4b05      	ldr	r3, [pc, #20]	; (8002aa8 <HAL_IncTick+0x20>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4413      	add	r3, r2
 8002a98:	4a03      	ldr	r2, [pc, #12]	; (8002aa8 <HAL_IncTick+0x20>)
 8002a9a:	6013      	str	r3, [r2, #0]
}
 8002a9c:	bf00      	nop
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr
 8002aa4:	200000a0 	.word	0x200000a0
 8002aa8:	2000106c 	.word	0x2000106c

08002aac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  return uwTick;
 8002ab0:	4b02      	ldr	r3, [pc, #8]	; (8002abc <HAL_GetTick+0x10>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr
 8002abc:	2000106c 	.word	0x2000106c

08002ac0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ac8:	f7ff fff0 	bl	8002aac <HAL_GetTick>
 8002acc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad8:	d005      	beq.n	8002ae6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ada:	4b0a      	ldr	r3, [pc, #40]	; (8002b04 <HAL_Delay+0x44>)
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ae6:	bf00      	nop
 8002ae8:	f7ff ffe0 	bl	8002aac <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d8f7      	bhi.n	8002ae8 <HAL_Delay+0x28>
  {
  }
}
 8002af8:	bf00      	nop
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	200000a0 	.word	0x200000a0

08002b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f003 0307 	and.w	r3, r3, #7
 8002b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b18:	4b0c      	ldr	r3, [pc, #48]	; (8002b4c <__NVIC_SetPriorityGrouping+0x44>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b24:	4013      	ands	r3, r2
 8002b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b3a:	4a04      	ldr	r2, [pc, #16]	; (8002b4c <__NVIC_SetPriorityGrouping+0x44>)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	60d3      	str	r3, [r2, #12]
}
 8002b40:	bf00      	nop
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bc80      	pop	{r7}
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	e000ed00 	.word	0xe000ed00

08002b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b54:	4b04      	ldr	r3, [pc, #16]	; (8002b68 <__NVIC_GetPriorityGrouping+0x18>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	0a1b      	lsrs	r3, r3, #8
 8002b5a:	f003 0307 	and.w	r3, r3, #7
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	db0b      	blt.n	8002b96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	f003 021f 	and.w	r2, r3, #31
 8002b84:	4906      	ldr	r1, [pc, #24]	; (8002ba0 <__NVIC_EnableIRQ+0x34>)
 8002b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8a:	095b      	lsrs	r3, r3, #5
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b96:	bf00      	nop
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	e000e100 	.word	0xe000e100

08002ba4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	6039      	str	r1, [r7, #0]
 8002bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	db0a      	blt.n	8002bce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	b2da      	uxtb	r2, r3
 8002bbc:	490c      	ldr	r1, [pc, #48]	; (8002bf0 <__NVIC_SetPriority+0x4c>)
 8002bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc2:	0112      	lsls	r2, r2, #4
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	440b      	add	r3, r1
 8002bc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bcc:	e00a      	b.n	8002be4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	b2da      	uxtb	r2, r3
 8002bd2:	4908      	ldr	r1, [pc, #32]	; (8002bf4 <__NVIC_SetPriority+0x50>)
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	3b04      	subs	r3, #4
 8002bdc:	0112      	lsls	r2, r2, #4
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	440b      	add	r3, r1
 8002be2:	761a      	strb	r2, [r3, #24]
}
 8002be4:	bf00      	nop
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bc80      	pop	{r7}
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	e000e100 	.word	0xe000e100
 8002bf4:	e000ed00 	.word	0xe000ed00

08002bf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b089      	sub	sp, #36	; 0x24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f003 0307 	and.w	r3, r3, #7
 8002c0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	f1c3 0307 	rsb	r3, r3, #7
 8002c12:	2b04      	cmp	r3, #4
 8002c14:	bf28      	it	cs
 8002c16:	2304      	movcs	r3, #4
 8002c18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	3304      	adds	r3, #4
 8002c1e:	2b06      	cmp	r3, #6
 8002c20:	d902      	bls.n	8002c28 <NVIC_EncodePriority+0x30>
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	3b03      	subs	r3, #3
 8002c26:	e000      	b.n	8002c2a <NVIC_EncodePriority+0x32>
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43da      	mvns	r2, r3
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	401a      	ands	r2, r3
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c40:	f04f 31ff 	mov.w	r1, #4294967295
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	fa01 f303 	lsl.w	r3, r1, r3
 8002c4a:	43d9      	mvns	r1, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c50:	4313      	orrs	r3, r2
         );
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3724      	adds	r7, #36	; 0x24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bc80      	pop	{r7}
 8002c5a:	4770      	bx	lr

08002c5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c6c:	d301      	bcc.n	8002c72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e00f      	b.n	8002c92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c72:	4a0a      	ldr	r2, [pc, #40]	; (8002c9c <SysTick_Config+0x40>)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c7a:	210f      	movs	r1, #15
 8002c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c80:	f7ff ff90 	bl	8002ba4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c84:	4b05      	ldr	r3, [pc, #20]	; (8002c9c <SysTick_Config+0x40>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c8a:	4b04      	ldr	r3, [pc, #16]	; (8002c9c <SysTick_Config+0x40>)
 8002c8c:	2207      	movs	r2, #7
 8002c8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	e000e010 	.word	0xe000e010

08002ca0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f7ff ff2d 	bl	8002b08 <__NVIC_SetPriorityGrouping>
}
 8002cae:	bf00      	nop
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b086      	sub	sp, #24
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	60b9      	str	r1, [r7, #8]
 8002cc0:	607a      	str	r2, [r7, #4]
 8002cc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cc8:	f7ff ff42 	bl	8002b50 <__NVIC_GetPriorityGrouping>
 8002ccc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	68b9      	ldr	r1, [r7, #8]
 8002cd2:	6978      	ldr	r0, [r7, #20]
 8002cd4:	f7ff ff90 	bl	8002bf8 <NVIC_EncodePriority>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cde:	4611      	mov	r1, r2
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff ff5f 	bl	8002ba4 <__NVIC_SetPriority>
}
 8002ce6:	bf00      	nop
 8002ce8:	3718      	adds	r7, #24
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}

08002cee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cee:	b580      	push	{r7, lr}
 8002cf0:	b082      	sub	sp, #8
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff ff35 	bl	8002b6c <__NVIC_EnableIRQ>
}
 8002d02:	bf00      	nop
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7ff ffa2 	bl	8002c5c <SysTick_Config>
 8002d18:	4603      	mov	r3, r0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b085      	sub	sp, #20
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d008      	beq.n	8002d4a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2204      	movs	r2, #4
 8002d3c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e020      	b.n	8002d8c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f022 020e 	bic.w	r2, r2, #14
 8002d58:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 0201 	bic.w	r2, r2, #1
 8002d68:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d72:	2101      	movs	r1, #1
 8002d74:	fa01 f202 	lsl.w	r2, r1, r2
 8002d78:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3714      	adds	r7, #20
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bc80      	pop	{r7}
 8002d94:	4770      	bx	lr
	...

08002d98 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002da0:	2300      	movs	r3, #0
 8002da2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d005      	beq.n	8002dba <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2204      	movs	r2, #4
 8002db2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	73fb      	strb	r3, [r7, #15]
 8002db8:	e051      	b.n	8002e5e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 020e 	bic.w	r2, r2, #14
 8002dc8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0201 	bic.w	r2, r2, #1
 8002dd8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a22      	ldr	r2, [pc, #136]	; (8002e68 <HAL_DMA_Abort_IT+0xd0>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d029      	beq.n	8002e38 <HAL_DMA_Abort_IT+0xa0>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a20      	ldr	r2, [pc, #128]	; (8002e6c <HAL_DMA_Abort_IT+0xd4>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d022      	beq.n	8002e34 <HAL_DMA_Abort_IT+0x9c>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a1f      	ldr	r2, [pc, #124]	; (8002e70 <HAL_DMA_Abort_IT+0xd8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d01a      	beq.n	8002e2e <HAL_DMA_Abort_IT+0x96>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a1d      	ldr	r2, [pc, #116]	; (8002e74 <HAL_DMA_Abort_IT+0xdc>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d012      	beq.n	8002e28 <HAL_DMA_Abort_IT+0x90>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a1c      	ldr	r2, [pc, #112]	; (8002e78 <HAL_DMA_Abort_IT+0xe0>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d00a      	beq.n	8002e22 <HAL_DMA_Abort_IT+0x8a>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a1a      	ldr	r2, [pc, #104]	; (8002e7c <HAL_DMA_Abort_IT+0xe4>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d102      	bne.n	8002e1c <HAL_DMA_Abort_IT+0x84>
 8002e16:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002e1a:	e00e      	b.n	8002e3a <HAL_DMA_Abort_IT+0xa2>
 8002e1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e20:	e00b      	b.n	8002e3a <HAL_DMA_Abort_IT+0xa2>
 8002e22:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e26:	e008      	b.n	8002e3a <HAL_DMA_Abort_IT+0xa2>
 8002e28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e2c:	e005      	b.n	8002e3a <HAL_DMA_Abort_IT+0xa2>
 8002e2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e32:	e002      	b.n	8002e3a <HAL_DMA_Abort_IT+0xa2>
 8002e34:	2310      	movs	r3, #16
 8002e36:	e000      	b.n	8002e3a <HAL_DMA_Abort_IT+0xa2>
 8002e38:	2301      	movs	r3, #1
 8002e3a:	4a11      	ldr	r2, [pc, #68]	; (8002e80 <HAL_DMA_Abort_IT+0xe8>)
 8002e3c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d003      	beq.n	8002e5e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	4798      	blx	r3
    } 
  }
  return status;
 8002e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40020008 	.word	0x40020008
 8002e6c:	4002001c 	.word	0x4002001c
 8002e70:	40020030 	.word	0x40020030
 8002e74:	40020044 	.word	0x40020044
 8002e78:	40020058 	.word	0x40020058
 8002e7c:	4002006c 	.word	0x4002006c
 8002e80:	40020000 	.word	0x40020000

08002e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b08b      	sub	sp, #44	; 0x2c
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e92:	2300      	movs	r3, #0
 8002e94:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e96:	e169      	b.n	800316c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e98:	2201      	movs	r2, #1
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	69fa      	ldr	r2, [r7, #28]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	f040 8158 	bne.w	8003166 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	4a9a      	ldr	r2, [pc, #616]	; (8003124 <HAL_GPIO_Init+0x2a0>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d05e      	beq.n	8002f7e <HAL_GPIO_Init+0xfa>
 8002ec0:	4a98      	ldr	r2, [pc, #608]	; (8003124 <HAL_GPIO_Init+0x2a0>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d875      	bhi.n	8002fb2 <HAL_GPIO_Init+0x12e>
 8002ec6:	4a98      	ldr	r2, [pc, #608]	; (8003128 <HAL_GPIO_Init+0x2a4>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d058      	beq.n	8002f7e <HAL_GPIO_Init+0xfa>
 8002ecc:	4a96      	ldr	r2, [pc, #600]	; (8003128 <HAL_GPIO_Init+0x2a4>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d86f      	bhi.n	8002fb2 <HAL_GPIO_Init+0x12e>
 8002ed2:	4a96      	ldr	r2, [pc, #600]	; (800312c <HAL_GPIO_Init+0x2a8>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d052      	beq.n	8002f7e <HAL_GPIO_Init+0xfa>
 8002ed8:	4a94      	ldr	r2, [pc, #592]	; (800312c <HAL_GPIO_Init+0x2a8>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d869      	bhi.n	8002fb2 <HAL_GPIO_Init+0x12e>
 8002ede:	4a94      	ldr	r2, [pc, #592]	; (8003130 <HAL_GPIO_Init+0x2ac>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d04c      	beq.n	8002f7e <HAL_GPIO_Init+0xfa>
 8002ee4:	4a92      	ldr	r2, [pc, #584]	; (8003130 <HAL_GPIO_Init+0x2ac>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d863      	bhi.n	8002fb2 <HAL_GPIO_Init+0x12e>
 8002eea:	4a92      	ldr	r2, [pc, #584]	; (8003134 <HAL_GPIO_Init+0x2b0>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d046      	beq.n	8002f7e <HAL_GPIO_Init+0xfa>
 8002ef0:	4a90      	ldr	r2, [pc, #576]	; (8003134 <HAL_GPIO_Init+0x2b0>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d85d      	bhi.n	8002fb2 <HAL_GPIO_Init+0x12e>
 8002ef6:	2b12      	cmp	r3, #18
 8002ef8:	d82a      	bhi.n	8002f50 <HAL_GPIO_Init+0xcc>
 8002efa:	2b12      	cmp	r3, #18
 8002efc:	d859      	bhi.n	8002fb2 <HAL_GPIO_Init+0x12e>
 8002efe:	a201      	add	r2, pc, #4	; (adr r2, 8002f04 <HAL_GPIO_Init+0x80>)
 8002f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f04:	08002f7f 	.word	0x08002f7f
 8002f08:	08002f59 	.word	0x08002f59
 8002f0c:	08002f6b 	.word	0x08002f6b
 8002f10:	08002fad 	.word	0x08002fad
 8002f14:	08002fb3 	.word	0x08002fb3
 8002f18:	08002fb3 	.word	0x08002fb3
 8002f1c:	08002fb3 	.word	0x08002fb3
 8002f20:	08002fb3 	.word	0x08002fb3
 8002f24:	08002fb3 	.word	0x08002fb3
 8002f28:	08002fb3 	.word	0x08002fb3
 8002f2c:	08002fb3 	.word	0x08002fb3
 8002f30:	08002fb3 	.word	0x08002fb3
 8002f34:	08002fb3 	.word	0x08002fb3
 8002f38:	08002fb3 	.word	0x08002fb3
 8002f3c:	08002fb3 	.word	0x08002fb3
 8002f40:	08002fb3 	.word	0x08002fb3
 8002f44:	08002fb3 	.word	0x08002fb3
 8002f48:	08002f61 	.word	0x08002f61
 8002f4c:	08002f75 	.word	0x08002f75
 8002f50:	4a79      	ldr	r2, [pc, #484]	; (8003138 <HAL_GPIO_Init+0x2b4>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d013      	beq.n	8002f7e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f56:	e02c      	b.n	8002fb2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	623b      	str	r3, [r7, #32]
          break;
 8002f5e:	e029      	b.n	8002fb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	3304      	adds	r3, #4
 8002f66:	623b      	str	r3, [r7, #32]
          break;
 8002f68:	e024      	b.n	8002fb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	3308      	adds	r3, #8
 8002f70:	623b      	str	r3, [r7, #32]
          break;
 8002f72:	e01f      	b.n	8002fb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	330c      	adds	r3, #12
 8002f7a:	623b      	str	r3, [r7, #32]
          break;
 8002f7c:	e01a      	b.n	8002fb4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d102      	bne.n	8002f8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f86:	2304      	movs	r3, #4
 8002f88:	623b      	str	r3, [r7, #32]
          break;
 8002f8a:	e013      	b.n	8002fb4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d105      	bne.n	8002fa0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f94:	2308      	movs	r3, #8
 8002f96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69fa      	ldr	r2, [r7, #28]
 8002f9c:	611a      	str	r2, [r3, #16]
          break;
 8002f9e:	e009      	b.n	8002fb4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fa0:	2308      	movs	r3, #8
 8002fa2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	69fa      	ldr	r2, [r7, #28]
 8002fa8:	615a      	str	r2, [r3, #20]
          break;
 8002faa:	e003      	b.n	8002fb4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002fac:	2300      	movs	r3, #0
 8002fae:	623b      	str	r3, [r7, #32]
          break;
 8002fb0:	e000      	b.n	8002fb4 <HAL_GPIO_Init+0x130>
          break;
 8002fb2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	2bff      	cmp	r3, #255	; 0xff
 8002fb8:	d801      	bhi.n	8002fbe <HAL_GPIO_Init+0x13a>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	e001      	b.n	8002fc2 <HAL_GPIO_Init+0x13e>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	3304      	adds	r3, #4
 8002fc2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	2bff      	cmp	r3, #255	; 0xff
 8002fc8:	d802      	bhi.n	8002fd0 <HAL_GPIO_Init+0x14c>
 8002fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	e002      	b.n	8002fd6 <HAL_GPIO_Init+0x152>
 8002fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd2:	3b08      	subs	r3, #8
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	210f      	movs	r1, #15
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	401a      	ands	r2, r3
 8002fe8:	6a39      	ldr	r1, [r7, #32]
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f000 80b1 	beq.w	8003166 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003004:	4b4d      	ldr	r3, [pc, #308]	; (800313c <HAL_GPIO_Init+0x2b8>)
 8003006:	699b      	ldr	r3, [r3, #24]
 8003008:	4a4c      	ldr	r2, [pc, #304]	; (800313c <HAL_GPIO_Init+0x2b8>)
 800300a:	f043 0301 	orr.w	r3, r3, #1
 800300e:	6193      	str	r3, [r2, #24]
 8003010:	4b4a      	ldr	r3, [pc, #296]	; (800313c <HAL_GPIO_Init+0x2b8>)
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	60bb      	str	r3, [r7, #8]
 800301a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800301c:	4a48      	ldr	r2, [pc, #288]	; (8003140 <HAL_GPIO_Init+0x2bc>)
 800301e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003020:	089b      	lsrs	r3, r3, #2
 8003022:	3302      	adds	r3, #2
 8003024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003028:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800302a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800302c:	f003 0303 	and.w	r3, r3, #3
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	220f      	movs	r2, #15
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	43db      	mvns	r3, r3
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	4013      	ands	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4a40      	ldr	r2, [pc, #256]	; (8003144 <HAL_GPIO_Init+0x2c0>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d013      	beq.n	8003070 <HAL_GPIO_Init+0x1ec>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a3f      	ldr	r2, [pc, #252]	; (8003148 <HAL_GPIO_Init+0x2c4>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d00d      	beq.n	800306c <HAL_GPIO_Init+0x1e8>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4a3e      	ldr	r2, [pc, #248]	; (800314c <HAL_GPIO_Init+0x2c8>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d007      	beq.n	8003068 <HAL_GPIO_Init+0x1e4>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a3d      	ldr	r2, [pc, #244]	; (8003150 <HAL_GPIO_Init+0x2cc>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d101      	bne.n	8003064 <HAL_GPIO_Init+0x1e0>
 8003060:	2303      	movs	r3, #3
 8003062:	e006      	b.n	8003072 <HAL_GPIO_Init+0x1ee>
 8003064:	2304      	movs	r3, #4
 8003066:	e004      	b.n	8003072 <HAL_GPIO_Init+0x1ee>
 8003068:	2302      	movs	r3, #2
 800306a:	e002      	b.n	8003072 <HAL_GPIO_Init+0x1ee>
 800306c:	2301      	movs	r3, #1
 800306e:	e000      	b.n	8003072 <HAL_GPIO_Init+0x1ee>
 8003070:	2300      	movs	r3, #0
 8003072:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003074:	f002 0203 	and.w	r2, r2, #3
 8003078:	0092      	lsls	r2, r2, #2
 800307a:	4093      	lsls	r3, r2
 800307c:	68fa      	ldr	r2, [r7, #12]
 800307e:	4313      	orrs	r3, r2
 8003080:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003082:	492f      	ldr	r1, [pc, #188]	; (8003140 <HAL_GPIO_Init+0x2bc>)
 8003084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003086:	089b      	lsrs	r3, r3, #2
 8003088:	3302      	adds	r3, #2
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d006      	beq.n	80030aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800309c:	4b2d      	ldr	r3, [pc, #180]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	492c      	ldr	r1, [pc, #176]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	600b      	str	r3, [r1, #0]
 80030a8:	e006      	b.n	80030b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030aa:	4b2a      	ldr	r3, [pc, #168]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	4928      	ldr	r1, [pc, #160]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 80030b4:	4013      	ands	r3, r2
 80030b6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d006      	beq.n	80030d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030c4:	4b23      	ldr	r3, [pc, #140]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 80030c6:	685a      	ldr	r2, [r3, #4]
 80030c8:	4922      	ldr	r1, [pc, #136]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	604b      	str	r3, [r1, #4]
 80030d0:	e006      	b.n	80030e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030d2:	4b20      	ldr	r3, [pc, #128]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	43db      	mvns	r3, r3
 80030da:	491e      	ldr	r1, [pc, #120]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 80030dc:	4013      	ands	r3, r2
 80030de:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d006      	beq.n	80030fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030ec:	4b19      	ldr	r3, [pc, #100]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 80030ee:	689a      	ldr	r2, [r3, #8]
 80030f0:	4918      	ldr	r1, [pc, #96]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	608b      	str	r3, [r1, #8]
 80030f8:	e006      	b.n	8003108 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030fa:	4b16      	ldr	r3, [pc, #88]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 80030fc:	689a      	ldr	r2, [r3, #8]
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	43db      	mvns	r3, r3
 8003102:	4914      	ldr	r1, [pc, #80]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 8003104:	4013      	ands	r3, r2
 8003106:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d021      	beq.n	8003158 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003114:	4b0f      	ldr	r3, [pc, #60]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 8003116:	68da      	ldr	r2, [r3, #12]
 8003118:	490e      	ldr	r1, [pc, #56]	; (8003154 <HAL_GPIO_Init+0x2d0>)
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	4313      	orrs	r3, r2
 800311e:	60cb      	str	r3, [r1, #12]
 8003120:	e021      	b.n	8003166 <HAL_GPIO_Init+0x2e2>
 8003122:	bf00      	nop
 8003124:	10320000 	.word	0x10320000
 8003128:	10310000 	.word	0x10310000
 800312c:	10220000 	.word	0x10220000
 8003130:	10210000 	.word	0x10210000
 8003134:	10120000 	.word	0x10120000
 8003138:	10110000 	.word	0x10110000
 800313c:	40021000 	.word	0x40021000
 8003140:	40010000 	.word	0x40010000
 8003144:	40010800 	.word	0x40010800
 8003148:	40010c00 	.word	0x40010c00
 800314c:	40011000 	.word	0x40011000
 8003150:	40011400 	.word	0x40011400
 8003154:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003158:	4b0b      	ldr	r3, [pc, #44]	; (8003188 <HAL_GPIO_Init+0x304>)
 800315a:	68da      	ldr	r2, [r3, #12]
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	43db      	mvns	r3, r3
 8003160:	4909      	ldr	r1, [pc, #36]	; (8003188 <HAL_GPIO_Init+0x304>)
 8003162:	4013      	ands	r3, r2
 8003164:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003168:	3301      	adds	r3, #1
 800316a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003172:	fa22 f303 	lsr.w	r3, r2, r3
 8003176:	2b00      	cmp	r3, #0
 8003178:	f47f ae8e 	bne.w	8002e98 <HAL_GPIO_Init+0x14>
  }
}
 800317c:	bf00      	nop
 800317e:	bf00      	nop
 8003180:	372c      	adds	r7, #44	; 0x2c
 8003182:	46bd      	mov	sp, r7
 8003184:	bc80      	pop	{r7}
 8003186:	4770      	bx	lr
 8003188:	40010400 	.word	0x40010400

0800318c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	460b      	mov	r3, r1
 8003196:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689a      	ldr	r2, [r3, #8]
 800319c:	887b      	ldrh	r3, [r7, #2]
 800319e:	4013      	ands	r3, r2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d002      	beq.n	80031aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031a4:	2301      	movs	r3, #1
 80031a6:	73fb      	strb	r3, [r7, #15]
 80031a8:	e001      	b.n	80031ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031aa:	2300      	movs	r3, #0
 80031ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3714      	adds	r7, #20
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bc80      	pop	{r7}
 80031b8:	4770      	bx	lr

080031ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031ba:	b480      	push	{r7}
 80031bc:	b083      	sub	sp, #12
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]
 80031c2:	460b      	mov	r3, r1
 80031c4:	807b      	strh	r3, [r7, #2]
 80031c6:	4613      	mov	r3, r2
 80031c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031ca:	787b      	ldrb	r3, [r7, #1]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d003      	beq.n	80031d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031d0:	887a      	ldrh	r2, [r7, #2]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80031d6:	e003      	b.n	80031e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80031d8:	887b      	ldrh	r3, [r7, #2]
 80031da:	041a      	lsls	r2, r3, #16
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	611a      	str	r2, [r3, #16]
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr
	...

080031ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b086      	sub	sp, #24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e272      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0301 	and.w	r3, r3, #1
 8003206:	2b00      	cmp	r3, #0
 8003208:	f000 8087 	beq.w	800331a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800320c:	4b92      	ldr	r3, [pc, #584]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f003 030c 	and.w	r3, r3, #12
 8003214:	2b04      	cmp	r3, #4
 8003216:	d00c      	beq.n	8003232 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003218:	4b8f      	ldr	r3, [pc, #572]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f003 030c 	and.w	r3, r3, #12
 8003220:	2b08      	cmp	r3, #8
 8003222:	d112      	bne.n	800324a <HAL_RCC_OscConfig+0x5e>
 8003224:	4b8c      	ldr	r3, [pc, #560]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800322c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003230:	d10b      	bne.n	800324a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003232:	4b89      	ldr	r3, [pc, #548]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d06c      	beq.n	8003318 <HAL_RCC_OscConfig+0x12c>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d168      	bne.n	8003318 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e24c      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003252:	d106      	bne.n	8003262 <HAL_RCC_OscConfig+0x76>
 8003254:	4b80      	ldr	r3, [pc, #512]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a7f      	ldr	r2, [pc, #508]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800325a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800325e:	6013      	str	r3, [r2, #0]
 8003260:	e02e      	b.n	80032c0 <HAL_RCC_OscConfig+0xd4>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d10c      	bne.n	8003284 <HAL_RCC_OscConfig+0x98>
 800326a:	4b7b      	ldr	r3, [pc, #492]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a7a      	ldr	r2, [pc, #488]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003270:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003274:	6013      	str	r3, [r2, #0]
 8003276:	4b78      	ldr	r3, [pc, #480]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a77      	ldr	r2, [pc, #476]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800327c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003280:	6013      	str	r3, [r2, #0]
 8003282:	e01d      	b.n	80032c0 <HAL_RCC_OscConfig+0xd4>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800328c:	d10c      	bne.n	80032a8 <HAL_RCC_OscConfig+0xbc>
 800328e:	4b72      	ldr	r3, [pc, #456]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a71      	ldr	r2, [pc, #452]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003294:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003298:	6013      	str	r3, [r2, #0]
 800329a:	4b6f      	ldr	r3, [pc, #444]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a6e      	ldr	r2, [pc, #440]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	e00b      	b.n	80032c0 <HAL_RCC_OscConfig+0xd4>
 80032a8:	4b6b      	ldr	r3, [pc, #428]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a6a      	ldr	r2, [pc, #424]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032b2:	6013      	str	r3, [r2, #0]
 80032b4:	4b68      	ldr	r3, [pc, #416]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a67      	ldr	r2, [pc, #412]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d013      	beq.n	80032f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c8:	f7ff fbf0 	bl	8002aac <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032d0:	f7ff fbec 	bl	8002aac <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b64      	cmp	r3, #100	; 0x64
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e200      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032e2:	4b5d      	ldr	r3, [pc, #372]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d0f0      	beq.n	80032d0 <HAL_RCC_OscConfig+0xe4>
 80032ee:	e014      	b.n	800331a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f0:	f7ff fbdc 	bl	8002aac <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032f6:	e008      	b.n	800330a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032f8:	f7ff fbd8 	bl	8002aac <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b64      	cmp	r3, #100	; 0x64
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e1ec      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800330a:	4b53      	ldr	r3, [pc, #332]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1f0      	bne.n	80032f8 <HAL_RCC_OscConfig+0x10c>
 8003316:	e000      	b.n	800331a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003318:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b00      	cmp	r3, #0
 8003324:	d063      	beq.n	80033ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003326:	4b4c      	ldr	r3, [pc, #304]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f003 030c 	and.w	r3, r3, #12
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00b      	beq.n	800334a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003332:	4b49      	ldr	r3, [pc, #292]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f003 030c 	and.w	r3, r3, #12
 800333a:	2b08      	cmp	r3, #8
 800333c:	d11c      	bne.n	8003378 <HAL_RCC_OscConfig+0x18c>
 800333e:	4b46      	ldr	r3, [pc, #280]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d116      	bne.n	8003378 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800334a:	4b43      	ldr	r3, [pc, #268]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0302 	and.w	r3, r3, #2
 8003352:	2b00      	cmp	r3, #0
 8003354:	d005      	beq.n	8003362 <HAL_RCC_OscConfig+0x176>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d001      	beq.n	8003362 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e1c0      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003362:	4b3d      	ldr	r3, [pc, #244]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	4939      	ldr	r1, [pc, #228]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003372:	4313      	orrs	r3, r2
 8003374:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003376:	e03a      	b.n	80033ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d020      	beq.n	80033c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003380:	4b36      	ldr	r3, [pc, #216]	; (800345c <HAL_RCC_OscConfig+0x270>)
 8003382:	2201      	movs	r2, #1
 8003384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003386:	f7ff fb91 	bl	8002aac <HAL_GetTick>
 800338a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800338c:	e008      	b.n	80033a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800338e:	f7ff fb8d 	bl	8002aac <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d901      	bls.n	80033a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e1a1      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033a0:	4b2d      	ldr	r3, [pc, #180]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d0f0      	beq.n	800338e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033ac:	4b2a      	ldr	r3, [pc, #168]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	00db      	lsls	r3, r3, #3
 80033ba:	4927      	ldr	r1, [pc, #156]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	600b      	str	r3, [r1, #0]
 80033c0:	e015      	b.n	80033ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033c2:	4b26      	ldr	r3, [pc, #152]	; (800345c <HAL_RCC_OscConfig+0x270>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c8:	f7ff fb70 	bl	8002aac <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033d0:	f7ff fb6c 	bl	8002aac <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e180      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033e2:	4b1d      	ldr	r3, [pc, #116]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1f0      	bne.n	80033d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0308 	and.w	r3, r3, #8
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d03a      	beq.n	8003470 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d019      	beq.n	8003436 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003402:	4b17      	ldr	r3, [pc, #92]	; (8003460 <HAL_RCC_OscConfig+0x274>)
 8003404:	2201      	movs	r2, #1
 8003406:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003408:	f7ff fb50 	bl	8002aac <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800340e:	e008      	b.n	8003422 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003410:	f7ff fb4c 	bl	8002aac <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e160      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003422:	4b0d      	ldr	r3, [pc, #52]	; (8003458 <HAL_RCC_OscConfig+0x26c>)
 8003424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d0f0      	beq.n	8003410 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800342e:	2001      	movs	r0, #1
 8003430:	f000 fad8 	bl	80039e4 <RCC_Delay>
 8003434:	e01c      	b.n	8003470 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003436:	4b0a      	ldr	r3, [pc, #40]	; (8003460 <HAL_RCC_OscConfig+0x274>)
 8003438:	2200      	movs	r2, #0
 800343a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800343c:	f7ff fb36 	bl	8002aac <HAL_GetTick>
 8003440:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003442:	e00f      	b.n	8003464 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003444:	f7ff fb32 	bl	8002aac <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d908      	bls.n	8003464 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e146      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
 8003456:	bf00      	nop
 8003458:	40021000 	.word	0x40021000
 800345c:	42420000 	.word	0x42420000
 8003460:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003464:	4b92      	ldr	r3, [pc, #584]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1e9      	bne.n	8003444 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0304 	and.w	r3, r3, #4
 8003478:	2b00      	cmp	r3, #0
 800347a:	f000 80a6 	beq.w	80035ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800347e:	2300      	movs	r3, #0
 8003480:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003482:	4b8b      	ldr	r3, [pc, #556]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003484:	69db      	ldr	r3, [r3, #28]
 8003486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d10d      	bne.n	80034aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800348e:	4b88      	ldr	r3, [pc, #544]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	4a87      	ldr	r2, [pc, #540]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003498:	61d3      	str	r3, [r2, #28]
 800349a:	4b85      	ldr	r3, [pc, #532]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a2:	60bb      	str	r3, [r7, #8]
 80034a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034a6:	2301      	movs	r3, #1
 80034a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034aa:	4b82      	ldr	r3, [pc, #520]	; (80036b4 <HAL_RCC_OscConfig+0x4c8>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d118      	bne.n	80034e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034b6:	4b7f      	ldr	r3, [pc, #508]	; (80036b4 <HAL_RCC_OscConfig+0x4c8>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a7e      	ldr	r2, [pc, #504]	; (80036b4 <HAL_RCC_OscConfig+0x4c8>)
 80034bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034c2:	f7ff faf3 	bl	8002aac <HAL_GetTick>
 80034c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c8:	e008      	b.n	80034dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034ca:	f7ff faef 	bl	8002aac <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b64      	cmp	r3, #100	; 0x64
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e103      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034dc:	4b75      	ldr	r3, [pc, #468]	; (80036b4 <HAL_RCC_OscConfig+0x4c8>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d0f0      	beq.n	80034ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d106      	bne.n	80034fe <HAL_RCC_OscConfig+0x312>
 80034f0:	4b6f      	ldr	r3, [pc, #444]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80034f2:	6a1b      	ldr	r3, [r3, #32]
 80034f4:	4a6e      	ldr	r2, [pc, #440]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80034f6:	f043 0301 	orr.w	r3, r3, #1
 80034fa:	6213      	str	r3, [r2, #32]
 80034fc:	e02d      	b.n	800355a <HAL_RCC_OscConfig+0x36e>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d10c      	bne.n	8003520 <HAL_RCC_OscConfig+0x334>
 8003506:	4b6a      	ldr	r3, [pc, #424]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003508:	6a1b      	ldr	r3, [r3, #32]
 800350a:	4a69      	ldr	r2, [pc, #420]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800350c:	f023 0301 	bic.w	r3, r3, #1
 8003510:	6213      	str	r3, [r2, #32]
 8003512:	4b67      	ldr	r3, [pc, #412]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003514:	6a1b      	ldr	r3, [r3, #32]
 8003516:	4a66      	ldr	r2, [pc, #408]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003518:	f023 0304 	bic.w	r3, r3, #4
 800351c:	6213      	str	r3, [r2, #32]
 800351e:	e01c      	b.n	800355a <HAL_RCC_OscConfig+0x36e>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	2b05      	cmp	r3, #5
 8003526:	d10c      	bne.n	8003542 <HAL_RCC_OscConfig+0x356>
 8003528:	4b61      	ldr	r3, [pc, #388]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800352a:	6a1b      	ldr	r3, [r3, #32]
 800352c:	4a60      	ldr	r2, [pc, #384]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800352e:	f043 0304 	orr.w	r3, r3, #4
 8003532:	6213      	str	r3, [r2, #32]
 8003534:	4b5e      	ldr	r3, [pc, #376]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003536:	6a1b      	ldr	r3, [r3, #32]
 8003538:	4a5d      	ldr	r2, [pc, #372]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800353a:	f043 0301 	orr.w	r3, r3, #1
 800353e:	6213      	str	r3, [r2, #32]
 8003540:	e00b      	b.n	800355a <HAL_RCC_OscConfig+0x36e>
 8003542:	4b5b      	ldr	r3, [pc, #364]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	4a5a      	ldr	r2, [pc, #360]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003548:	f023 0301 	bic.w	r3, r3, #1
 800354c:	6213      	str	r3, [r2, #32]
 800354e:	4b58      	ldr	r3, [pc, #352]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	4a57      	ldr	r2, [pc, #348]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003554:	f023 0304 	bic.w	r3, r3, #4
 8003558:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d015      	beq.n	800358e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003562:	f7ff faa3 	bl	8002aac <HAL_GetTick>
 8003566:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003568:	e00a      	b.n	8003580 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356a:	f7ff fa9f 	bl	8002aac <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	f241 3288 	movw	r2, #5000	; 0x1388
 8003578:	4293      	cmp	r3, r2
 800357a:	d901      	bls.n	8003580 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e0b1      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003580:	4b4b      	ldr	r3, [pc, #300]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	f003 0302 	and.w	r3, r3, #2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d0ee      	beq.n	800356a <HAL_RCC_OscConfig+0x37e>
 800358c:	e014      	b.n	80035b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800358e:	f7ff fa8d 	bl	8002aac <HAL_GetTick>
 8003592:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003594:	e00a      	b.n	80035ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003596:	f7ff fa89 	bl	8002aac <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d901      	bls.n	80035ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e09b      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035ac:	4b40      	ldr	r3, [pc, #256]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d1ee      	bne.n	8003596 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035b8:	7dfb      	ldrb	r3, [r7, #23]
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d105      	bne.n	80035ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035be:	4b3c      	ldr	r3, [pc, #240]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	4a3b      	ldr	r2, [pc, #236]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80035c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f000 8087 	beq.w	80036e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035d4:	4b36      	ldr	r3, [pc, #216]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f003 030c 	and.w	r3, r3, #12
 80035dc:	2b08      	cmp	r3, #8
 80035de:	d061      	beq.n	80036a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	69db      	ldr	r3, [r3, #28]
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d146      	bne.n	8003676 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035e8:	4b33      	ldr	r3, [pc, #204]	; (80036b8 <HAL_RCC_OscConfig+0x4cc>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ee:	f7ff fa5d 	bl	8002aac <HAL_GetTick>
 80035f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035f4:	e008      	b.n	8003608 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f6:	f7ff fa59 	bl	8002aac <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	2b02      	cmp	r3, #2
 8003602:	d901      	bls.n	8003608 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e06d      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003608:	4b29      	ldr	r3, [pc, #164]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d1f0      	bne.n	80035f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a1b      	ldr	r3, [r3, #32]
 8003618:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800361c:	d108      	bne.n	8003630 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800361e:	4b24      	ldr	r3, [pc, #144]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	4921      	ldr	r1, [pc, #132]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800362c:	4313      	orrs	r3, r2
 800362e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003630:	4b1f      	ldr	r3, [pc, #124]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a19      	ldr	r1, [r3, #32]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	430b      	orrs	r3, r1
 8003642:	491b      	ldr	r1, [pc, #108]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003644:	4313      	orrs	r3, r2
 8003646:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003648:	4b1b      	ldr	r3, [pc, #108]	; (80036b8 <HAL_RCC_OscConfig+0x4cc>)
 800364a:	2201      	movs	r2, #1
 800364c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800364e:	f7ff fa2d 	bl	8002aac <HAL_GetTick>
 8003652:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003654:	e008      	b.n	8003668 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003656:	f7ff fa29 	bl	8002aac <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d901      	bls.n	8003668 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e03d      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003668:	4b11      	ldr	r3, [pc, #68]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d0f0      	beq.n	8003656 <HAL_RCC_OscConfig+0x46a>
 8003674:	e035      	b.n	80036e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003676:	4b10      	ldr	r3, [pc, #64]	; (80036b8 <HAL_RCC_OscConfig+0x4cc>)
 8003678:	2200      	movs	r2, #0
 800367a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800367c:	f7ff fa16 	bl	8002aac <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003684:	f7ff fa12 	bl	8002aac <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b02      	cmp	r3, #2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e026      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003696:	4b06      	ldr	r3, [pc, #24]	; (80036b0 <HAL_RCC_OscConfig+0x4c4>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1f0      	bne.n	8003684 <HAL_RCC_OscConfig+0x498>
 80036a2:	e01e      	b.n	80036e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	69db      	ldr	r3, [r3, #28]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d107      	bne.n	80036bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e019      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
 80036b0:	40021000 	.word	0x40021000
 80036b4:	40007000 	.word	0x40007000
 80036b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036bc:	4b0b      	ldr	r3, [pc, #44]	; (80036ec <HAL_RCC_OscConfig+0x500>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d106      	bne.n	80036de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036da:	429a      	cmp	r2, r3
 80036dc:	d001      	beq.n	80036e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e000      	b.n	80036e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3718      	adds	r7, #24
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	40021000 	.word	0x40021000

080036f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e0d0      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003704:	4b6a      	ldr	r3, [pc, #424]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d910      	bls.n	8003734 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003712:	4b67      	ldr	r3, [pc, #412]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f023 0207 	bic.w	r2, r3, #7
 800371a:	4965      	ldr	r1, [pc, #404]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	4313      	orrs	r3, r2
 8003720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003722:	4b63      	ldr	r3, [pc, #396]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d001      	beq.n	8003734 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e0b8      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d020      	beq.n	8003782 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	2b00      	cmp	r3, #0
 800374a:	d005      	beq.n	8003758 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800374c:	4b59      	ldr	r3, [pc, #356]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	4a58      	ldr	r2, [pc, #352]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003752:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003756:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0308 	and.w	r3, r3, #8
 8003760:	2b00      	cmp	r3, #0
 8003762:	d005      	beq.n	8003770 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003764:	4b53      	ldr	r3, [pc, #332]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	4a52      	ldr	r2, [pc, #328]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800376a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800376e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003770:	4b50      	ldr	r3, [pc, #320]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	494d      	ldr	r1, [pc, #308]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800377e:	4313      	orrs	r3, r2
 8003780:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	2b00      	cmp	r3, #0
 800378c:	d040      	beq.n	8003810 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d107      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003796:	4b47      	ldr	r3, [pc, #284]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d115      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e07f      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d107      	bne.n	80037be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ae:	4b41      	ldr	r3, [pc, #260]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d109      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e073      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037be:	4b3d      	ldr	r3, [pc, #244]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e06b      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037ce:	4b39      	ldr	r3, [pc, #228]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f023 0203 	bic.w	r2, r3, #3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	4936      	ldr	r1, [pc, #216]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037e0:	f7ff f964 	bl	8002aac <HAL_GetTick>
 80037e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037e6:	e00a      	b.n	80037fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037e8:	f7ff f960 	bl	8002aac <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e053      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037fe:	4b2d      	ldr	r3, [pc, #180]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f003 020c 	and.w	r2, r3, #12
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	429a      	cmp	r2, r3
 800380e:	d1eb      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003810:	4b27      	ldr	r3, [pc, #156]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0307 	and.w	r3, r3, #7
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	429a      	cmp	r2, r3
 800381c:	d210      	bcs.n	8003840 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800381e:	4b24      	ldr	r3, [pc, #144]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f023 0207 	bic.w	r2, r3, #7
 8003826:	4922      	ldr	r1, [pc, #136]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	4313      	orrs	r3, r2
 800382c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800382e:	4b20      	ldr	r3, [pc, #128]	; (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d001      	beq.n	8003840 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e032      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0304 	and.w	r3, r3, #4
 8003848:	2b00      	cmp	r3, #0
 800384a:	d008      	beq.n	800385e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800384c:	4b19      	ldr	r3, [pc, #100]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	4916      	ldr	r1, [pc, #88]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800385a:	4313      	orrs	r3, r2
 800385c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b00      	cmp	r3, #0
 8003868:	d009      	beq.n	800387e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800386a:	4b12      	ldr	r3, [pc, #72]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	00db      	lsls	r3, r3, #3
 8003878:	490e      	ldr	r1, [pc, #56]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 800387a:	4313      	orrs	r3, r2
 800387c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800387e:	f000 f821 	bl	80038c4 <HAL_RCC_GetSysClockFreq>
 8003882:	4602      	mov	r2, r0
 8003884:	4b0b      	ldr	r3, [pc, #44]	; (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	091b      	lsrs	r3, r3, #4
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	490a      	ldr	r1, [pc, #40]	; (80038b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003890:	5ccb      	ldrb	r3, [r1, r3]
 8003892:	fa22 f303 	lsr.w	r3, r2, r3
 8003896:	4a09      	ldr	r2, [pc, #36]	; (80038bc <HAL_RCC_ClockConfig+0x1cc>)
 8003898:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800389a:	4b09      	ldr	r3, [pc, #36]	; (80038c0 <HAL_RCC_ClockConfig+0x1d0>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff f8c2 	bl	8002a28 <HAL_InitTick>

  return HAL_OK;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	40022000 	.word	0x40022000
 80038b4:	40021000 	.word	0x40021000
 80038b8:	080093e8 	.word	0x080093e8
 80038bc:	20000098 	.word	0x20000098
 80038c0:	2000009c 	.word	0x2000009c

080038c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038c4:	b490      	push	{r4, r7}
 80038c6:	b08a      	sub	sp, #40	; 0x28
 80038c8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80038ca:	4b29      	ldr	r3, [pc, #164]	; (8003970 <HAL_RCC_GetSysClockFreq+0xac>)
 80038cc:	1d3c      	adds	r4, r7, #4
 80038ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80038d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80038d4:	f240 2301 	movw	r3, #513	; 0x201
 80038d8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038da:	2300      	movs	r3, #0
 80038dc:	61fb      	str	r3, [r7, #28]
 80038de:	2300      	movs	r3, #0
 80038e0:	61bb      	str	r3, [r7, #24]
 80038e2:	2300      	movs	r3, #0
 80038e4:	627b      	str	r3, [r7, #36]	; 0x24
 80038e6:	2300      	movs	r3, #0
 80038e8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80038ea:	2300      	movs	r3, #0
 80038ec:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80038ee:	4b21      	ldr	r3, [pc, #132]	; (8003974 <HAL_RCC_GetSysClockFreq+0xb0>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	f003 030c 	and.w	r3, r3, #12
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	d002      	beq.n	8003904 <HAL_RCC_GetSysClockFreq+0x40>
 80038fe:	2b08      	cmp	r3, #8
 8003900:	d003      	beq.n	800390a <HAL_RCC_GetSysClockFreq+0x46>
 8003902:	e02b      	b.n	800395c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003904:	4b1c      	ldr	r3, [pc, #112]	; (8003978 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003906:	623b      	str	r3, [r7, #32]
      break;
 8003908:	e02b      	b.n	8003962 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	0c9b      	lsrs	r3, r3, #18
 800390e:	f003 030f 	and.w	r3, r3, #15
 8003912:	3328      	adds	r3, #40	; 0x28
 8003914:	443b      	add	r3, r7
 8003916:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800391a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d012      	beq.n	800394c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003926:	4b13      	ldr	r3, [pc, #76]	; (8003974 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	0c5b      	lsrs	r3, r3, #17
 800392c:	f003 0301 	and.w	r3, r3, #1
 8003930:	3328      	adds	r3, #40	; 0x28
 8003932:	443b      	add	r3, r7
 8003934:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003938:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	4a0e      	ldr	r2, [pc, #56]	; (8003978 <HAL_RCC_GetSysClockFreq+0xb4>)
 800393e:	fb03 f202 	mul.w	r2, r3, r2
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	fbb2 f3f3 	udiv	r3, r2, r3
 8003948:	627b      	str	r3, [r7, #36]	; 0x24
 800394a:	e004      	b.n	8003956 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	4a0b      	ldr	r2, [pc, #44]	; (800397c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003950:	fb02 f303 	mul.w	r3, r2, r3
 8003954:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003958:	623b      	str	r3, [r7, #32]
      break;
 800395a:	e002      	b.n	8003962 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800395c:	4b06      	ldr	r3, [pc, #24]	; (8003978 <HAL_RCC_GetSysClockFreq+0xb4>)
 800395e:	623b      	str	r3, [r7, #32]
      break;
 8003960:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003962:	6a3b      	ldr	r3, [r7, #32]
}
 8003964:	4618      	mov	r0, r3
 8003966:	3728      	adds	r7, #40	; 0x28
 8003968:	46bd      	mov	sp, r7
 800396a:	bc90      	pop	{r4, r7}
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	080093d4 	.word	0x080093d4
 8003974:	40021000 	.word	0x40021000
 8003978:	007a1200 	.word	0x007a1200
 800397c:	003d0900 	.word	0x003d0900

08003980 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003984:	4b02      	ldr	r3, [pc, #8]	; (8003990 <HAL_RCC_GetHCLKFreq+0x10>)
 8003986:	681b      	ldr	r3, [r3, #0]
}
 8003988:	4618      	mov	r0, r3
 800398a:	46bd      	mov	sp, r7
 800398c:	bc80      	pop	{r7}
 800398e:	4770      	bx	lr
 8003990:	20000098 	.word	0x20000098

08003994 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003998:	f7ff fff2 	bl	8003980 <HAL_RCC_GetHCLKFreq>
 800399c:	4602      	mov	r2, r0
 800399e:	4b05      	ldr	r3, [pc, #20]	; (80039b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	0a1b      	lsrs	r3, r3, #8
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	4903      	ldr	r1, [pc, #12]	; (80039b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039aa:	5ccb      	ldrb	r3, [r1, r3]
 80039ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40021000 	.word	0x40021000
 80039b8:	080093f8 	.word	0x080093f8

080039bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039c0:	f7ff ffde 	bl	8003980 <HAL_RCC_GetHCLKFreq>
 80039c4:	4602      	mov	r2, r0
 80039c6:	4b05      	ldr	r3, [pc, #20]	; (80039dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	0adb      	lsrs	r3, r3, #11
 80039cc:	f003 0307 	and.w	r3, r3, #7
 80039d0:	4903      	ldr	r1, [pc, #12]	; (80039e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039d2:	5ccb      	ldrb	r3, [r1, r3]
 80039d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039d8:	4618      	mov	r0, r3
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40021000 	.word	0x40021000
 80039e0:	080093f8 	.word	0x080093f8

080039e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80039ec:	4b0a      	ldr	r3, [pc, #40]	; (8003a18 <RCC_Delay+0x34>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a0a      	ldr	r2, [pc, #40]	; (8003a1c <RCC_Delay+0x38>)
 80039f2:	fba2 2303 	umull	r2, r3, r2, r3
 80039f6:	0a5b      	lsrs	r3, r3, #9
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	fb02 f303 	mul.w	r3, r2, r3
 80039fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a00:	bf00      	nop
  }
  while (Delay --);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	1e5a      	subs	r2, r3, #1
 8003a06:	60fa      	str	r2, [r7, #12]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1f9      	bne.n	8003a00 <RCC_Delay+0x1c>
}
 8003a0c:	bf00      	nop
 8003a0e:	bf00      	nop
 8003a10:	3714      	adds	r7, #20
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bc80      	pop	{r7}
 8003a16:	4770      	bx	lr
 8003a18:	20000098 	.word	0x20000098
 8003a1c:	10624dd3 	.word	0x10624dd3

08003a20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e041      	b.n	8003ab6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d106      	bne.n	8003a4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7fe fec8 	bl	80027dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2202      	movs	r2, #2
 8003a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	3304      	adds	r3, #4
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	4610      	mov	r0, r2
 8003a60:	f000 faba 	bl	8003fd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
	...

08003ac0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d001      	beq.n	8003ad8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e032      	b.n	8003b3e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2202      	movs	r2, #2
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a18      	ldr	r2, [pc, #96]	; (8003b48 <HAL_TIM_Base_Start+0x88>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d00e      	beq.n	8003b08 <HAL_TIM_Base_Start+0x48>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003af2:	d009      	beq.n	8003b08 <HAL_TIM_Base_Start+0x48>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a14      	ldr	r2, [pc, #80]	; (8003b4c <HAL_TIM_Base_Start+0x8c>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d004      	beq.n	8003b08 <HAL_TIM_Base_Start+0x48>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a13      	ldr	r2, [pc, #76]	; (8003b50 <HAL_TIM_Base_Start+0x90>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d111      	bne.n	8003b2c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f003 0307 	and.w	r3, r3, #7
 8003b12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2b06      	cmp	r3, #6
 8003b18:	d010      	beq.n	8003b3c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f042 0201 	orr.w	r2, r2, #1
 8003b28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b2a:	e007      	b.n	8003b3c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f042 0201 	orr.w	r2, r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3714      	adds	r7, #20
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr
 8003b48:	40012c00 	.word	0x40012c00
 8003b4c:	40000400 	.word	0x40000400
 8003b50:	40000800 	.word	0x40000800

08003b54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d001      	beq.n	8003b6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e03a      	b.n	8003be2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a18      	ldr	r2, [pc, #96]	; (8003bec <HAL_TIM_Base_Start_IT+0x98>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d00e      	beq.n	8003bac <HAL_TIM_Base_Start_IT+0x58>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b96:	d009      	beq.n	8003bac <HAL_TIM_Base_Start_IT+0x58>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a14      	ldr	r2, [pc, #80]	; (8003bf0 <HAL_TIM_Base_Start_IT+0x9c>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d004      	beq.n	8003bac <HAL_TIM_Base_Start_IT+0x58>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a13      	ldr	r2, [pc, #76]	; (8003bf4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d111      	bne.n	8003bd0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f003 0307 	and.w	r3, r3, #7
 8003bb6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2b06      	cmp	r3, #6
 8003bbc:	d010      	beq.n	8003be0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f042 0201 	orr.w	r2, r2, #1
 8003bcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bce:	e007      	b.n	8003be0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f042 0201 	orr.w	r2, r2, #1
 8003bde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3714      	adds	r7, #20
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bc80      	pop	{r7}
 8003bea:	4770      	bx	lr
 8003bec:	40012c00 	.word	0x40012c00
 8003bf0:	40000400 	.word	0x40000400
 8003bf4:	40000800 	.word	0x40000800

08003bf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d122      	bne.n	8003c54 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	f003 0302 	and.w	r3, r3, #2
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d11b      	bne.n	8003c54 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f06f 0202 	mvn.w	r2, #2
 8003c24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	f003 0303 	and.w	r3, r3, #3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d003      	beq.n	8003c42 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 f9b1 	bl	8003fa2 <HAL_TIM_IC_CaptureCallback>
 8003c40:	e005      	b.n	8003c4e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 f9a4 	bl	8003f90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 f9b3 	bl	8003fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	f003 0304 	and.w	r3, r3, #4
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	d122      	bne.n	8003ca8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	f003 0304 	and.w	r3, r3, #4
 8003c6c:	2b04      	cmp	r3, #4
 8003c6e:	d11b      	bne.n	8003ca8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f06f 0204 	mvn.w	r2, #4
 8003c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2202      	movs	r2, #2
 8003c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d003      	beq.n	8003c96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 f987 	bl	8003fa2 <HAL_TIM_IC_CaptureCallback>
 8003c94:	e005      	b.n	8003ca2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f97a 	bl	8003f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 f989 	bl	8003fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	f003 0308 	and.w	r3, r3, #8
 8003cb2:	2b08      	cmp	r3, #8
 8003cb4:	d122      	bne.n	8003cfc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	f003 0308 	and.w	r3, r3, #8
 8003cc0:	2b08      	cmp	r3, #8
 8003cc2:	d11b      	bne.n	8003cfc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f06f 0208 	mvn.w	r2, #8
 8003ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2204      	movs	r2, #4
 8003cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	69db      	ldr	r3, [r3, #28]
 8003cda:	f003 0303 	and.w	r3, r3, #3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 f95d 	bl	8003fa2 <HAL_TIM_IC_CaptureCallback>
 8003ce8:	e005      	b.n	8003cf6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 f950 	bl	8003f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f000 f95f 	bl	8003fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	f003 0310 	and.w	r3, r3, #16
 8003d06:	2b10      	cmp	r3, #16
 8003d08:	d122      	bne.n	8003d50 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	f003 0310 	and.w	r3, r3, #16
 8003d14:	2b10      	cmp	r3, #16
 8003d16:	d11b      	bne.n	8003d50 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f06f 0210 	mvn.w	r2, #16
 8003d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2208      	movs	r2, #8
 8003d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d003      	beq.n	8003d3e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 f933 	bl	8003fa2 <HAL_TIM_IC_CaptureCallback>
 8003d3c:	e005      	b.n	8003d4a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 f926 	bl	8003f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f000 f935 	bl	8003fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d10e      	bne.n	8003d7c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	f003 0301 	and.w	r3, r3, #1
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d107      	bne.n	8003d7c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f06f 0201 	mvn.w	r2, #1
 8003d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7fd fee4 	bl	8001b44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d86:	2b80      	cmp	r3, #128	; 0x80
 8003d88:	d10e      	bne.n	8003da8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d94:	2b80      	cmp	r3, #128	; 0x80
 8003d96:	d107      	bne.n	8003da8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 fa77 	bl	8004296 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003db2:	2b40      	cmp	r3, #64	; 0x40
 8003db4:	d10e      	bne.n	8003dd4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dc0:	2b40      	cmp	r3, #64	; 0x40
 8003dc2:	d107      	bne.n	8003dd4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003dcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 f8f9 	bl	8003fc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b20      	cmp	r3, #32
 8003de0:	d10e      	bne.n	8003e00 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	f003 0320 	and.w	r3, r3, #32
 8003dec:	2b20      	cmp	r3, #32
 8003dee:	d107      	bne.n	8003e00 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f06f 0220 	mvn.w	r2, #32
 8003df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 fa42 	bl	8004284 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e00:	bf00      	nop
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d101      	bne.n	8003e20 <HAL_TIM_ConfigClockSource+0x18>
 8003e1c:	2302      	movs	r3, #2
 8003e1e:	e0b3      	b.n	8003f88 <HAL_TIM_ConfigClockSource+0x180>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e3e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e46:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e58:	d03e      	beq.n	8003ed8 <HAL_TIM_ConfigClockSource+0xd0>
 8003e5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e5e:	f200 8087 	bhi.w	8003f70 <HAL_TIM_ConfigClockSource+0x168>
 8003e62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e66:	f000 8085 	beq.w	8003f74 <HAL_TIM_ConfigClockSource+0x16c>
 8003e6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e6e:	d87f      	bhi.n	8003f70 <HAL_TIM_ConfigClockSource+0x168>
 8003e70:	2b70      	cmp	r3, #112	; 0x70
 8003e72:	d01a      	beq.n	8003eaa <HAL_TIM_ConfigClockSource+0xa2>
 8003e74:	2b70      	cmp	r3, #112	; 0x70
 8003e76:	d87b      	bhi.n	8003f70 <HAL_TIM_ConfigClockSource+0x168>
 8003e78:	2b60      	cmp	r3, #96	; 0x60
 8003e7a:	d050      	beq.n	8003f1e <HAL_TIM_ConfigClockSource+0x116>
 8003e7c:	2b60      	cmp	r3, #96	; 0x60
 8003e7e:	d877      	bhi.n	8003f70 <HAL_TIM_ConfigClockSource+0x168>
 8003e80:	2b50      	cmp	r3, #80	; 0x50
 8003e82:	d03c      	beq.n	8003efe <HAL_TIM_ConfigClockSource+0xf6>
 8003e84:	2b50      	cmp	r3, #80	; 0x50
 8003e86:	d873      	bhi.n	8003f70 <HAL_TIM_ConfigClockSource+0x168>
 8003e88:	2b40      	cmp	r3, #64	; 0x40
 8003e8a:	d058      	beq.n	8003f3e <HAL_TIM_ConfigClockSource+0x136>
 8003e8c:	2b40      	cmp	r3, #64	; 0x40
 8003e8e:	d86f      	bhi.n	8003f70 <HAL_TIM_ConfigClockSource+0x168>
 8003e90:	2b30      	cmp	r3, #48	; 0x30
 8003e92:	d064      	beq.n	8003f5e <HAL_TIM_ConfigClockSource+0x156>
 8003e94:	2b30      	cmp	r3, #48	; 0x30
 8003e96:	d86b      	bhi.n	8003f70 <HAL_TIM_ConfigClockSource+0x168>
 8003e98:	2b20      	cmp	r3, #32
 8003e9a:	d060      	beq.n	8003f5e <HAL_TIM_ConfigClockSource+0x156>
 8003e9c:	2b20      	cmp	r3, #32
 8003e9e:	d867      	bhi.n	8003f70 <HAL_TIM_ConfigClockSource+0x168>
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d05c      	beq.n	8003f5e <HAL_TIM_ConfigClockSource+0x156>
 8003ea4:	2b10      	cmp	r3, #16
 8003ea6:	d05a      	beq.n	8003f5e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003ea8:	e062      	b.n	8003f70 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6818      	ldr	r0, [r3, #0]
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	6899      	ldr	r1, [r3, #8]
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	685a      	ldr	r2, [r3, #4]
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	f000 f966 	bl	800418a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ecc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	609a      	str	r2, [r3, #8]
      break;
 8003ed6:	e04e      	b.n	8003f76 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6818      	ldr	r0, [r3, #0]
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	6899      	ldr	r1, [r3, #8]
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685a      	ldr	r2, [r3, #4]
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	f000 f94f 	bl	800418a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	689a      	ldr	r2, [r3, #8]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003efa:	609a      	str	r2, [r3, #8]
      break;
 8003efc:	e03b      	b.n	8003f76 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6818      	ldr	r0, [r3, #0]
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	6859      	ldr	r1, [r3, #4]
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	f000 f8c6 	bl	800409c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2150      	movs	r1, #80	; 0x50
 8003f16:	4618      	mov	r0, r3
 8003f18:	f000 f91d 	bl	8004156 <TIM_ITRx_SetConfig>
      break;
 8003f1c:	e02b      	b.n	8003f76 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6818      	ldr	r0, [r3, #0]
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	6859      	ldr	r1, [r3, #4]
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	f000 f8e4 	bl	80040f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2160      	movs	r1, #96	; 0x60
 8003f36:	4618      	mov	r0, r3
 8003f38:	f000 f90d 	bl	8004156 <TIM_ITRx_SetConfig>
      break;
 8003f3c:	e01b      	b.n	8003f76 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6818      	ldr	r0, [r3, #0]
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	6859      	ldr	r1, [r3, #4]
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	f000 f8a6 	bl	800409c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2140      	movs	r1, #64	; 0x40
 8003f56:	4618      	mov	r0, r3
 8003f58:	f000 f8fd 	bl	8004156 <TIM_ITRx_SetConfig>
      break;
 8003f5c:	e00b      	b.n	8003f76 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4619      	mov	r1, r3
 8003f68:	4610      	mov	r0, r2
 8003f6a:	f000 f8f4 	bl	8004156 <TIM_ITRx_SetConfig>
        break;
 8003f6e:	e002      	b.n	8003f76 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003f70:	bf00      	nop
 8003f72:	e000      	b.n	8003f76 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003f74:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2201      	movs	r2, #1
 8003f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bc80      	pop	{r7}
 8003fa0:	4770      	bx	lr

08003fa2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	b083      	sub	sp, #12
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003faa:	bf00      	nop
 8003fac:	370c      	adds	r7, #12
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bc80      	pop	{r7}
 8003fb2:	4770      	bx	lr

08003fb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bc80      	pop	{r7}
 8003fc4:	4770      	bx	lr

08003fc6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003fc6:	b480      	push	{r7}
 8003fc8:	b083      	sub	sp, #12
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003fce:	bf00      	nop
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bc80      	pop	{r7}
 8003fd6:	4770      	bx	lr

08003fd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a29      	ldr	r2, [pc, #164]	; (8004090 <TIM_Base_SetConfig+0xb8>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d00b      	beq.n	8004008 <TIM_Base_SetConfig+0x30>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ff6:	d007      	beq.n	8004008 <TIM_Base_SetConfig+0x30>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	4a26      	ldr	r2, [pc, #152]	; (8004094 <TIM_Base_SetConfig+0xbc>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d003      	beq.n	8004008 <TIM_Base_SetConfig+0x30>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a25      	ldr	r2, [pc, #148]	; (8004098 <TIM_Base_SetConfig+0xc0>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d108      	bne.n	800401a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800400e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	68fa      	ldr	r2, [r7, #12]
 8004016:	4313      	orrs	r3, r2
 8004018:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a1c      	ldr	r2, [pc, #112]	; (8004090 <TIM_Base_SetConfig+0xb8>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d00b      	beq.n	800403a <TIM_Base_SetConfig+0x62>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004028:	d007      	beq.n	800403a <TIM_Base_SetConfig+0x62>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a19      	ldr	r2, [pc, #100]	; (8004094 <TIM_Base_SetConfig+0xbc>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d003      	beq.n	800403a <TIM_Base_SetConfig+0x62>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a18      	ldr	r2, [pc, #96]	; (8004098 <TIM_Base_SetConfig+0xc0>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d108      	bne.n	800404c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004040:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	4313      	orrs	r3, r2
 800404a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	4313      	orrs	r3, r2
 8004058:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68fa      	ldr	r2, [r7, #12]
 800405e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	689a      	ldr	r2, [r3, #8]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a07      	ldr	r2, [pc, #28]	; (8004090 <TIM_Base_SetConfig+0xb8>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d103      	bne.n	8004080 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	691a      	ldr	r2, [r3, #16]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	615a      	str	r2, [r3, #20]
}
 8004086:	bf00      	nop
 8004088:	3714      	adds	r7, #20
 800408a:	46bd      	mov	sp, r7
 800408c:	bc80      	pop	{r7}
 800408e:	4770      	bx	lr
 8004090:	40012c00 	.word	0x40012c00
 8004094:	40000400 	.word	0x40000400
 8004098:	40000800 	.word	0x40000800

0800409c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800409c:	b480      	push	{r7}
 800409e:	b087      	sub	sp, #28
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	f023 0201 	bic.w	r2, r3, #1
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	011b      	lsls	r3, r3, #4
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	f023 030a 	bic.w	r3, r3, #10
 80040d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	4313      	orrs	r3, r2
 80040e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	693a      	ldr	r2, [r7, #16]
 80040e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	621a      	str	r2, [r3, #32]
}
 80040ee:	bf00      	nop
 80040f0:	371c      	adds	r7, #28
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bc80      	pop	{r7}
 80040f6:	4770      	bx	lr

080040f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b087      	sub	sp, #28
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	f023 0210 	bic.w	r2, r3, #16
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004122:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	031b      	lsls	r3, r3, #12
 8004128:	697a      	ldr	r2, [r7, #20]
 800412a:	4313      	orrs	r3, r2
 800412c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004134:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	011b      	lsls	r3, r3, #4
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	4313      	orrs	r3, r2
 800413e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	621a      	str	r2, [r3, #32]
}
 800414c:	bf00      	nop
 800414e:	371c      	adds	r7, #28
 8004150:	46bd      	mov	sp, r7
 8004152:	bc80      	pop	{r7}
 8004154:	4770      	bx	lr

08004156 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004156:	b480      	push	{r7}
 8004158:	b085      	sub	sp, #20
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
 800415e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800416c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800416e:	683a      	ldr	r2, [r7, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4313      	orrs	r3, r2
 8004174:	f043 0307 	orr.w	r3, r3, #7
 8004178:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	609a      	str	r2, [r3, #8]
}
 8004180:	bf00      	nop
 8004182:	3714      	adds	r7, #20
 8004184:	46bd      	mov	sp, r7
 8004186:	bc80      	pop	{r7}
 8004188:	4770      	bx	lr

0800418a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800418a:	b480      	push	{r7}
 800418c:	b087      	sub	sp, #28
 800418e:	af00      	add	r7, sp, #0
 8004190:	60f8      	str	r0, [r7, #12]
 8004192:	60b9      	str	r1, [r7, #8]
 8004194:	607a      	str	r2, [r7, #4]
 8004196:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041a4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	021a      	lsls	r2, r3, #8
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	431a      	orrs	r2, r3
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	697a      	ldr	r2, [r7, #20]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	697a      	ldr	r2, [r7, #20]
 80041bc:	609a      	str	r2, [r3, #8]
}
 80041be:	bf00      	nop
 80041c0:	371c      	adds	r7, #28
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bc80      	pop	{r7}
 80041c6:	4770      	bx	lr

080041c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b085      	sub	sp, #20
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d101      	bne.n	80041e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041dc:	2302      	movs	r3, #2
 80041de:	e046      	b.n	800426e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2202      	movs	r2, #2
 80041ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004206:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	4313      	orrs	r3, r2
 8004210:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a16      	ldr	r2, [pc, #88]	; (8004278 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d00e      	beq.n	8004242 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800422c:	d009      	beq.n	8004242 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a12      	ldr	r2, [pc, #72]	; (800427c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d004      	beq.n	8004242 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a10      	ldr	r2, [pc, #64]	; (8004280 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d10c      	bne.n	800425c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004248:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	68ba      	ldr	r2, [r7, #8]
 8004250:	4313      	orrs	r3, r2
 8004252:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	68ba      	ldr	r2, [r7, #8]
 800425a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3714      	adds	r7, #20
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr
 8004278:	40012c00 	.word	0x40012c00
 800427c:	40000400 	.word	0x40000400
 8004280:	40000800 	.word	0x40000800

08004284 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	bc80      	pop	{r7}
 8004294:	4770      	bx	lr

08004296 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004296:	b480      	push	{r7}
 8004298:	b083      	sub	sp, #12
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800429e:	bf00      	nop
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bc80      	pop	{r7}
 80042a6:	4770      	bx	lr

080042a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e03f      	b.n	800433a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d106      	bne.n	80042d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7fe fae8 	bl	80028a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2224      	movs	r2, #36	; 0x24
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68da      	ldr	r2, [r3, #12]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80042ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f000 fbe5 	bl	8004abc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	691a      	ldr	r2, [r3, #16]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004300:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	695a      	ldr	r2, [r3, #20]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004310:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68da      	ldr	r2, [r3, #12]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004320:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2220      	movs	r2, #32
 800432c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2220      	movs	r2, #32
 8004334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}

08004342 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004342:	b480      	push	{r7}
 8004344:	b085      	sub	sp, #20
 8004346:	af00      	add	r7, sp, #0
 8004348:	60f8      	str	r0, [r7, #12]
 800434a:	60b9      	str	r1, [r7, #8]
 800434c:	4613      	mov	r3, r2
 800434e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004356:	b2db      	uxtb	r3, r3
 8004358:	2b20      	cmp	r3, #32
 800435a:	d130      	bne.n	80043be <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d002      	beq.n	8004368 <HAL_UART_Transmit_IT+0x26>
 8004362:	88fb      	ldrh	r3, [r7, #6]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e029      	b.n	80043c0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004372:	2b01      	cmp	r3, #1
 8004374:	d101      	bne.n	800437a <HAL_UART_Transmit_IT+0x38>
 8004376:	2302      	movs	r3, #2
 8004378:	e022      	b.n	80043c0 <HAL_UART_Transmit_IT+0x7e>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	88fa      	ldrh	r2, [r7, #6]
 800438c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	88fa      	ldrh	r2, [r7, #6]
 8004392:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2221      	movs	r2, #33	; 0x21
 800439e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68da      	ldr	r2, [r3, #12]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80043b8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80043ba:	2300      	movs	r3, #0
 80043bc:	e000      	b.n	80043c0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80043be:	2302      	movs	r3, #2
  }
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3714      	adds	r7, #20
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bc80      	pop	{r7}
 80043c8:	4770      	bx	lr

080043ca <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b084      	sub	sp, #16
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	60f8      	str	r0, [r7, #12]
 80043d2:	60b9      	str	r1, [r7, #8]
 80043d4:	4613      	mov	r3, r2
 80043d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2b20      	cmp	r3, #32
 80043e2:	d11d      	bne.n	8004420 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d002      	beq.n	80043f0 <HAL_UART_Receive_IT+0x26>
 80043ea:	88fb      	ldrh	r3, [r7, #6]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e016      	b.n	8004422 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d101      	bne.n	8004402 <HAL_UART_Receive_IT+0x38>
 80043fe:	2302      	movs	r3, #2
 8004400:	e00f      	b.n	8004422 <HAL_UART_Receive_IT+0x58>
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004410:	88fb      	ldrh	r3, [r7, #6]
 8004412:	461a      	mov	r2, r3
 8004414:	68b9      	ldr	r1, [r7, #8]
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f000 f9c6 	bl	80047a8 <UART_Start_Receive_IT>
 800441c:	4603      	mov	r3, r0
 800441e:	e000      	b.n	8004422 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004420:	2302      	movs	r3, #2
  }
}
 8004422:	4618      	mov	r0, r3
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
	...

0800442c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b08a      	sub	sp, #40	; 0x28
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800444c:	2300      	movs	r3, #0
 800444e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004450:	2300      	movs	r3, #0
 8004452:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d10d      	bne.n	800447e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004464:	f003 0320 	and.w	r3, r3, #32
 8004468:	2b00      	cmp	r3, #0
 800446a:	d008      	beq.n	800447e <HAL_UART_IRQHandler+0x52>
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b00      	cmp	r3, #0
 8004474:	d003      	beq.n	800447e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 fa76 	bl	8004968 <UART_Receive_IT>
      return;
 800447c:	e17b      	b.n	8004776 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	2b00      	cmp	r3, #0
 8004482:	f000 80b1 	beq.w	80045e8 <HAL_UART_IRQHandler+0x1bc>
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	f003 0301 	and.w	r3, r3, #1
 800448c:	2b00      	cmp	r3, #0
 800448e:	d105      	bne.n	800449c <HAL_UART_IRQHandler+0x70>
 8004490:	6a3b      	ldr	r3, [r7, #32]
 8004492:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 80a6 	beq.w	80045e8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00a      	beq.n	80044bc <HAL_UART_IRQHandler+0x90>
 80044a6:	6a3b      	ldr	r3, [r7, #32]
 80044a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d005      	beq.n	80044bc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b4:	f043 0201 	orr.w	r2, r3, #1
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00a      	beq.n	80044dc <HAL_UART_IRQHandler+0xb0>
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	f003 0301 	and.w	r3, r3, #1
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d005      	beq.n	80044dc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d4:	f043 0202 	orr.w	r2, r3, #2
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80044dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044de:	f003 0302 	and.w	r3, r3, #2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00a      	beq.n	80044fc <HAL_UART_IRQHandler+0xd0>
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d005      	beq.n	80044fc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f4:	f043 0204 	orr.w	r2, r3, #4
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80044fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00f      	beq.n	8004526 <HAL_UART_IRQHandler+0xfa>
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	f003 0320 	and.w	r3, r3, #32
 800450c:	2b00      	cmp	r3, #0
 800450e:	d104      	bne.n	800451a <HAL_UART_IRQHandler+0xee>
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	f003 0301 	and.w	r3, r3, #1
 8004516:	2b00      	cmp	r3, #0
 8004518:	d005      	beq.n	8004526 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451e:	f043 0208 	orr.w	r2, r3, #8
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452a:	2b00      	cmp	r3, #0
 800452c:	f000 811e 	beq.w	800476c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004532:	f003 0320 	and.w	r3, r3, #32
 8004536:	2b00      	cmp	r3, #0
 8004538:	d007      	beq.n	800454a <HAL_UART_IRQHandler+0x11e>
 800453a:	6a3b      	ldr	r3, [r7, #32]
 800453c:	f003 0320 	and.w	r3, r3, #32
 8004540:	2b00      	cmp	r3, #0
 8004542:	d002      	beq.n	800454a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 fa0f 	bl	8004968 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004554:	2b00      	cmp	r3, #0
 8004556:	bf14      	ite	ne
 8004558:	2301      	movne	r3, #1
 800455a:	2300      	moveq	r3, #0
 800455c:	b2db      	uxtb	r3, r3
 800455e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004564:	f003 0308 	and.w	r3, r3, #8
 8004568:	2b00      	cmp	r3, #0
 800456a:	d102      	bne.n	8004572 <HAL_UART_IRQHandler+0x146>
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d031      	beq.n	80045d6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f951 	bl	800481a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	695b      	ldr	r3, [r3, #20]
 800457e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004582:	2b00      	cmp	r3, #0
 8004584:	d023      	beq.n	80045ce <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	695a      	ldr	r2, [r3, #20]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004594:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800459a:	2b00      	cmp	r3, #0
 800459c:	d013      	beq.n	80045c6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a2:	4a76      	ldr	r2, [pc, #472]	; (800477c <HAL_UART_IRQHandler+0x350>)
 80045a4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7fe fbf4 	bl	8002d98 <HAL_DMA_Abort_IT>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d016      	beq.n	80045e4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80045c0:	4610      	mov	r0, r2
 80045c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045c4:	e00e      	b.n	80045e4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f8da 	bl	8004780 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045cc:	e00a      	b.n	80045e4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f8d6 	bl	8004780 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045d4:	e006      	b.n	80045e4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f8d2 	bl	8004780 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80045e2:	e0c3      	b.n	800476c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045e4:	bf00      	nop
    return;
 80045e6:	e0c1      	b.n	800476c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	f040 80a1 	bne.w	8004734 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80045f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f4:	f003 0310 	and.w	r3, r3, #16
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f000 809b 	beq.w	8004734 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80045fe:	6a3b      	ldr	r3, [r7, #32]
 8004600:	f003 0310 	and.w	r3, r3, #16
 8004604:	2b00      	cmp	r3, #0
 8004606:	f000 8095 	beq.w	8004734 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800460a:	2300      	movs	r3, #0
 800460c:	60fb      	str	r3, [r7, #12]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	60fb      	str	r3, [r7, #12]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	60fb      	str	r3, [r7, #12]
 800461e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800462a:	2b00      	cmp	r3, #0
 800462c:	d04e      	beq.n	80046cc <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004638:	8a3b      	ldrh	r3, [r7, #16]
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 8098 	beq.w	8004770 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004644:	8a3a      	ldrh	r2, [r7, #16]
 8004646:	429a      	cmp	r2, r3
 8004648:	f080 8092 	bcs.w	8004770 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	8a3a      	ldrh	r2, [r7, #16]
 8004650:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004656:	699b      	ldr	r3, [r3, #24]
 8004658:	2b20      	cmp	r3, #32
 800465a:	d02b      	beq.n	80046b4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	68da      	ldr	r2, [r3, #12]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800466a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	695a      	ldr	r2, [r3, #20]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 0201 	bic.w	r2, r2, #1
 800467a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	695a      	ldr	r2, [r3, #20]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800468a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2220      	movs	r2, #32
 8004690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	68da      	ldr	r2, [r3, #12]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f022 0210 	bic.w	r2, r2, #16
 80046a8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ae:	4618      	mov	r0, r3
 80046b0:	f7fe fb37 	bl	8002d22 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046bc:	b29b      	uxth	r3, r3
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	4619      	mov	r1, r3
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 f864 	bl	8004792 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80046ca:	e051      	b.n	8004770 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046de:	b29b      	uxth	r3, r3
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d047      	beq.n	8004774 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80046e4:	8a7b      	ldrh	r3, [r7, #18]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d044      	beq.n	8004774 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68da      	ldr	r2, [r3, #12]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80046f8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	695a      	ldr	r2, [r3, #20]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0201 	bic.w	r2, r2, #1
 8004708:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2220      	movs	r2, #32
 800470e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68da      	ldr	r2, [r3, #12]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f022 0210 	bic.w	r2, r2, #16
 8004726:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004728:	8a7b      	ldrh	r3, [r7, #18]
 800472a:	4619      	mov	r1, r3
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 f830 	bl	8004792 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004732:	e01f      	b.n	8004774 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800473a:	2b00      	cmp	r3, #0
 800473c:	d008      	beq.n	8004750 <HAL_UART_IRQHandler+0x324>
 800473e:	6a3b      	ldr	r3, [r7, #32]
 8004740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004744:	2b00      	cmp	r3, #0
 8004746:	d003      	beq.n	8004750 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 f8a6 	bl	800489a <UART_Transmit_IT>
    return;
 800474e:	e012      	b.n	8004776 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00d      	beq.n	8004776 <HAL_UART_IRQHandler+0x34a>
 800475a:	6a3b      	ldr	r3, [r7, #32]
 800475c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004760:	2b00      	cmp	r3, #0
 8004762:	d008      	beq.n	8004776 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 f8e7 	bl	8004938 <UART_EndTransmit_IT>
    return;
 800476a:	e004      	b.n	8004776 <HAL_UART_IRQHandler+0x34a>
    return;
 800476c:	bf00      	nop
 800476e:	e002      	b.n	8004776 <HAL_UART_IRQHandler+0x34a>
      return;
 8004770:	bf00      	nop
 8004772:	e000      	b.n	8004776 <HAL_UART_IRQHandler+0x34a>
      return;
 8004774:	bf00      	nop
  }
}
 8004776:	3728      	adds	r7, #40	; 0x28
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	08004873 	.word	0x08004873

08004780 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	bc80      	pop	{r7}
 8004790:	4770      	bx	lr

08004792 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004792:	b480      	push	{r7}
 8004794:	b083      	sub	sp, #12
 8004796:	af00      	add	r7, sp, #0
 8004798:	6078      	str	r0, [r7, #4]
 800479a:	460b      	mov	r3, r1
 800479c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800479e:	bf00      	nop
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bc80      	pop	{r7}
 80047a6:	4770      	bx	lr

080047a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b085      	sub	sp, #20
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	4613      	mov	r3, r2
 80047b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	68ba      	ldr	r2, [r7, #8]
 80047ba:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	88fa      	ldrh	r2, [r7, #6]
 80047c0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	88fa      	ldrh	r2, [r7, #6]
 80047c6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2222      	movs	r2, #34	; 0x22
 80047d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	68da      	ldr	r2, [r3, #12]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047ec:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	695a      	ldr	r2, [r3, #20]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f042 0201 	orr.w	r2, r2, #1
 80047fc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68da      	ldr	r2, [r3, #12]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f042 0220 	orr.w	r2, r2, #32
 800480c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800480e:	2300      	movs	r3, #0
}
 8004810:	4618      	mov	r0, r3
 8004812:	3714      	adds	r7, #20
 8004814:	46bd      	mov	sp, r7
 8004816:	bc80      	pop	{r7}
 8004818:	4770      	bx	lr

0800481a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800481a:	b480      	push	{r7}
 800481c:	b083      	sub	sp, #12
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68da      	ldr	r2, [r3, #12]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004830:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	695a      	ldr	r2, [r3, #20]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f022 0201 	bic.w	r2, r2, #1
 8004840:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004846:	2b01      	cmp	r3, #1
 8004848:	d107      	bne.n	800485a <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68da      	ldr	r2, [r3, #12]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 0210 	bic.w	r2, r2, #16
 8004858:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2220      	movs	r2, #32
 800485e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004868:	bf00      	nop
 800486a:	370c      	adds	r7, #12
 800486c:	46bd      	mov	sp, r7
 800486e:	bc80      	pop	{r7}
 8004870:	4770      	bx	lr

08004872 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b084      	sub	sp, #16
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f7ff ff77 	bl	8004780 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004892:	bf00      	nop
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}

0800489a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800489a:	b480      	push	{r7}
 800489c:	b085      	sub	sp, #20
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	2b21      	cmp	r3, #33	; 0x21
 80048ac:	d13e      	bne.n	800492c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048b6:	d114      	bne.n	80048e2 <UART_Transmit_IT+0x48>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d110      	bne.n	80048e2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a1b      	ldr	r3, [r3, #32]
 80048c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	881b      	ldrh	r3, [r3, #0]
 80048ca:	461a      	mov	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	1c9a      	adds	r2, r3, #2
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	621a      	str	r2, [r3, #32]
 80048e0:	e008      	b.n	80048f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	1c59      	adds	r1, r3, #1
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	6211      	str	r1, [r2, #32]
 80048ec:	781a      	ldrb	r2, [r3, #0]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	3b01      	subs	r3, #1
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	4619      	mov	r1, r3
 8004902:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004904:	2b00      	cmp	r3, #0
 8004906:	d10f      	bne.n	8004928 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68da      	ldr	r2, [r3, #12]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004916:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68da      	ldr	r2, [r3, #12]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004926:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004928:	2300      	movs	r3, #0
 800492a:	e000      	b.n	800492e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800492c:	2302      	movs	r3, #2
  }
}
 800492e:	4618      	mov	r0, r3
 8004930:	3714      	adds	r7, #20
 8004932:	46bd      	mov	sp, r7
 8004934:	bc80      	pop	{r7}
 8004936:	4770      	bx	lr

08004938 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68da      	ldr	r2, [r3, #12]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800494e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2220      	movs	r2, #32
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f7fd f8e3 	bl	8001b24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800495e:	2300      	movs	r3, #0
}
 8004960:	4618      	mov	r0, r3
 8004962:	3708      	adds	r7, #8
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004976:	b2db      	uxtb	r3, r3
 8004978:	2b22      	cmp	r3, #34	; 0x22
 800497a:	f040 8099 	bne.w	8004ab0 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004986:	d117      	bne.n	80049b8 <UART_Receive_IT+0x50>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	691b      	ldr	r3, [r3, #16]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d113      	bne.n	80049b8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004990:	2300      	movs	r3, #0
 8004992:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004998:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b0:	1c9a      	adds	r2, r3, #2
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	629a      	str	r2, [r3, #40]	; 0x28
 80049b6:	e026      	b.n	8004a06 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049bc:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80049be:	2300      	movs	r3, #0
 80049c0:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049ca:	d007      	beq.n	80049dc <UART_Receive_IT+0x74>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d10a      	bne.n	80049ea <UART_Receive_IT+0x82>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d106      	bne.n	80049ea <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	b2da      	uxtb	r2, r3
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	701a      	strb	r2, [r3, #0]
 80049e8:	e008      	b.n	80049fc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049f6:	b2da      	uxtb	r2, r3
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	3b01      	subs	r3, #1
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	4619      	mov	r1, r3
 8004a14:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d148      	bne.n	8004aac <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68da      	ldr	r2, [r3, #12]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f022 0220 	bic.w	r2, r2, #32
 8004a28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68da      	ldr	r2, [r3, #12]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a38:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	695a      	ldr	r2, [r3, #20]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f022 0201 	bic.w	r2, r2, #1
 8004a48:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d123      	bne.n	8004aa2 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68da      	ldr	r2, [r3, #12]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f022 0210 	bic.w	r2, r2, #16
 8004a6e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0310 	and.w	r3, r3, #16
 8004a7a:	2b10      	cmp	r3, #16
 8004a7c:	d10a      	bne.n	8004a94 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60fb      	str	r3, [r7, #12]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	60fb      	str	r3, [r7, #12]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	60fb      	str	r3, [r7, #12]
 8004a92:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004a98:	4619      	mov	r1, r3
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7ff fe79 	bl	8004792 <HAL_UARTEx_RxEventCallback>
 8004aa0:	e002      	b.n	8004aa8 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f7fd f80a 	bl	8001abc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	e002      	b.n	8004ab2 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8004aac:	2300      	movs	r3, #0
 8004aae:	e000      	b.n	8004ab2 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004ab0:	2302      	movs	r3, #2
  }
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3718      	adds	r7, #24
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
	...

08004abc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	68da      	ldr	r2, [r3, #12]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	689a      	ldr	r2, [r3, #8]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	431a      	orrs	r2, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004af6:	f023 030c 	bic.w	r3, r3, #12
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	6812      	ldr	r2, [r2, #0]
 8004afe:	68b9      	ldr	r1, [r7, #8]
 8004b00:	430b      	orrs	r3, r1
 8004b02:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	699a      	ldr	r2, [r3, #24]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	430a      	orrs	r2, r1
 8004b18:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a2c      	ldr	r2, [pc, #176]	; (8004bd0 <UART_SetConfig+0x114>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d103      	bne.n	8004b2c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004b24:	f7fe ff4a 	bl	80039bc <HAL_RCC_GetPCLK2Freq>
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	e002      	b.n	8004b32 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004b2c:	f7fe ff32 	bl	8003994 <HAL_RCC_GetPCLK1Freq>
 8004b30:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	4613      	mov	r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	4413      	add	r3, r2
 8004b3a:	009a      	lsls	r2, r3, #2
 8004b3c:	441a      	add	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b48:	4a22      	ldr	r2, [pc, #136]	; (8004bd4 <UART_SetConfig+0x118>)
 8004b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4e:	095b      	lsrs	r3, r3, #5
 8004b50:	0119      	lsls	r1, r3, #4
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	4613      	mov	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	4413      	add	r3, r2
 8004b5a:	009a      	lsls	r2, r3, #2
 8004b5c:	441a      	add	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b68:	4b1a      	ldr	r3, [pc, #104]	; (8004bd4 <UART_SetConfig+0x118>)
 8004b6a:	fba3 0302 	umull	r0, r3, r3, r2
 8004b6e:	095b      	lsrs	r3, r3, #5
 8004b70:	2064      	movs	r0, #100	; 0x64
 8004b72:	fb00 f303 	mul.w	r3, r0, r3
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	011b      	lsls	r3, r3, #4
 8004b7a:	3332      	adds	r3, #50	; 0x32
 8004b7c:	4a15      	ldr	r2, [pc, #84]	; (8004bd4 <UART_SetConfig+0x118>)
 8004b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b82:	095b      	lsrs	r3, r3, #5
 8004b84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b88:	4419      	add	r1, r3
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	4413      	add	r3, r2
 8004b92:	009a      	lsls	r2, r3, #2
 8004b94:	441a      	add	r2, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ba0:	4b0c      	ldr	r3, [pc, #48]	; (8004bd4 <UART_SetConfig+0x118>)
 8004ba2:	fba3 0302 	umull	r0, r3, r3, r2
 8004ba6:	095b      	lsrs	r3, r3, #5
 8004ba8:	2064      	movs	r0, #100	; 0x64
 8004baa:	fb00 f303 	mul.w	r3, r0, r3
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	011b      	lsls	r3, r3, #4
 8004bb2:	3332      	adds	r3, #50	; 0x32
 8004bb4:	4a07      	ldr	r2, [pc, #28]	; (8004bd4 <UART_SetConfig+0x118>)
 8004bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bba:	095b      	lsrs	r3, r3, #5
 8004bbc:	f003 020f 	and.w	r2, r3, #15
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	440a      	add	r2, r1
 8004bc6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004bc8:	bf00      	nop
 8004bca:	3710      	adds	r7, #16
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	40013800 	.word	0x40013800
 8004bd4:	51eb851f 	.word	0x51eb851f

08004bd8 <atof>:
 8004bd8:	2100      	movs	r1, #0
 8004bda:	f001 bad1 	b.w	8006180 <strtod>

08004bde <atoi>:
 8004bde:	220a      	movs	r2, #10
 8004be0:	2100      	movs	r1, #0
 8004be2:	f001 bbb1 	b.w	8006348 <strtol>
	...

08004be8 <__errno>:
 8004be8:	4b01      	ldr	r3, [pc, #4]	; (8004bf0 <__errno+0x8>)
 8004bea:	6818      	ldr	r0, [r3, #0]
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	200000a4 	.word	0x200000a4

08004bf4 <__libc_init_array>:
 8004bf4:	b570      	push	{r4, r5, r6, lr}
 8004bf6:	2600      	movs	r6, #0
 8004bf8:	4d0c      	ldr	r5, [pc, #48]	; (8004c2c <__libc_init_array+0x38>)
 8004bfa:	4c0d      	ldr	r4, [pc, #52]	; (8004c30 <__libc_init_array+0x3c>)
 8004bfc:	1b64      	subs	r4, r4, r5
 8004bfe:	10a4      	asrs	r4, r4, #2
 8004c00:	42a6      	cmp	r6, r4
 8004c02:	d109      	bne.n	8004c18 <__libc_init_array+0x24>
 8004c04:	f004 faba 	bl	800917c <_init>
 8004c08:	2600      	movs	r6, #0
 8004c0a:	4d0a      	ldr	r5, [pc, #40]	; (8004c34 <__libc_init_array+0x40>)
 8004c0c:	4c0a      	ldr	r4, [pc, #40]	; (8004c38 <__libc_init_array+0x44>)
 8004c0e:	1b64      	subs	r4, r4, r5
 8004c10:	10a4      	asrs	r4, r4, #2
 8004c12:	42a6      	cmp	r6, r4
 8004c14:	d105      	bne.n	8004c22 <__libc_init_array+0x2e>
 8004c16:	bd70      	pop	{r4, r5, r6, pc}
 8004c18:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c1c:	4798      	blx	r3
 8004c1e:	3601      	adds	r6, #1
 8004c20:	e7ee      	b.n	8004c00 <__libc_init_array+0xc>
 8004c22:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c26:	4798      	blx	r3
 8004c28:	3601      	adds	r6, #1
 8004c2a:	e7f2      	b.n	8004c12 <__libc_init_array+0x1e>
 8004c2c:	080098f8 	.word	0x080098f8
 8004c30:	080098f8 	.word	0x080098f8
 8004c34:	080098f8 	.word	0x080098f8
 8004c38:	080098fc 	.word	0x080098fc

08004c3c <memset>:
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	4402      	add	r2, r0
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d100      	bne.n	8004c46 <memset+0xa>
 8004c44:	4770      	bx	lr
 8004c46:	f803 1b01 	strb.w	r1, [r3], #1
 8004c4a:	e7f9      	b.n	8004c40 <memset+0x4>

08004c4c <__cvt>:
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c52:	461f      	mov	r7, r3
 8004c54:	bfbb      	ittet	lt
 8004c56:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004c5a:	461f      	movlt	r7, r3
 8004c5c:	2300      	movge	r3, #0
 8004c5e:	232d      	movlt	r3, #45	; 0x2d
 8004c60:	b088      	sub	sp, #32
 8004c62:	4614      	mov	r4, r2
 8004c64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004c66:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004c68:	7013      	strb	r3, [r2, #0]
 8004c6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004c6c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004c70:	f023 0820 	bic.w	r8, r3, #32
 8004c74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004c78:	d005      	beq.n	8004c86 <__cvt+0x3a>
 8004c7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004c7e:	d100      	bne.n	8004c82 <__cvt+0x36>
 8004c80:	3501      	adds	r5, #1
 8004c82:	2302      	movs	r3, #2
 8004c84:	e000      	b.n	8004c88 <__cvt+0x3c>
 8004c86:	2303      	movs	r3, #3
 8004c88:	aa07      	add	r2, sp, #28
 8004c8a:	9204      	str	r2, [sp, #16]
 8004c8c:	aa06      	add	r2, sp, #24
 8004c8e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004c92:	e9cd 3500 	strd	r3, r5, [sp]
 8004c96:	4622      	mov	r2, r4
 8004c98:	463b      	mov	r3, r7
 8004c9a:	f001 fc09 	bl	80064b0 <_dtoa_r>
 8004c9e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004ca2:	4606      	mov	r6, r0
 8004ca4:	d102      	bne.n	8004cac <__cvt+0x60>
 8004ca6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004ca8:	07db      	lsls	r3, r3, #31
 8004caa:	d522      	bpl.n	8004cf2 <__cvt+0xa6>
 8004cac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004cb0:	eb06 0905 	add.w	r9, r6, r5
 8004cb4:	d110      	bne.n	8004cd8 <__cvt+0x8c>
 8004cb6:	7833      	ldrb	r3, [r6, #0]
 8004cb8:	2b30      	cmp	r3, #48	; 0x30
 8004cba:	d10a      	bne.n	8004cd2 <__cvt+0x86>
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	4620      	mov	r0, r4
 8004cc2:	4639      	mov	r1, r7
 8004cc4:	f7fb ff2e 	bl	8000b24 <__aeabi_dcmpeq>
 8004cc8:	b918      	cbnz	r0, 8004cd2 <__cvt+0x86>
 8004cca:	f1c5 0501 	rsb	r5, r5, #1
 8004cce:	f8ca 5000 	str.w	r5, [sl]
 8004cd2:	f8da 3000 	ldr.w	r3, [sl]
 8004cd6:	4499      	add	r9, r3
 8004cd8:	2200      	movs	r2, #0
 8004cda:	2300      	movs	r3, #0
 8004cdc:	4620      	mov	r0, r4
 8004cde:	4639      	mov	r1, r7
 8004ce0:	f7fb ff20 	bl	8000b24 <__aeabi_dcmpeq>
 8004ce4:	b108      	cbz	r0, 8004cea <__cvt+0x9e>
 8004ce6:	f8cd 901c 	str.w	r9, [sp, #28]
 8004cea:	2230      	movs	r2, #48	; 0x30
 8004cec:	9b07      	ldr	r3, [sp, #28]
 8004cee:	454b      	cmp	r3, r9
 8004cf0:	d307      	bcc.n	8004d02 <__cvt+0xb6>
 8004cf2:	4630      	mov	r0, r6
 8004cf4:	9b07      	ldr	r3, [sp, #28]
 8004cf6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004cf8:	1b9b      	subs	r3, r3, r6
 8004cfa:	6013      	str	r3, [r2, #0]
 8004cfc:	b008      	add	sp, #32
 8004cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d02:	1c59      	adds	r1, r3, #1
 8004d04:	9107      	str	r1, [sp, #28]
 8004d06:	701a      	strb	r2, [r3, #0]
 8004d08:	e7f0      	b.n	8004cec <__cvt+0xa0>

08004d0a <__exponent>:
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d0e:	2900      	cmp	r1, #0
 8004d10:	f803 2b02 	strb.w	r2, [r3], #2
 8004d14:	bfb6      	itet	lt
 8004d16:	222d      	movlt	r2, #45	; 0x2d
 8004d18:	222b      	movge	r2, #43	; 0x2b
 8004d1a:	4249      	neglt	r1, r1
 8004d1c:	2909      	cmp	r1, #9
 8004d1e:	7042      	strb	r2, [r0, #1]
 8004d20:	dd2b      	ble.n	8004d7a <__exponent+0x70>
 8004d22:	f10d 0407 	add.w	r4, sp, #7
 8004d26:	46a4      	mov	ip, r4
 8004d28:	270a      	movs	r7, #10
 8004d2a:	fb91 f6f7 	sdiv	r6, r1, r7
 8004d2e:	460a      	mov	r2, r1
 8004d30:	46a6      	mov	lr, r4
 8004d32:	fb07 1516 	mls	r5, r7, r6, r1
 8004d36:	2a63      	cmp	r2, #99	; 0x63
 8004d38:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004d3c:	4631      	mov	r1, r6
 8004d3e:	f104 34ff 	add.w	r4, r4, #4294967295
 8004d42:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004d46:	dcf0      	bgt.n	8004d2a <__exponent+0x20>
 8004d48:	3130      	adds	r1, #48	; 0x30
 8004d4a:	f1ae 0502 	sub.w	r5, lr, #2
 8004d4e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004d52:	4629      	mov	r1, r5
 8004d54:	1c44      	adds	r4, r0, #1
 8004d56:	4561      	cmp	r1, ip
 8004d58:	d30a      	bcc.n	8004d70 <__exponent+0x66>
 8004d5a:	f10d 0209 	add.w	r2, sp, #9
 8004d5e:	eba2 020e 	sub.w	r2, r2, lr
 8004d62:	4565      	cmp	r5, ip
 8004d64:	bf88      	it	hi
 8004d66:	2200      	movhi	r2, #0
 8004d68:	4413      	add	r3, r2
 8004d6a:	1a18      	subs	r0, r3, r0
 8004d6c:	b003      	add	sp, #12
 8004d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d70:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d74:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004d78:	e7ed      	b.n	8004d56 <__exponent+0x4c>
 8004d7a:	2330      	movs	r3, #48	; 0x30
 8004d7c:	3130      	adds	r1, #48	; 0x30
 8004d7e:	7083      	strb	r3, [r0, #2]
 8004d80:	70c1      	strb	r1, [r0, #3]
 8004d82:	1d03      	adds	r3, r0, #4
 8004d84:	e7f1      	b.n	8004d6a <__exponent+0x60>
	...

08004d88 <_printf_float>:
 8004d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8c:	b091      	sub	sp, #68	; 0x44
 8004d8e:	460c      	mov	r4, r1
 8004d90:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004d94:	4616      	mov	r6, r2
 8004d96:	461f      	mov	r7, r3
 8004d98:	4605      	mov	r5, r0
 8004d9a:	f002 fcef 	bl	800777c <_localeconv_r>
 8004d9e:	6803      	ldr	r3, [r0, #0]
 8004da0:	4618      	mov	r0, r3
 8004da2:	9309      	str	r3, [sp, #36]	; 0x24
 8004da4:	f7fb f9de 	bl	8000164 <strlen>
 8004da8:	2300      	movs	r3, #0
 8004daa:	930e      	str	r3, [sp, #56]	; 0x38
 8004dac:	f8d8 3000 	ldr.w	r3, [r8]
 8004db0:	900a      	str	r0, [sp, #40]	; 0x28
 8004db2:	3307      	adds	r3, #7
 8004db4:	f023 0307 	bic.w	r3, r3, #7
 8004db8:	f103 0208 	add.w	r2, r3, #8
 8004dbc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004dc0:	f8d4 b000 	ldr.w	fp, [r4]
 8004dc4:	f8c8 2000 	str.w	r2, [r8]
 8004dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dcc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004dd0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8004dd4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004dd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8004dda:	f04f 32ff 	mov.w	r2, #4294967295
 8004dde:	4640      	mov	r0, r8
 8004de0:	4b9c      	ldr	r3, [pc, #624]	; (8005054 <_printf_float+0x2cc>)
 8004de2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004de4:	f7fb fed0 	bl	8000b88 <__aeabi_dcmpun>
 8004de8:	bb70      	cbnz	r0, 8004e48 <_printf_float+0xc0>
 8004dea:	f04f 32ff 	mov.w	r2, #4294967295
 8004dee:	4640      	mov	r0, r8
 8004df0:	4b98      	ldr	r3, [pc, #608]	; (8005054 <_printf_float+0x2cc>)
 8004df2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004df4:	f7fb feaa 	bl	8000b4c <__aeabi_dcmple>
 8004df8:	bb30      	cbnz	r0, 8004e48 <_printf_float+0xc0>
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	4640      	mov	r0, r8
 8004e00:	4651      	mov	r1, sl
 8004e02:	f7fb fe99 	bl	8000b38 <__aeabi_dcmplt>
 8004e06:	b110      	cbz	r0, 8004e0e <_printf_float+0x86>
 8004e08:	232d      	movs	r3, #45	; 0x2d
 8004e0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e0e:	4b92      	ldr	r3, [pc, #584]	; (8005058 <_printf_float+0x2d0>)
 8004e10:	4892      	ldr	r0, [pc, #584]	; (800505c <_printf_float+0x2d4>)
 8004e12:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004e16:	bf94      	ite	ls
 8004e18:	4698      	movls	r8, r3
 8004e1a:	4680      	movhi	r8, r0
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	f04f 0a00 	mov.w	sl, #0
 8004e22:	6123      	str	r3, [r4, #16]
 8004e24:	f02b 0304 	bic.w	r3, fp, #4
 8004e28:	6023      	str	r3, [r4, #0]
 8004e2a:	4633      	mov	r3, r6
 8004e2c:	4621      	mov	r1, r4
 8004e2e:	4628      	mov	r0, r5
 8004e30:	9700      	str	r7, [sp, #0]
 8004e32:	aa0f      	add	r2, sp, #60	; 0x3c
 8004e34:	f000 f9d4 	bl	80051e0 <_printf_common>
 8004e38:	3001      	adds	r0, #1
 8004e3a:	f040 8090 	bne.w	8004f5e <_printf_float+0x1d6>
 8004e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e42:	b011      	add	sp, #68	; 0x44
 8004e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e48:	4642      	mov	r2, r8
 8004e4a:	4653      	mov	r3, sl
 8004e4c:	4640      	mov	r0, r8
 8004e4e:	4651      	mov	r1, sl
 8004e50:	f7fb fe9a 	bl	8000b88 <__aeabi_dcmpun>
 8004e54:	b148      	cbz	r0, 8004e6a <_printf_float+0xe2>
 8004e56:	f1ba 0f00 	cmp.w	sl, #0
 8004e5a:	bfb8      	it	lt
 8004e5c:	232d      	movlt	r3, #45	; 0x2d
 8004e5e:	4880      	ldr	r0, [pc, #512]	; (8005060 <_printf_float+0x2d8>)
 8004e60:	bfb8      	it	lt
 8004e62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004e66:	4b7f      	ldr	r3, [pc, #508]	; (8005064 <_printf_float+0x2dc>)
 8004e68:	e7d3      	b.n	8004e12 <_printf_float+0x8a>
 8004e6a:	6863      	ldr	r3, [r4, #4]
 8004e6c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	d142      	bne.n	8004efa <_printf_float+0x172>
 8004e74:	2306      	movs	r3, #6
 8004e76:	6063      	str	r3, [r4, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	9206      	str	r2, [sp, #24]
 8004e7c:	aa0e      	add	r2, sp, #56	; 0x38
 8004e7e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004e82:	aa0d      	add	r2, sp, #52	; 0x34
 8004e84:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004e88:	9203      	str	r2, [sp, #12]
 8004e8a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004e8e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004e92:	6023      	str	r3, [r4, #0]
 8004e94:	6863      	ldr	r3, [r4, #4]
 8004e96:	4642      	mov	r2, r8
 8004e98:	9300      	str	r3, [sp, #0]
 8004e9a:	4628      	mov	r0, r5
 8004e9c:	4653      	mov	r3, sl
 8004e9e:	910b      	str	r1, [sp, #44]	; 0x2c
 8004ea0:	f7ff fed4 	bl	8004c4c <__cvt>
 8004ea4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ea6:	4680      	mov	r8, r0
 8004ea8:	2947      	cmp	r1, #71	; 0x47
 8004eaa:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004eac:	d108      	bne.n	8004ec0 <_printf_float+0x138>
 8004eae:	1cc8      	adds	r0, r1, #3
 8004eb0:	db02      	blt.n	8004eb8 <_printf_float+0x130>
 8004eb2:	6863      	ldr	r3, [r4, #4]
 8004eb4:	4299      	cmp	r1, r3
 8004eb6:	dd40      	ble.n	8004f3a <_printf_float+0x1b2>
 8004eb8:	f1a9 0902 	sub.w	r9, r9, #2
 8004ebc:	fa5f f989 	uxtb.w	r9, r9
 8004ec0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004ec4:	d81f      	bhi.n	8004f06 <_printf_float+0x17e>
 8004ec6:	464a      	mov	r2, r9
 8004ec8:	3901      	subs	r1, #1
 8004eca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004ece:	910d      	str	r1, [sp, #52]	; 0x34
 8004ed0:	f7ff ff1b 	bl	8004d0a <__exponent>
 8004ed4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ed6:	4682      	mov	sl, r0
 8004ed8:	1813      	adds	r3, r2, r0
 8004eda:	2a01      	cmp	r2, #1
 8004edc:	6123      	str	r3, [r4, #16]
 8004ede:	dc02      	bgt.n	8004ee6 <_printf_float+0x15e>
 8004ee0:	6822      	ldr	r2, [r4, #0]
 8004ee2:	07d2      	lsls	r2, r2, #31
 8004ee4:	d501      	bpl.n	8004eea <_printf_float+0x162>
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	6123      	str	r3, [r4, #16]
 8004eea:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d09b      	beq.n	8004e2a <_printf_float+0xa2>
 8004ef2:	232d      	movs	r3, #45	; 0x2d
 8004ef4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ef8:	e797      	b.n	8004e2a <_printf_float+0xa2>
 8004efa:	2947      	cmp	r1, #71	; 0x47
 8004efc:	d1bc      	bne.n	8004e78 <_printf_float+0xf0>
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d1ba      	bne.n	8004e78 <_printf_float+0xf0>
 8004f02:	2301      	movs	r3, #1
 8004f04:	e7b7      	b.n	8004e76 <_printf_float+0xee>
 8004f06:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004f0a:	d118      	bne.n	8004f3e <_printf_float+0x1b6>
 8004f0c:	2900      	cmp	r1, #0
 8004f0e:	6863      	ldr	r3, [r4, #4]
 8004f10:	dd0b      	ble.n	8004f2a <_printf_float+0x1a2>
 8004f12:	6121      	str	r1, [r4, #16]
 8004f14:	b913      	cbnz	r3, 8004f1c <_printf_float+0x194>
 8004f16:	6822      	ldr	r2, [r4, #0]
 8004f18:	07d0      	lsls	r0, r2, #31
 8004f1a:	d502      	bpl.n	8004f22 <_printf_float+0x19a>
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	440b      	add	r3, r1
 8004f20:	6123      	str	r3, [r4, #16]
 8004f22:	f04f 0a00 	mov.w	sl, #0
 8004f26:	65a1      	str	r1, [r4, #88]	; 0x58
 8004f28:	e7df      	b.n	8004eea <_printf_float+0x162>
 8004f2a:	b913      	cbnz	r3, 8004f32 <_printf_float+0x1aa>
 8004f2c:	6822      	ldr	r2, [r4, #0]
 8004f2e:	07d2      	lsls	r2, r2, #31
 8004f30:	d501      	bpl.n	8004f36 <_printf_float+0x1ae>
 8004f32:	3302      	adds	r3, #2
 8004f34:	e7f4      	b.n	8004f20 <_printf_float+0x198>
 8004f36:	2301      	movs	r3, #1
 8004f38:	e7f2      	b.n	8004f20 <_printf_float+0x198>
 8004f3a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004f3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f40:	4299      	cmp	r1, r3
 8004f42:	db05      	blt.n	8004f50 <_printf_float+0x1c8>
 8004f44:	6823      	ldr	r3, [r4, #0]
 8004f46:	6121      	str	r1, [r4, #16]
 8004f48:	07d8      	lsls	r0, r3, #31
 8004f4a:	d5ea      	bpl.n	8004f22 <_printf_float+0x19a>
 8004f4c:	1c4b      	adds	r3, r1, #1
 8004f4e:	e7e7      	b.n	8004f20 <_printf_float+0x198>
 8004f50:	2900      	cmp	r1, #0
 8004f52:	bfcc      	ite	gt
 8004f54:	2201      	movgt	r2, #1
 8004f56:	f1c1 0202 	rsble	r2, r1, #2
 8004f5a:	4413      	add	r3, r2
 8004f5c:	e7e0      	b.n	8004f20 <_printf_float+0x198>
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	055a      	lsls	r2, r3, #21
 8004f62:	d407      	bmi.n	8004f74 <_printf_float+0x1ec>
 8004f64:	6923      	ldr	r3, [r4, #16]
 8004f66:	4642      	mov	r2, r8
 8004f68:	4631      	mov	r1, r6
 8004f6a:	4628      	mov	r0, r5
 8004f6c:	47b8      	blx	r7
 8004f6e:	3001      	adds	r0, #1
 8004f70:	d12b      	bne.n	8004fca <_printf_float+0x242>
 8004f72:	e764      	b.n	8004e3e <_printf_float+0xb6>
 8004f74:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004f78:	f240 80dd 	bls.w	8005136 <_printf_float+0x3ae>
 8004f7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f80:	2200      	movs	r2, #0
 8004f82:	2300      	movs	r3, #0
 8004f84:	f7fb fdce 	bl	8000b24 <__aeabi_dcmpeq>
 8004f88:	2800      	cmp	r0, #0
 8004f8a:	d033      	beq.n	8004ff4 <_printf_float+0x26c>
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	4631      	mov	r1, r6
 8004f90:	4628      	mov	r0, r5
 8004f92:	4a35      	ldr	r2, [pc, #212]	; (8005068 <_printf_float+0x2e0>)
 8004f94:	47b8      	blx	r7
 8004f96:	3001      	adds	r0, #1
 8004f98:	f43f af51 	beq.w	8004e3e <_printf_float+0xb6>
 8004f9c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	db02      	blt.n	8004faa <_printf_float+0x222>
 8004fa4:	6823      	ldr	r3, [r4, #0]
 8004fa6:	07d8      	lsls	r0, r3, #31
 8004fa8:	d50f      	bpl.n	8004fca <_printf_float+0x242>
 8004faa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fae:	4631      	mov	r1, r6
 8004fb0:	4628      	mov	r0, r5
 8004fb2:	47b8      	blx	r7
 8004fb4:	3001      	adds	r0, #1
 8004fb6:	f43f af42 	beq.w	8004e3e <_printf_float+0xb6>
 8004fba:	f04f 0800 	mov.w	r8, #0
 8004fbe:	f104 091a 	add.w	r9, r4, #26
 8004fc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	4543      	cmp	r3, r8
 8004fc8:	dc09      	bgt.n	8004fde <_printf_float+0x256>
 8004fca:	6823      	ldr	r3, [r4, #0]
 8004fcc:	079b      	lsls	r3, r3, #30
 8004fce:	f100 8102 	bmi.w	80051d6 <_printf_float+0x44e>
 8004fd2:	68e0      	ldr	r0, [r4, #12]
 8004fd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004fd6:	4298      	cmp	r0, r3
 8004fd8:	bfb8      	it	lt
 8004fda:	4618      	movlt	r0, r3
 8004fdc:	e731      	b.n	8004e42 <_printf_float+0xba>
 8004fde:	2301      	movs	r3, #1
 8004fe0:	464a      	mov	r2, r9
 8004fe2:	4631      	mov	r1, r6
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	47b8      	blx	r7
 8004fe8:	3001      	adds	r0, #1
 8004fea:	f43f af28 	beq.w	8004e3e <_printf_float+0xb6>
 8004fee:	f108 0801 	add.w	r8, r8, #1
 8004ff2:	e7e6      	b.n	8004fc2 <_printf_float+0x23a>
 8004ff4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	dc38      	bgt.n	800506c <_printf_float+0x2e4>
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	4631      	mov	r1, r6
 8004ffe:	4628      	mov	r0, r5
 8005000:	4a19      	ldr	r2, [pc, #100]	; (8005068 <_printf_float+0x2e0>)
 8005002:	47b8      	blx	r7
 8005004:	3001      	adds	r0, #1
 8005006:	f43f af1a 	beq.w	8004e3e <_printf_float+0xb6>
 800500a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800500e:	4313      	orrs	r3, r2
 8005010:	d102      	bne.n	8005018 <_printf_float+0x290>
 8005012:	6823      	ldr	r3, [r4, #0]
 8005014:	07d9      	lsls	r1, r3, #31
 8005016:	d5d8      	bpl.n	8004fca <_printf_float+0x242>
 8005018:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800501c:	4631      	mov	r1, r6
 800501e:	4628      	mov	r0, r5
 8005020:	47b8      	blx	r7
 8005022:	3001      	adds	r0, #1
 8005024:	f43f af0b 	beq.w	8004e3e <_printf_float+0xb6>
 8005028:	f04f 0900 	mov.w	r9, #0
 800502c:	f104 0a1a 	add.w	sl, r4, #26
 8005030:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005032:	425b      	negs	r3, r3
 8005034:	454b      	cmp	r3, r9
 8005036:	dc01      	bgt.n	800503c <_printf_float+0x2b4>
 8005038:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800503a:	e794      	b.n	8004f66 <_printf_float+0x1de>
 800503c:	2301      	movs	r3, #1
 800503e:	4652      	mov	r2, sl
 8005040:	4631      	mov	r1, r6
 8005042:	4628      	mov	r0, r5
 8005044:	47b8      	blx	r7
 8005046:	3001      	adds	r0, #1
 8005048:	f43f aef9 	beq.w	8004e3e <_printf_float+0xb6>
 800504c:	f109 0901 	add.w	r9, r9, #1
 8005050:	e7ee      	b.n	8005030 <_printf_float+0x2a8>
 8005052:	bf00      	nop
 8005054:	7fefffff 	.word	0x7fefffff
 8005058:	08009404 	.word	0x08009404
 800505c:	08009408 	.word	0x08009408
 8005060:	08009410 	.word	0x08009410
 8005064:	0800940c 	.word	0x0800940c
 8005068:	08009414 	.word	0x08009414
 800506c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800506e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005070:	429a      	cmp	r2, r3
 8005072:	bfa8      	it	ge
 8005074:	461a      	movge	r2, r3
 8005076:	2a00      	cmp	r2, #0
 8005078:	4691      	mov	r9, r2
 800507a:	dc37      	bgt.n	80050ec <_printf_float+0x364>
 800507c:	f04f 0b00 	mov.w	fp, #0
 8005080:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005084:	f104 021a 	add.w	r2, r4, #26
 8005088:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800508c:	ebaa 0309 	sub.w	r3, sl, r9
 8005090:	455b      	cmp	r3, fp
 8005092:	dc33      	bgt.n	80050fc <_printf_float+0x374>
 8005094:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005098:	429a      	cmp	r2, r3
 800509a:	db3b      	blt.n	8005114 <_printf_float+0x38c>
 800509c:	6823      	ldr	r3, [r4, #0]
 800509e:	07da      	lsls	r2, r3, #31
 80050a0:	d438      	bmi.n	8005114 <_printf_float+0x38c>
 80050a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80050a4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80050a6:	eba3 020a 	sub.w	r2, r3, sl
 80050aa:	eba3 0901 	sub.w	r9, r3, r1
 80050ae:	4591      	cmp	r9, r2
 80050b0:	bfa8      	it	ge
 80050b2:	4691      	movge	r9, r2
 80050b4:	f1b9 0f00 	cmp.w	r9, #0
 80050b8:	dc34      	bgt.n	8005124 <_printf_float+0x39c>
 80050ba:	f04f 0800 	mov.w	r8, #0
 80050be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050c2:	f104 0a1a 	add.w	sl, r4, #26
 80050c6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80050ca:	1a9b      	subs	r3, r3, r2
 80050cc:	eba3 0309 	sub.w	r3, r3, r9
 80050d0:	4543      	cmp	r3, r8
 80050d2:	f77f af7a 	ble.w	8004fca <_printf_float+0x242>
 80050d6:	2301      	movs	r3, #1
 80050d8:	4652      	mov	r2, sl
 80050da:	4631      	mov	r1, r6
 80050dc:	4628      	mov	r0, r5
 80050de:	47b8      	blx	r7
 80050e0:	3001      	adds	r0, #1
 80050e2:	f43f aeac 	beq.w	8004e3e <_printf_float+0xb6>
 80050e6:	f108 0801 	add.w	r8, r8, #1
 80050ea:	e7ec      	b.n	80050c6 <_printf_float+0x33e>
 80050ec:	4613      	mov	r3, r2
 80050ee:	4631      	mov	r1, r6
 80050f0:	4642      	mov	r2, r8
 80050f2:	4628      	mov	r0, r5
 80050f4:	47b8      	blx	r7
 80050f6:	3001      	adds	r0, #1
 80050f8:	d1c0      	bne.n	800507c <_printf_float+0x2f4>
 80050fa:	e6a0      	b.n	8004e3e <_printf_float+0xb6>
 80050fc:	2301      	movs	r3, #1
 80050fe:	4631      	mov	r1, r6
 8005100:	4628      	mov	r0, r5
 8005102:	920b      	str	r2, [sp, #44]	; 0x2c
 8005104:	47b8      	blx	r7
 8005106:	3001      	adds	r0, #1
 8005108:	f43f ae99 	beq.w	8004e3e <_printf_float+0xb6>
 800510c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800510e:	f10b 0b01 	add.w	fp, fp, #1
 8005112:	e7b9      	b.n	8005088 <_printf_float+0x300>
 8005114:	4631      	mov	r1, r6
 8005116:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800511a:	4628      	mov	r0, r5
 800511c:	47b8      	blx	r7
 800511e:	3001      	adds	r0, #1
 8005120:	d1bf      	bne.n	80050a2 <_printf_float+0x31a>
 8005122:	e68c      	b.n	8004e3e <_printf_float+0xb6>
 8005124:	464b      	mov	r3, r9
 8005126:	4631      	mov	r1, r6
 8005128:	4628      	mov	r0, r5
 800512a:	eb08 020a 	add.w	r2, r8, sl
 800512e:	47b8      	blx	r7
 8005130:	3001      	adds	r0, #1
 8005132:	d1c2      	bne.n	80050ba <_printf_float+0x332>
 8005134:	e683      	b.n	8004e3e <_printf_float+0xb6>
 8005136:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005138:	2a01      	cmp	r2, #1
 800513a:	dc01      	bgt.n	8005140 <_printf_float+0x3b8>
 800513c:	07db      	lsls	r3, r3, #31
 800513e:	d537      	bpl.n	80051b0 <_printf_float+0x428>
 8005140:	2301      	movs	r3, #1
 8005142:	4642      	mov	r2, r8
 8005144:	4631      	mov	r1, r6
 8005146:	4628      	mov	r0, r5
 8005148:	47b8      	blx	r7
 800514a:	3001      	adds	r0, #1
 800514c:	f43f ae77 	beq.w	8004e3e <_printf_float+0xb6>
 8005150:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005154:	4631      	mov	r1, r6
 8005156:	4628      	mov	r0, r5
 8005158:	47b8      	blx	r7
 800515a:	3001      	adds	r0, #1
 800515c:	f43f ae6f 	beq.w	8004e3e <_printf_float+0xb6>
 8005160:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005164:	2200      	movs	r2, #0
 8005166:	2300      	movs	r3, #0
 8005168:	f7fb fcdc 	bl	8000b24 <__aeabi_dcmpeq>
 800516c:	b9d8      	cbnz	r0, 80051a6 <_printf_float+0x41e>
 800516e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005170:	f108 0201 	add.w	r2, r8, #1
 8005174:	3b01      	subs	r3, #1
 8005176:	4631      	mov	r1, r6
 8005178:	4628      	mov	r0, r5
 800517a:	47b8      	blx	r7
 800517c:	3001      	adds	r0, #1
 800517e:	d10e      	bne.n	800519e <_printf_float+0x416>
 8005180:	e65d      	b.n	8004e3e <_printf_float+0xb6>
 8005182:	2301      	movs	r3, #1
 8005184:	464a      	mov	r2, r9
 8005186:	4631      	mov	r1, r6
 8005188:	4628      	mov	r0, r5
 800518a:	47b8      	blx	r7
 800518c:	3001      	adds	r0, #1
 800518e:	f43f ae56 	beq.w	8004e3e <_printf_float+0xb6>
 8005192:	f108 0801 	add.w	r8, r8, #1
 8005196:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005198:	3b01      	subs	r3, #1
 800519a:	4543      	cmp	r3, r8
 800519c:	dcf1      	bgt.n	8005182 <_printf_float+0x3fa>
 800519e:	4653      	mov	r3, sl
 80051a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80051a4:	e6e0      	b.n	8004f68 <_printf_float+0x1e0>
 80051a6:	f04f 0800 	mov.w	r8, #0
 80051aa:	f104 091a 	add.w	r9, r4, #26
 80051ae:	e7f2      	b.n	8005196 <_printf_float+0x40e>
 80051b0:	2301      	movs	r3, #1
 80051b2:	4642      	mov	r2, r8
 80051b4:	e7df      	b.n	8005176 <_printf_float+0x3ee>
 80051b6:	2301      	movs	r3, #1
 80051b8:	464a      	mov	r2, r9
 80051ba:	4631      	mov	r1, r6
 80051bc:	4628      	mov	r0, r5
 80051be:	47b8      	blx	r7
 80051c0:	3001      	adds	r0, #1
 80051c2:	f43f ae3c 	beq.w	8004e3e <_printf_float+0xb6>
 80051c6:	f108 0801 	add.w	r8, r8, #1
 80051ca:	68e3      	ldr	r3, [r4, #12]
 80051cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80051ce:	1a5b      	subs	r3, r3, r1
 80051d0:	4543      	cmp	r3, r8
 80051d2:	dcf0      	bgt.n	80051b6 <_printf_float+0x42e>
 80051d4:	e6fd      	b.n	8004fd2 <_printf_float+0x24a>
 80051d6:	f04f 0800 	mov.w	r8, #0
 80051da:	f104 0919 	add.w	r9, r4, #25
 80051de:	e7f4      	b.n	80051ca <_printf_float+0x442>

080051e0 <_printf_common>:
 80051e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051e4:	4616      	mov	r6, r2
 80051e6:	4699      	mov	r9, r3
 80051e8:	688a      	ldr	r2, [r1, #8]
 80051ea:	690b      	ldr	r3, [r1, #16]
 80051ec:	4607      	mov	r7, r0
 80051ee:	4293      	cmp	r3, r2
 80051f0:	bfb8      	it	lt
 80051f2:	4613      	movlt	r3, r2
 80051f4:	6033      	str	r3, [r6, #0]
 80051f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80051fa:	460c      	mov	r4, r1
 80051fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005200:	b10a      	cbz	r2, 8005206 <_printf_common+0x26>
 8005202:	3301      	adds	r3, #1
 8005204:	6033      	str	r3, [r6, #0]
 8005206:	6823      	ldr	r3, [r4, #0]
 8005208:	0699      	lsls	r1, r3, #26
 800520a:	bf42      	ittt	mi
 800520c:	6833      	ldrmi	r3, [r6, #0]
 800520e:	3302      	addmi	r3, #2
 8005210:	6033      	strmi	r3, [r6, #0]
 8005212:	6825      	ldr	r5, [r4, #0]
 8005214:	f015 0506 	ands.w	r5, r5, #6
 8005218:	d106      	bne.n	8005228 <_printf_common+0x48>
 800521a:	f104 0a19 	add.w	sl, r4, #25
 800521e:	68e3      	ldr	r3, [r4, #12]
 8005220:	6832      	ldr	r2, [r6, #0]
 8005222:	1a9b      	subs	r3, r3, r2
 8005224:	42ab      	cmp	r3, r5
 8005226:	dc28      	bgt.n	800527a <_printf_common+0x9a>
 8005228:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800522c:	1e13      	subs	r3, r2, #0
 800522e:	6822      	ldr	r2, [r4, #0]
 8005230:	bf18      	it	ne
 8005232:	2301      	movne	r3, #1
 8005234:	0692      	lsls	r2, r2, #26
 8005236:	d42d      	bmi.n	8005294 <_printf_common+0xb4>
 8005238:	4649      	mov	r1, r9
 800523a:	4638      	mov	r0, r7
 800523c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005240:	47c0      	blx	r8
 8005242:	3001      	adds	r0, #1
 8005244:	d020      	beq.n	8005288 <_printf_common+0xa8>
 8005246:	6823      	ldr	r3, [r4, #0]
 8005248:	68e5      	ldr	r5, [r4, #12]
 800524a:	f003 0306 	and.w	r3, r3, #6
 800524e:	2b04      	cmp	r3, #4
 8005250:	bf18      	it	ne
 8005252:	2500      	movne	r5, #0
 8005254:	6832      	ldr	r2, [r6, #0]
 8005256:	f04f 0600 	mov.w	r6, #0
 800525a:	68a3      	ldr	r3, [r4, #8]
 800525c:	bf08      	it	eq
 800525e:	1aad      	subeq	r5, r5, r2
 8005260:	6922      	ldr	r2, [r4, #16]
 8005262:	bf08      	it	eq
 8005264:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005268:	4293      	cmp	r3, r2
 800526a:	bfc4      	itt	gt
 800526c:	1a9b      	subgt	r3, r3, r2
 800526e:	18ed      	addgt	r5, r5, r3
 8005270:	341a      	adds	r4, #26
 8005272:	42b5      	cmp	r5, r6
 8005274:	d11a      	bne.n	80052ac <_printf_common+0xcc>
 8005276:	2000      	movs	r0, #0
 8005278:	e008      	b.n	800528c <_printf_common+0xac>
 800527a:	2301      	movs	r3, #1
 800527c:	4652      	mov	r2, sl
 800527e:	4649      	mov	r1, r9
 8005280:	4638      	mov	r0, r7
 8005282:	47c0      	blx	r8
 8005284:	3001      	adds	r0, #1
 8005286:	d103      	bne.n	8005290 <_printf_common+0xb0>
 8005288:	f04f 30ff 	mov.w	r0, #4294967295
 800528c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005290:	3501      	adds	r5, #1
 8005292:	e7c4      	b.n	800521e <_printf_common+0x3e>
 8005294:	2030      	movs	r0, #48	; 0x30
 8005296:	18e1      	adds	r1, r4, r3
 8005298:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800529c:	1c5a      	adds	r2, r3, #1
 800529e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052a2:	4422      	add	r2, r4
 80052a4:	3302      	adds	r3, #2
 80052a6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052aa:	e7c5      	b.n	8005238 <_printf_common+0x58>
 80052ac:	2301      	movs	r3, #1
 80052ae:	4622      	mov	r2, r4
 80052b0:	4649      	mov	r1, r9
 80052b2:	4638      	mov	r0, r7
 80052b4:	47c0      	blx	r8
 80052b6:	3001      	adds	r0, #1
 80052b8:	d0e6      	beq.n	8005288 <_printf_common+0xa8>
 80052ba:	3601      	adds	r6, #1
 80052bc:	e7d9      	b.n	8005272 <_printf_common+0x92>
	...

080052c0 <_printf_i>:
 80052c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052c4:	7e0f      	ldrb	r7, [r1, #24]
 80052c6:	4691      	mov	r9, r2
 80052c8:	2f78      	cmp	r7, #120	; 0x78
 80052ca:	4680      	mov	r8, r0
 80052cc:	460c      	mov	r4, r1
 80052ce:	469a      	mov	sl, r3
 80052d0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80052d6:	d807      	bhi.n	80052e8 <_printf_i+0x28>
 80052d8:	2f62      	cmp	r7, #98	; 0x62
 80052da:	d80a      	bhi.n	80052f2 <_printf_i+0x32>
 80052dc:	2f00      	cmp	r7, #0
 80052de:	f000 80d9 	beq.w	8005494 <_printf_i+0x1d4>
 80052e2:	2f58      	cmp	r7, #88	; 0x58
 80052e4:	f000 80a4 	beq.w	8005430 <_printf_i+0x170>
 80052e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80052f0:	e03a      	b.n	8005368 <_printf_i+0xa8>
 80052f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80052f6:	2b15      	cmp	r3, #21
 80052f8:	d8f6      	bhi.n	80052e8 <_printf_i+0x28>
 80052fa:	a101      	add	r1, pc, #4	; (adr r1, 8005300 <_printf_i+0x40>)
 80052fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005300:	08005359 	.word	0x08005359
 8005304:	0800536d 	.word	0x0800536d
 8005308:	080052e9 	.word	0x080052e9
 800530c:	080052e9 	.word	0x080052e9
 8005310:	080052e9 	.word	0x080052e9
 8005314:	080052e9 	.word	0x080052e9
 8005318:	0800536d 	.word	0x0800536d
 800531c:	080052e9 	.word	0x080052e9
 8005320:	080052e9 	.word	0x080052e9
 8005324:	080052e9 	.word	0x080052e9
 8005328:	080052e9 	.word	0x080052e9
 800532c:	0800547b 	.word	0x0800547b
 8005330:	0800539d 	.word	0x0800539d
 8005334:	0800545d 	.word	0x0800545d
 8005338:	080052e9 	.word	0x080052e9
 800533c:	080052e9 	.word	0x080052e9
 8005340:	0800549d 	.word	0x0800549d
 8005344:	080052e9 	.word	0x080052e9
 8005348:	0800539d 	.word	0x0800539d
 800534c:	080052e9 	.word	0x080052e9
 8005350:	080052e9 	.word	0x080052e9
 8005354:	08005465 	.word	0x08005465
 8005358:	682b      	ldr	r3, [r5, #0]
 800535a:	1d1a      	adds	r2, r3, #4
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	602a      	str	r2, [r5, #0]
 8005360:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005364:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005368:	2301      	movs	r3, #1
 800536a:	e0a4      	b.n	80054b6 <_printf_i+0x1f6>
 800536c:	6820      	ldr	r0, [r4, #0]
 800536e:	6829      	ldr	r1, [r5, #0]
 8005370:	0606      	lsls	r6, r0, #24
 8005372:	f101 0304 	add.w	r3, r1, #4
 8005376:	d50a      	bpl.n	800538e <_printf_i+0xce>
 8005378:	680e      	ldr	r6, [r1, #0]
 800537a:	602b      	str	r3, [r5, #0]
 800537c:	2e00      	cmp	r6, #0
 800537e:	da03      	bge.n	8005388 <_printf_i+0xc8>
 8005380:	232d      	movs	r3, #45	; 0x2d
 8005382:	4276      	negs	r6, r6
 8005384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005388:	230a      	movs	r3, #10
 800538a:	485e      	ldr	r0, [pc, #376]	; (8005504 <_printf_i+0x244>)
 800538c:	e019      	b.n	80053c2 <_printf_i+0x102>
 800538e:	680e      	ldr	r6, [r1, #0]
 8005390:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005394:	602b      	str	r3, [r5, #0]
 8005396:	bf18      	it	ne
 8005398:	b236      	sxthne	r6, r6
 800539a:	e7ef      	b.n	800537c <_printf_i+0xbc>
 800539c:	682b      	ldr	r3, [r5, #0]
 800539e:	6820      	ldr	r0, [r4, #0]
 80053a0:	1d19      	adds	r1, r3, #4
 80053a2:	6029      	str	r1, [r5, #0]
 80053a4:	0601      	lsls	r1, r0, #24
 80053a6:	d501      	bpl.n	80053ac <_printf_i+0xec>
 80053a8:	681e      	ldr	r6, [r3, #0]
 80053aa:	e002      	b.n	80053b2 <_printf_i+0xf2>
 80053ac:	0646      	lsls	r6, r0, #25
 80053ae:	d5fb      	bpl.n	80053a8 <_printf_i+0xe8>
 80053b0:	881e      	ldrh	r6, [r3, #0]
 80053b2:	2f6f      	cmp	r7, #111	; 0x6f
 80053b4:	bf0c      	ite	eq
 80053b6:	2308      	moveq	r3, #8
 80053b8:	230a      	movne	r3, #10
 80053ba:	4852      	ldr	r0, [pc, #328]	; (8005504 <_printf_i+0x244>)
 80053bc:	2100      	movs	r1, #0
 80053be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053c2:	6865      	ldr	r5, [r4, #4]
 80053c4:	2d00      	cmp	r5, #0
 80053c6:	bfa8      	it	ge
 80053c8:	6821      	ldrge	r1, [r4, #0]
 80053ca:	60a5      	str	r5, [r4, #8]
 80053cc:	bfa4      	itt	ge
 80053ce:	f021 0104 	bicge.w	r1, r1, #4
 80053d2:	6021      	strge	r1, [r4, #0]
 80053d4:	b90e      	cbnz	r6, 80053da <_printf_i+0x11a>
 80053d6:	2d00      	cmp	r5, #0
 80053d8:	d04d      	beq.n	8005476 <_printf_i+0x1b6>
 80053da:	4615      	mov	r5, r2
 80053dc:	fbb6 f1f3 	udiv	r1, r6, r3
 80053e0:	fb03 6711 	mls	r7, r3, r1, r6
 80053e4:	5dc7      	ldrb	r7, [r0, r7]
 80053e6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80053ea:	4637      	mov	r7, r6
 80053ec:	42bb      	cmp	r3, r7
 80053ee:	460e      	mov	r6, r1
 80053f0:	d9f4      	bls.n	80053dc <_printf_i+0x11c>
 80053f2:	2b08      	cmp	r3, #8
 80053f4:	d10b      	bne.n	800540e <_printf_i+0x14e>
 80053f6:	6823      	ldr	r3, [r4, #0]
 80053f8:	07de      	lsls	r6, r3, #31
 80053fa:	d508      	bpl.n	800540e <_printf_i+0x14e>
 80053fc:	6923      	ldr	r3, [r4, #16]
 80053fe:	6861      	ldr	r1, [r4, #4]
 8005400:	4299      	cmp	r1, r3
 8005402:	bfde      	ittt	le
 8005404:	2330      	movle	r3, #48	; 0x30
 8005406:	f805 3c01 	strble.w	r3, [r5, #-1]
 800540a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800540e:	1b52      	subs	r2, r2, r5
 8005410:	6122      	str	r2, [r4, #16]
 8005412:	464b      	mov	r3, r9
 8005414:	4621      	mov	r1, r4
 8005416:	4640      	mov	r0, r8
 8005418:	f8cd a000 	str.w	sl, [sp]
 800541c:	aa03      	add	r2, sp, #12
 800541e:	f7ff fedf 	bl	80051e0 <_printf_common>
 8005422:	3001      	adds	r0, #1
 8005424:	d14c      	bne.n	80054c0 <_printf_i+0x200>
 8005426:	f04f 30ff 	mov.w	r0, #4294967295
 800542a:	b004      	add	sp, #16
 800542c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005430:	4834      	ldr	r0, [pc, #208]	; (8005504 <_printf_i+0x244>)
 8005432:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005436:	6829      	ldr	r1, [r5, #0]
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	f851 6b04 	ldr.w	r6, [r1], #4
 800543e:	6029      	str	r1, [r5, #0]
 8005440:	061d      	lsls	r5, r3, #24
 8005442:	d514      	bpl.n	800546e <_printf_i+0x1ae>
 8005444:	07df      	lsls	r7, r3, #31
 8005446:	bf44      	itt	mi
 8005448:	f043 0320 	orrmi.w	r3, r3, #32
 800544c:	6023      	strmi	r3, [r4, #0]
 800544e:	b91e      	cbnz	r6, 8005458 <_printf_i+0x198>
 8005450:	6823      	ldr	r3, [r4, #0]
 8005452:	f023 0320 	bic.w	r3, r3, #32
 8005456:	6023      	str	r3, [r4, #0]
 8005458:	2310      	movs	r3, #16
 800545a:	e7af      	b.n	80053bc <_printf_i+0xfc>
 800545c:	6823      	ldr	r3, [r4, #0]
 800545e:	f043 0320 	orr.w	r3, r3, #32
 8005462:	6023      	str	r3, [r4, #0]
 8005464:	2378      	movs	r3, #120	; 0x78
 8005466:	4828      	ldr	r0, [pc, #160]	; (8005508 <_printf_i+0x248>)
 8005468:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800546c:	e7e3      	b.n	8005436 <_printf_i+0x176>
 800546e:	0659      	lsls	r1, r3, #25
 8005470:	bf48      	it	mi
 8005472:	b2b6      	uxthmi	r6, r6
 8005474:	e7e6      	b.n	8005444 <_printf_i+0x184>
 8005476:	4615      	mov	r5, r2
 8005478:	e7bb      	b.n	80053f2 <_printf_i+0x132>
 800547a:	682b      	ldr	r3, [r5, #0]
 800547c:	6826      	ldr	r6, [r4, #0]
 800547e:	1d18      	adds	r0, r3, #4
 8005480:	6961      	ldr	r1, [r4, #20]
 8005482:	6028      	str	r0, [r5, #0]
 8005484:	0635      	lsls	r5, r6, #24
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	d501      	bpl.n	800548e <_printf_i+0x1ce>
 800548a:	6019      	str	r1, [r3, #0]
 800548c:	e002      	b.n	8005494 <_printf_i+0x1d4>
 800548e:	0670      	lsls	r0, r6, #25
 8005490:	d5fb      	bpl.n	800548a <_printf_i+0x1ca>
 8005492:	8019      	strh	r1, [r3, #0]
 8005494:	2300      	movs	r3, #0
 8005496:	4615      	mov	r5, r2
 8005498:	6123      	str	r3, [r4, #16]
 800549a:	e7ba      	b.n	8005412 <_printf_i+0x152>
 800549c:	682b      	ldr	r3, [r5, #0]
 800549e:	2100      	movs	r1, #0
 80054a0:	1d1a      	adds	r2, r3, #4
 80054a2:	602a      	str	r2, [r5, #0]
 80054a4:	681d      	ldr	r5, [r3, #0]
 80054a6:	6862      	ldr	r2, [r4, #4]
 80054a8:	4628      	mov	r0, r5
 80054aa:	f002 f985 	bl	80077b8 <memchr>
 80054ae:	b108      	cbz	r0, 80054b4 <_printf_i+0x1f4>
 80054b0:	1b40      	subs	r0, r0, r5
 80054b2:	6060      	str	r0, [r4, #4]
 80054b4:	6863      	ldr	r3, [r4, #4]
 80054b6:	6123      	str	r3, [r4, #16]
 80054b8:	2300      	movs	r3, #0
 80054ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054be:	e7a8      	b.n	8005412 <_printf_i+0x152>
 80054c0:	462a      	mov	r2, r5
 80054c2:	4649      	mov	r1, r9
 80054c4:	4640      	mov	r0, r8
 80054c6:	6923      	ldr	r3, [r4, #16]
 80054c8:	47d0      	blx	sl
 80054ca:	3001      	adds	r0, #1
 80054cc:	d0ab      	beq.n	8005426 <_printf_i+0x166>
 80054ce:	6823      	ldr	r3, [r4, #0]
 80054d0:	079b      	lsls	r3, r3, #30
 80054d2:	d413      	bmi.n	80054fc <_printf_i+0x23c>
 80054d4:	68e0      	ldr	r0, [r4, #12]
 80054d6:	9b03      	ldr	r3, [sp, #12]
 80054d8:	4298      	cmp	r0, r3
 80054da:	bfb8      	it	lt
 80054dc:	4618      	movlt	r0, r3
 80054de:	e7a4      	b.n	800542a <_printf_i+0x16a>
 80054e0:	2301      	movs	r3, #1
 80054e2:	4632      	mov	r2, r6
 80054e4:	4649      	mov	r1, r9
 80054e6:	4640      	mov	r0, r8
 80054e8:	47d0      	blx	sl
 80054ea:	3001      	adds	r0, #1
 80054ec:	d09b      	beq.n	8005426 <_printf_i+0x166>
 80054ee:	3501      	adds	r5, #1
 80054f0:	68e3      	ldr	r3, [r4, #12]
 80054f2:	9903      	ldr	r1, [sp, #12]
 80054f4:	1a5b      	subs	r3, r3, r1
 80054f6:	42ab      	cmp	r3, r5
 80054f8:	dcf2      	bgt.n	80054e0 <_printf_i+0x220>
 80054fa:	e7eb      	b.n	80054d4 <_printf_i+0x214>
 80054fc:	2500      	movs	r5, #0
 80054fe:	f104 0619 	add.w	r6, r4, #25
 8005502:	e7f5      	b.n	80054f0 <_printf_i+0x230>
 8005504:	08009416 	.word	0x08009416
 8005508:	08009427 	.word	0x08009427

0800550c <siprintf>:
 800550c:	b40e      	push	{r1, r2, r3}
 800550e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005512:	b500      	push	{lr}
 8005514:	b09c      	sub	sp, #112	; 0x70
 8005516:	ab1d      	add	r3, sp, #116	; 0x74
 8005518:	9002      	str	r0, [sp, #8]
 800551a:	9006      	str	r0, [sp, #24]
 800551c:	9107      	str	r1, [sp, #28]
 800551e:	9104      	str	r1, [sp, #16]
 8005520:	4808      	ldr	r0, [pc, #32]	; (8005544 <siprintf+0x38>)
 8005522:	4909      	ldr	r1, [pc, #36]	; (8005548 <siprintf+0x3c>)
 8005524:	f853 2b04 	ldr.w	r2, [r3], #4
 8005528:	9105      	str	r1, [sp, #20]
 800552a:	6800      	ldr	r0, [r0, #0]
 800552c:	a902      	add	r1, sp, #8
 800552e:	9301      	str	r3, [sp, #4]
 8005530:	f002 ff62 	bl	80083f8 <_svfiprintf_r>
 8005534:	2200      	movs	r2, #0
 8005536:	9b02      	ldr	r3, [sp, #8]
 8005538:	701a      	strb	r2, [r3, #0]
 800553a:	b01c      	add	sp, #112	; 0x70
 800553c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005540:	b003      	add	sp, #12
 8005542:	4770      	bx	lr
 8005544:	200000a4 	.word	0x200000a4
 8005548:	ffff0208 	.word	0xffff0208

0800554c <strcat>:
 800554c:	4602      	mov	r2, r0
 800554e:	b510      	push	{r4, lr}
 8005550:	7814      	ldrb	r4, [r2, #0]
 8005552:	4613      	mov	r3, r2
 8005554:	3201      	adds	r2, #1
 8005556:	2c00      	cmp	r4, #0
 8005558:	d1fa      	bne.n	8005550 <strcat+0x4>
 800555a:	3b01      	subs	r3, #1
 800555c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005560:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005564:	2a00      	cmp	r2, #0
 8005566:	d1f9      	bne.n	800555c <strcat+0x10>
 8005568:	bd10      	pop	{r4, pc}

0800556a <sulp>:
 800556a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800556e:	460f      	mov	r7, r1
 8005570:	4690      	mov	r8, r2
 8005572:	f002 fcad 	bl	8007ed0 <__ulp>
 8005576:	4604      	mov	r4, r0
 8005578:	460d      	mov	r5, r1
 800557a:	f1b8 0f00 	cmp.w	r8, #0
 800557e:	d011      	beq.n	80055a4 <sulp+0x3a>
 8005580:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005584:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005588:	2b00      	cmp	r3, #0
 800558a:	dd0b      	ble.n	80055a4 <sulp+0x3a>
 800558c:	2400      	movs	r4, #0
 800558e:	051b      	lsls	r3, r3, #20
 8005590:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005594:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005598:	4622      	mov	r2, r4
 800559a:	462b      	mov	r3, r5
 800559c:	f7fb f85a 	bl	8000654 <__aeabi_dmul>
 80055a0:	4604      	mov	r4, r0
 80055a2:	460d      	mov	r5, r1
 80055a4:	4620      	mov	r0, r4
 80055a6:	4629      	mov	r1, r5
 80055a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055ac:	0000      	movs	r0, r0
	...

080055b0 <_strtod_l>:
 80055b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055b4:	469b      	mov	fp, r3
 80055b6:	2300      	movs	r3, #0
 80055b8:	b09f      	sub	sp, #124	; 0x7c
 80055ba:	931a      	str	r3, [sp, #104]	; 0x68
 80055bc:	4b9e      	ldr	r3, [pc, #632]	; (8005838 <_strtod_l+0x288>)
 80055be:	4682      	mov	sl, r0
 80055c0:	681f      	ldr	r7, [r3, #0]
 80055c2:	460e      	mov	r6, r1
 80055c4:	4638      	mov	r0, r7
 80055c6:	9215      	str	r2, [sp, #84]	; 0x54
 80055c8:	f7fa fdcc 	bl	8000164 <strlen>
 80055cc:	f04f 0800 	mov.w	r8, #0
 80055d0:	4604      	mov	r4, r0
 80055d2:	f04f 0900 	mov.w	r9, #0
 80055d6:	9619      	str	r6, [sp, #100]	; 0x64
 80055d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055da:	781a      	ldrb	r2, [r3, #0]
 80055dc:	2a2b      	cmp	r2, #43	; 0x2b
 80055de:	d04c      	beq.n	800567a <_strtod_l+0xca>
 80055e0:	d83a      	bhi.n	8005658 <_strtod_l+0xa8>
 80055e2:	2a0d      	cmp	r2, #13
 80055e4:	d833      	bhi.n	800564e <_strtod_l+0x9e>
 80055e6:	2a08      	cmp	r2, #8
 80055e8:	d833      	bhi.n	8005652 <_strtod_l+0xa2>
 80055ea:	2a00      	cmp	r2, #0
 80055ec:	d03d      	beq.n	800566a <_strtod_l+0xba>
 80055ee:	2300      	movs	r3, #0
 80055f0:	930a      	str	r3, [sp, #40]	; 0x28
 80055f2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80055f4:	782b      	ldrb	r3, [r5, #0]
 80055f6:	2b30      	cmp	r3, #48	; 0x30
 80055f8:	f040 80aa 	bne.w	8005750 <_strtod_l+0x1a0>
 80055fc:	786b      	ldrb	r3, [r5, #1]
 80055fe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005602:	2b58      	cmp	r3, #88	; 0x58
 8005604:	d166      	bne.n	80056d4 <_strtod_l+0x124>
 8005606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005608:	4650      	mov	r0, sl
 800560a:	9301      	str	r3, [sp, #4]
 800560c:	ab1a      	add	r3, sp, #104	; 0x68
 800560e:	9300      	str	r3, [sp, #0]
 8005610:	4a8a      	ldr	r2, [pc, #552]	; (800583c <_strtod_l+0x28c>)
 8005612:	f8cd b008 	str.w	fp, [sp, #8]
 8005616:	ab1b      	add	r3, sp, #108	; 0x6c
 8005618:	a919      	add	r1, sp, #100	; 0x64
 800561a:	f001 fdb1 	bl	8007180 <__gethex>
 800561e:	f010 0607 	ands.w	r6, r0, #7
 8005622:	4604      	mov	r4, r0
 8005624:	d005      	beq.n	8005632 <_strtod_l+0x82>
 8005626:	2e06      	cmp	r6, #6
 8005628:	d129      	bne.n	800567e <_strtod_l+0xce>
 800562a:	2300      	movs	r3, #0
 800562c:	3501      	adds	r5, #1
 800562e:	9519      	str	r5, [sp, #100]	; 0x64
 8005630:	930a      	str	r3, [sp, #40]	; 0x28
 8005632:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005634:	2b00      	cmp	r3, #0
 8005636:	f040 858a 	bne.w	800614e <_strtod_l+0xb9e>
 800563a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800563c:	b1d3      	cbz	r3, 8005674 <_strtod_l+0xc4>
 800563e:	4642      	mov	r2, r8
 8005640:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005644:	4610      	mov	r0, r2
 8005646:	4619      	mov	r1, r3
 8005648:	b01f      	add	sp, #124	; 0x7c
 800564a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800564e:	2a20      	cmp	r2, #32
 8005650:	d1cd      	bne.n	80055ee <_strtod_l+0x3e>
 8005652:	3301      	adds	r3, #1
 8005654:	9319      	str	r3, [sp, #100]	; 0x64
 8005656:	e7bf      	b.n	80055d8 <_strtod_l+0x28>
 8005658:	2a2d      	cmp	r2, #45	; 0x2d
 800565a:	d1c8      	bne.n	80055ee <_strtod_l+0x3e>
 800565c:	2201      	movs	r2, #1
 800565e:	920a      	str	r2, [sp, #40]	; 0x28
 8005660:	1c5a      	adds	r2, r3, #1
 8005662:	9219      	str	r2, [sp, #100]	; 0x64
 8005664:	785b      	ldrb	r3, [r3, #1]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1c3      	bne.n	80055f2 <_strtod_l+0x42>
 800566a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800566c:	9619      	str	r6, [sp, #100]	; 0x64
 800566e:	2b00      	cmp	r3, #0
 8005670:	f040 856b 	bne.w	800614a <_strtod_l+0xb9a>
 8005674:	4642      	mov	r2, r8
 8005676:	464b      	mov	r3, r9
 8005678:	e7e4      	b.n	8005644 <_strtod_l+0x94>
 800567a:	2200      	movs	r2, #0
 800567c:	e7ef      	b.n	800565e <_strtod_l+0xae>
 800567e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005680:	b13a      	cbz	r2, 8005692 <_strtod_l+0xe2>
 8005682:	2135      	movs	r1, #53	; 0x35
 8005684:	a81c      	add	r0, sp, #112	; 0x70
 8005686:	f002 fd27 	bl	80080d8 <__copybits>
 800568a:	4650      	mov	r0, sl
 800568c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800568e:	f002 f8ef 	bl	8007870 <_Bfree>
 8005692:	3e01      	subs	r6, #1
 8005694:	2e04      	cmp	r6, #4
 8005696:	d806      	bhi.n	80056a6 <_strtod_l+0xf6>
 8005698:	e8df f006 	tbb	[pc, r6]
 800569c:	1714030a 	.word	0x1714030a
 80056a0:	0a          	.byte	0x0a
 80056a1:	00          	.byte	0x00
 80056a2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80056a6:	0721      	lsls	r1, r4, #28
 80056a8:	d5c3      	bpl.n	8005632 <_strtod_l+0x82>
 80056aa:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80056ae:	e7c0      	b.n	8005632 <_strtod_l+0x82>
 80056b0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80056b2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80056b6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80056ba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80056be:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80056c2:	e7f0      	b.n	80056a6 <_strtod_l+0xf6>
 80056c4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005840 <_strtod_l+0x290>
 80056c8:	e7ed      	b.n	80056a6 <_strtod_l+0xf6>
 80056ca:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80056ce:	f04f 38ff 	mov.w	r8, #4294967295
 80056d2:	e7e8      	b.n	80056a6 <_strtod_l+0xf6>
 80056d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80056d6:	1c5a      	adds	r2, r3, #1
 80056d8:	9219      	str	r2, [sp, #100]	; 0x64
 80056da:	785b      	ldrb	r3, [r3, #1]
 80056dc:	2b30      	cmp	r3, #48	; 0x30
 80056de:	d0f9      	beq.n	80056d4 <_strtod_l+0x124>
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d0a6      	beq.n	8005632 <_strtod_l+0x82>
 80056e4:	2301      	movs	r3, #1
 80056e6:	9307      	str	r3, [sp, #28]
 80056e8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80056ea:	220a      	movs	r2, #10
 80056ec:	9308      	str	r3, [sp, #32]
 80056ee:	2300      	movs	r3, #0
 80056f0:	469b      	mov	fp, r3
 80056f2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80056f6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80056f8:	7805      	ldrb	r5, [r0, #0]
 80056fa:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80056fe:	b2d9      	uxtb	r1, r3
 8005700:	2909      	cmp	r1, #9
 8005702:	d927      	bls.n	8005754 <_strtod_l+0x1a4>
 8005704:	4622      	mov	r2, r4
 8005706:	4639      	mov	r1, r7
 8005708:	f003 f8e4 	bl	80088d4 <strncmp>
 800570c:	2800      	cmp	r0, #0
 800570e:	d033      	beq.n	8005778 <_strtod_l+0x1c8>
 8005710:	2000      	movs	r0, #0
 8005712:	462a      	mov	r2, r5
 8005714:	465c      	mov	r4, fp
 8005716:	4603      	mov	r3, r0
 8005718:	9004      	str	r0, [sp, #16]
 800571a:	2a65      	cmp	r2, #101	; 0x65
 800571c:	d001      	beq.n	8005722 <_strtod_l+0x172>
 800571e:	2a45      	cmp	r2, #69	; 0x45
 8005720:	d114      	bne.n	800574c <_strtod_l+0x19c>
 8005722:	b91c      	cbnz	r4, 800572c <_strtod_l+0x17c>
 8005724:	9a07      	ldr	r2, [sp, #28]
 8005726:	4302      	orrs	r2, r0
 8005728:	d09f      	beq.n	800566a <_strtod_l+0xba>
 800572a:	2400      	movs	r4, #0
 800572c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800572e:	1c72      	adds	r2, r6, #1
 8005730:	9219      	str	r2, [sp, #100]	; 0x64
 8005732:	7872      	ldrb	r2, [r6, #1]
 8005734:	2a2b      	cmp	r2, #43	; 0x2b
 8005736:	d079      	beq.n	800582c <_strtod_l+0x27c>
 8005738:	2a2d      	cmp	r2, #45	; 0x2d
 800573a:	f000 8083 	beq.w	8005844 <_strtod_l+0x294>
 800573e:	2700      	movs	r7, #0
 8005740:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005744:	2909      	cmp	r1, #9
 8005746:	f240 8083 	bls.w	8005850 <_strtod_l+0x2a0>
 800574a:	9619      	str	r6, [sp, #100]	; 0x64
 800574c:	2500      	movs	r5, #0
 800574e:	e09f      	b.n	8005890 <_strtod_l+0x2e0>
 8005750:	2300      	movs	r3, #0
 8005752:	e7c8      	b.n	80056e6 <_strtod_l+0x136>
 8005754:	f1bb 0f08 	cmp.w	fp, #8
 8005758:	bfd5      	itete	le
 800575a:	9906      	ldrle	r1, [sp, #24]
 800575c:	9905      	ldrgt	r1, [sp, #20]
 800575e:	fb02 3301 	mlale	r3, r2, r1, r3
 8005762:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005766:	f100 0001 	add.w	r0, r0, #1
 800576a:	bfd4      	ite	le
 800576c:	9306      	strle	r3, [sp, #24]
 800576e:	9305      	strgt	r3, [sp, #20]
 8005770:	f10b 0b01 	add.w	fp, fp, #1
 8005774:	9019      	str	r0, [sp, #100]	; 0x64
 8005776:	e7be      	b.n	80056f6 <_strtod_l+0x146>
 8005778:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800577a:	191a      	adds	r2, r3, r4
 800577c:	9219      	str	r2, [sp, #100]	; 0x64
 800577e:	5d1a      	ldrb	r2, [r3, r4]
 8005780:	f1bb 0f00 	cmp.w	fp, #0
 8005784:	d036      	beq.n	80057f4 <_strtod_l+0x244>
 8005786:	465c      	mov	r4, fp
 8005788:	9004      	str	r0, [sp, #16]
 800578a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800578e:	2b09      	cmp	r3, #9
 8005790:	d912      	bls.n	80057b8 <_strtod_l+0x208>
 8005792:	2301      	movs	r3, #1
 8005794:	e7c1      	b.n	800571a <_strtod_l+0x16a>
 8005796:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005798:	3001      	adds	r0, #1
 800579a:	1c5a      	adds	r2, r3, #1
 800579c:	9219      	str	r2, [sp, #100]	; 0x64
 800579e:	785a      	ldrb	r2, [r3, #1]
 80057a0:	2a30      	cmp	r2, #48	; 0x30
 80057a2:	d0f8      	beq.n	8005796 <_strtod_l+0x1e6>
 80057a4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80057a8:	2b08      	cmp	r3, #8
 80057aa:	f200 84d5 	bhi.w	8006158 <_strtod_l+0xba8>
 80057ae:	9004      	str	r0, [sp, #16]
 80057b0:	2000      	movs	r0, #0
 80057b2:	4604      	mov	r4, r0
 80057b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80057b6:	9308      	str	r3, [sp, #32]
 80057b8:	3a30      	subs	r2, #48	; 0x30
 80057ba:	f100 0301 	add.w	r3, r0, #1
 80057be:	d013      	beq.n	80057e8 <_strtod_l+0x238>
 80057c0:	9904      	ldr	r1, [sp, #16]
 80057c2:	1905      	adds	r5, r0, r4
 80057c4:	4419      	add	r1, r3
 80057c6:	9104      	str	r1, [sp, #16]
 80057c8:	4623      	mov	r3, r4
 80057ca:	210a      	movs	r1, #10
 80057cc:	42ab      	cmp	r3, r5
 80057ce:	d113      	bne.n	80057f8 <_strtod_l+0x248>
 80057d0:	1823      	adds	r3, r4, r0
 80057d2:	2b08      	cmp	r3, #8
 80057d4:	f104 0401 	add.w	r4, r4, #1
 80057d8:	4404      	add	r4, r0
 80057da:	dc1b      	bgt.n	8005814 <_strtod_l+0x264>
 80057dc:	230a      	movs	r3, #10
 80057de:	9906      	ldr	r1, [sp, #24]
 80057e0:	fb03 2301 	mla	r3, r3, r1, r2
 80057e4:	9306      	str	r3, [sp, #24]
 80057e6:	2300      	movs	r3, #0
 80057e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80057ea:	4618      	mov	r0, r3
 80057ec:	1c51      	adds	r1, r2, #1
 80057ee:	9119      	str	r1, [sp, #100]	; 0x64
 80057f0:	7852      	ldrb	r2, [r2, #1]
 80057f2:	e7ca      	b.n	800578a <_strtod_l+0x1da>
 80057f4:	4658      	mov	r0, fp
 80057f6:	e7d3      	b.n	80057a0 <_strtod_l+0x1f0>
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	dc04      	bgt.n	8005806 <_strtod_l+0x256>
 80057fc:	9f06      	ldr	r7, [sp, #24]
 80057fe:	434f      	muls	r7, r1
 8005800:	9706      	str	r7, [sp, #24]
 8005802:	3301      	adds	r3, #1
 8005804:	e7e2      	b.n	80057cc <_strtod_l+0x21c>
 8005806:	1c5f      	adds	r7, r3, #1
 8005808:	2f10      	cmp	r7, #16
 800580a:	bfde      	ittt	le
 800580c:	9f05      	ldrle	r7, [sp, #20]
 800580e:	434f      	mulle	r7, r1
 8005810:	9705      	strle	r7, [sp, #20]
 8005812:	e7f6      	b.n	8005802 <_strtod_l+0x252>
 8005814:	2c10      	cmp	r4, #16
 8005816:	bfdf      	itttt	le
 8005818:	230a      	movle	r3, #10
 800581a:	9905      	ldrle	r1, [sp, #20]
 800581c:	fb03 2301 	mlale	r3, r3, r1, r2
 8005820:	9305      	strle	r3, [sp, #20]
 8005822:	e7e0      	b.n	80057e6 <_strtod_l+0x236>
 8005824:	2300      	movs	r3, #0
 8005826:	9304      	str	r3, [sp, #16]
 8005828:	2301      	movs	r3, #1
 800582a:	e77b      	b.n	8005724 <_strtod_l+0x174>
 800582c:	2700      	movs	r7, #0
 800582e:	1cb2      	adds	r2, r6, #2
 8005830:	9219      	str	r2, [sp, #100]	; 0x64
 8005832:	78b2      	ldrb	r2, [r6, #2]
 8005834:	e784      	b.n	8005740 <_strtod_l+0x190>
 8005836:	bf00      	nop
 8005838:	08009718 	.word	0x08009718
 800583c:	08009438 	.word	0x08009438
 8005840:	7ff00000 	.word	0x7ff00000
 8005844:	2701      	movs	r7, #1
 8005846:	e7f2      	b.n	800582e <_strtod_l+0x27e>
 8005848:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800584a:	1c51      	adds	r1, r2, #1
 800584c:	9119      	str	r1, [sp, #100]	; 0x64
 800584e:	7852      	ldrb	r2, [r2, #1]
 8005850:	2a30      	cmp	r2, #48	; 0x30
 8005852:	d0f9      	beq.n	8005848 <_strtod_l+0x298>
 8005854:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005858:	2908      	cmp	r1, #8
 800585a:	f63f af77 	bhi.w	800574c <_strtod_l+0x19c>
 800585e:	f04f 0e0a 	mov.w	lr, #10
 8005862:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8005866:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005868:	9209      	str	r2, [sp, #36]	; 0x24
 800586a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800586c:	1c51      	adds	r1, r2, #1
 800586e:	9119      	str	r1, [sp, #100]	; 0x64
 8005870:	7852      	ldrb	r2, [r2, #1]
 8005872:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8005876:	2d09      	cmp	r5, #9
 8005878:	d935      	bls.n	80058e6 <_strtod_l+0x336>
 800587a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800587c:	1b49      	subs	r1, r1, r5
 800587e:	2908      	cmp	r1, #8
 8005880:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8005884:	dc02      	bgt.n	800588c <_strtod_l+0x2dc>
 8005886:	4565      	cmp	r5, ip
 8005888:	bfa8      	it	ge
 800588a:	4665      	movge	r5, ip
 800588c:	b107      	cbz	r7, 8005890 <_strtod_l+0x2e0>
 800588e:	426d      	negs	r5, r5
 8005890:	2c00      	cmp	r4, #0
 8005892:	d14c      	bne.n	800592e <_strtod_l+0x37e>
 8005894:	9907      	ldr	r1, [sp, #28]
 8005896:	4301      	orrs	r1, r0
 8005898:	f47f aecb 	bne.w	8005632 <_strtod_l+0x82>
 800589c:	2b00      	cmp	r3, #0
 800589e:	f47f aee4 	bne.w	800566a <_strtod_l+0xba>
 80058a2:	2a69      	cmp	r2, #105	; 0x69
 80058a4:	d026      	beq.n	80058f4 <_strtod_l+0x344>
 80058a6:	dc23      	bgt.n	80058f0 <_strtod_l+0x340>
 80058a8:	2a49      	cmp	r2, #73	; 0x49
 80058aa:	d023      	beq.n	80058f4 <_strtod_l+0x344>
 80058ac:	2a4e      	cmp	r2, #78	; 0x4e
 80058ae:	f47f aedc 	bne.w	800566a <_strtod_l+0xba>
 80058b2:	499d      	ldr	r1, [pc, #628]	; (8005b28 <_strtod_l+0x578>)
 80058b4:	a819      	add	r0, sp, #100	; 0x64
 80058b6:	f001 feb1 	bl	800761c <__match>
 80058ba:	2800      	cmp	r0, #0
 80058bc:	f43f aed5 	beq.w	800566a <_strtod_l+0xba>
 80058c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80058c2:	781b      	ldrb	r3, [r3, #0]
 80058c4:	2b28      	cmp	r3, #40	; 0x28
 80058c6:	d12c      	bne.n	8005922 <_strtod_l+0x372>
 80058c8:	4998      	ldr	r1, [pc, #608]	; (8005b2c <_strtod_l+0x57c>)
 80058ca:	aa1c      	add	r2, sp, #112	; 0x70
 80058cc:	a819      	add	r0, sp, #100	; 0x64
 80058ce:	f001 feb9 	bl	8007644 <__hexnan>
 80058d2:	2805      	cmp	r0, #5
 80058d4:	d125      	bne.n	8005922 <_strtod_l+0x372>
 80058d6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80058d8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80058dc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80058e0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80058e4:	e6a5      	b.n	8005632 <_strtod_l+0x82>
 80058e6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80058ea:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80058ee:	e7bc      	b.n	800586a <_strtod_l+0x2ba>
 80058f0:	2a6e      	cmp	r2, #110	; 0x6e
 80058f2:	e7dc      	b.n	80058ae <_strtod_l+0x2fe>
 80058f4:	498e      	ldr	r1, [pc, #568]	; (8005b30 <_strtod_l+0x580>)
 80058f6:	a819      	add	r0, sp, #100	; 0x64
 80058f8:	f001 fe90 	bl	800761c <__match>
 80058fc:	2800      	cmp	r0, #0
 80058fe:	f43f aeb4 	beq.w	800566a <_strtod_l+0xba>
 8005902:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005904:	498b      	ldr	r1, [pc, #556]	; (8005b34 <_strtod_l+0x584>)
 8005906:	3b01      	subs	r3, #1
 8005908:	a819      	add	r0, sp, #100	; 0x64
 800590a:	9319      	str	r3, [sp, #100]	; 0x64
 800590c:	f001 fe86 	bl	800761c <__match>
 8005910:	b910      	cbnz	r0, 8005918 <_strtod_l+0x368>
 8005912:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005914:	3301      	adds	r3, #1
 8005916:	9319      	str	r3, [sp, #100]	; 0x64
 8005918:	f04f 0800 	mov.w	r8, #0
 800591c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8005b38 <_strtod_l+0x588>
 8005920:	e687      	b.n	8005632 <_strtod_l+0x82>
 8005922:	4886      	ldr	r0, [pc, #536]	; (8005b3c <_strtod_l+0x58c>)
 8005924:	f002 ffc0 	bl	80088a8 <nan>
 8005928:	4680      	mov	r8, r0
 800592a:	4689      	mov	r9, r1
 800592c:	e681      	b.n	8005632 <_strtod_l+0x82>
 800592e:	9b04      	ldr	r3, [sp, #16]
 8005930:	f1bb 0f00 	cmp.w	fp, #0
 8005934:	bf08      	it	eq
 8005936:	46a3      	moveq	fp, r4
 8005938:	1aeb      	subs	r3, r5, r3
 800593a:	2c10      	cmp	r4, #16
 800593c:	9806      	ldr	r0, [sp, #24]
 800593e:	4626      	mov	r6, r4
 8005940:	9307      	str	r3, [sp, #28]
 8005942:	bfa8      	it	ge
 8005944:	2610      	movge	r6, #16
 8005946:	f7fa fe0b 	bl	8000560 <__aeabi_ui2d>
 800594a:	2c09      	cmp	r4, #9
 800594c:	4680      	mov	r8, r0
 800594e:	4689      	mov	r9, r1
 8005950:	dd13      	ble.n	800597a <_strtod_l+0x3ca>
 8005952:	4b7b      	ldr	r3, [pc, #492]	; (8005b40 <_strtod_l+0x590>)
 8005954:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005958:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800595c:	f7fa fe7a 	bl	8000654 <__aeabi_dmul>
 8005960:	4680      	mov	r8, r0
 8005962:	9805      	ldr	r0, [sp, #20]
 8005964:	4689      	mov	r9, r1
 8005966:	f7fa fdfb 	bl	8000560 <__aeabi_ui2d>
 800596a:	4602      	mov	r2, r0
 800596c:	460b      	mov	r3, r1
 800596e:	4640      	mov	r0, r8
 8005970:	4649      	mov	r1, r9
 8005972:	f7fa fcb9 	bl	80002e8 <__adddf3>
 8005976:	4680      	mov	r8, r0
 8005978:	4689      	mov	r9, r1
 800597a:	2c0f      	cmp	r4, #15
 800597c:	dc36      	bgt.n	80059ec <_strtod_l+0x43c>
 800597e:	9b07      	ldr	r3, [sp, #28]
 8005980:	2b00      	cmp	r3, #0
 8005982:	f43f ae56 	beq.w	8005632 <_strtod_l+0x82>
 8005986:	dd22      	ble.n	80059ce <_strtod_l+0x41e>
 8005988:	2b16      	cmp	r3, #22
 800598a:	dc09      	bgt.n	80059a0 <_strtod_l+0x3f0>
 800598c:	496c      	ldr	r1, [pc, #432]	; (8005b40 <_strtod_l+0x590>)
 800598e:	4642      	mov	r2, r8
 8005990:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005994:	464b      	mov	r3, r9
 8005996:	e9d1 0100 	ldrd	r0, r1, [r1]
 800599a:	f7fa fe5b 	bl	8000654 <__aeabi_dmul>
 800599e:	e7c3      	b.n	8005928 <_strtod_l+0x378>
 80059a0:	9a07      	ldr	r2, [sp, #28]
 80059a2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80059a6:	4293      	cmp	r3, r2
 80059a8:	db20      	blt.n	80059ec <_strtod_l+0x43c>
 80059aa:	4d65      	ldr	r5, [pc, #404]	; (8005b40 <_strtod_l+0x590>)
 80059ac:	f1c4 040f 	rsb	r4, r4, #15
 80059b0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80059b4:	4642      	mov	r2, r8
 80059b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059ba:	464b      	mov	r3, r9
 80059bc:	f7fa fe4a 	bl	8000654 <__aeabi_dmul>
 80059c0:	9b07      	ldr	r3, [sp, #28]
 80059c2:	1b1c      	subs	r4, r3, r4
 80059c4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80059c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059cc:	e7e5      	b.n	800599a <_strtod_l+0x3ea>
 80059ce:	9b07      	ldr	r3, [sp, #28]
 80059d0:	3316      	adds	r3, #22
 80059d2:	db0b      	blt.n	80059ec <_strtod_l+0x43c>
 80059d4:	9b04      	ldr	r3, [sp, #16]
 80059d6:	4640      	mov	r0, r8
 80059d8:	1b5d      	subs	r5, r3, r5
 80059da:	4b59      	ldr	r3, [pc, #356]	; (8005b40 <_strtod_l+0x590>)
 80059dc:	4649      	mov	r1, r9
 80059de:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80059e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059e6:	f7fa ff5f 	bl	80008a8 <__aeabi_ddiv>
 80059ea:	e79d      	b.n	8005928 <_strtod_l+0x378>
 80059ec:	9b07      	ldr	r3, [sp, #28]
 80059ee:	1ba6      	subs	r6, r4, r6
 80059f0:	441e      	add	r6, r3
 80059f2:	2e00      	cmp	r6, #0
 80059f4:	dd74      	ble.n	8005ae0 <_strtod_l+0x530>
 80059f6:	f016 030f 	ands.w	r3, r6, #15
 80059fa:	d00a      	beq.n	8005a12 <_strtod_l+0x462>
 80059fc:	4950      	ldr	r1, [pc, #320]	; (8005b40 <_strtod_l+0x590>)
 80059fe:	4642      	mov	r2, r8
 8005a00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005a04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a08:	464b      	mov	r3, r9
 8005a0a:	f7fa fe23 	bl	8000654 <__aeabi_dmul>
 8005a0e:	4680      	mov	r8, r0
 8005a10:	4689      	mov	r9, r1
 8005a12:	f036 060f 	bics.w	r6, r6, #15
 8005a16:	d052      	beq.n	8005abe <_strtod_l+0x50e>
 8005a18:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8005a1c:	dd27      	ble.n	8005a6e <_strtod_l+0x4be>
 8005a1e:	f04f 0b00 	mov.w	fp, #0
 8005a22:	f8cd b010 	str.w	fp, [sp, #16]
 8005a26:	f8cd b020 	str.w	fp, [sp, #32]
 8005a2a:	f8cd b018 	str.w	fp, [sp, #24]
 8005a2e:	2322      	movs	r3, #34	; 0x22
 8005a30:	f04f 0800 	mov.w	r8, #0
 8005a34:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8005b38 <_strtod_l+0x588>
 8005a38:	f8ca 3000 	str.w	r3, [sl]
 8005a3c:	9b08      	ldr	r3, [sp, #32]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f43f adf7 	beq.w	8005632 <_strtod_l+0x82>
 8005a44:	4650      	mov	r0, sl
 8005a46:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005a48:	f001 ff12 	bl	8007870 <_Bfree>
 8005a4c:	4650      	mov	r0, sl
 8005a4e:	9906      	ldr	r1, [sp, #24]
 8005a50:	f001 ff0e 	bl	8007870 <_Bfree>
 8005a54:	4650      	mov	r0, sl
 8005a56:	9904      	ldr	r1, [sp, #16]
 8005a58:	f001 ff0a 	bl	8007870 <_Bfree>
 8005a5c:	4650      	mov	r0, sl
 8005a5e:	9908      	ldr	r1, [sp, #32]
 8005a60:	f001 ff06 	bl	8007870 <_Bfree>
 8005a64:	4659      	mov	r1, fp
 8005a66:	4650      	mov	r0, sl
 8005a68:	f001 ff02 	bl	8007870 <_Bfree>
 8005a6c:	e5e1      	b.n	8005632 <_strtod_l+0x82>
 8005a6e:	4b35      	ldr	r3, [pc, #212]	; (8005b44 <_strtod_l+0x594>)
 8005a70:	4640      	mov	r0, r8
 8005a72:	9305      	str	r3, [sp, #20]
 8005a74:	2300      	movs	r3, #0
 8005a76:	4649      	mov	r1, r9
 8005a78:	461f      	mov	r7, r3
 8005a7a:	1136      	asrs	r6, r6, #4
 8005a7c:	2e01      	cmp	r6, #1
 8005a7e:	dc21      	bgt.n	8005ac4 <_strtod_l+0x514>
 8005a80:	b10b      	cbz	r3, 8005a86 <_strtod_l+0x4d6>
 8005a82:	4680      	mov	r8, r0
 8005a84:	4689      	mov	r9, r1
 8005a86:	4b2f      	ldr	r3, [pc, #188]	; (8005b44 <_strtod_l+0x594>)
 8005a88:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8005a8c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005a90:	4642      	mov	r2, r8
 8005a92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a96:	464b      	mov	r3, r9
 8005a98:	f7fa fddc 	bl	8000654 <__aeabi_dmul>
 8005a9c:	4b26      	ldr	r3, [pc, #152]	; (8005b38 <_strtod_l+0x588>)
 8005a9e:	460a      	mov	r2, r1
 8005aa0:	400b      	ands	r3, r1
 8005aa2:	4929      	ldr	r1, [pc, #164]	; (8005b48 <_strtod_l+0x598>)
 8005aa4:	4680      	mov	r8, r0
 8005aa6:	428b      	cmp	r3, r1
 8005aa8:	d8b9      	bhi.n	8005a1e <_strtod_l+0x46e>
 8005aaa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005aae:	428b      	cmp	r3, r1
 8005ab0:	bf86      	itte	hi
 8005ab2:	f04f 38ff 	movhi.w	r8, #4294967295
 8005ab6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8005b4c <_strtod_l+0x59c>
 8005aba:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8005abe:	2300      	movs	r3, #0
 8005ac0:	9305      	str	r3, [sp, #20]
 8005ac2:	e07f      	b.n	8005bc4 <_strtod_l+0x614>
 8005ac4:	07f2      	lsls	r2, r6, #31
 8005ac6:	d505      	bpl.n	8005ad4 <_strtod_l+0x524>
 8005ac8:	9b05      	ldr	r3, [sp, #20]
 8005aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ace:	f7fa fdc1 	bl	8000654 <__aeabi_dmul>
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	9a05      	ldr	r2, [sp, #20]
 8005ad6:	3701      	adds	r7, #1
 8005ad8:	3208      	adds	r2, #8
 8005ada:	1076      	asrs	r6, r6, #1
 8005adc:	9205      	str	r2, [sp, #20]
 8005ade:	e7cd      	b.n	8005a7c <_strtod_l+0x4cc>
 8005ae0:	d0ed      	beq.n	8005abe <_strtod_l+0x50e>
 8005ae2:	4276      	negs	r6, r6
 8005ae4:	f016 020f 	ands.w	r2, r6, #15
 8005ae8:	d00a      	beq.n	8005b00 <_strtod_l+0x550>
 8005aea:	4b15      	ldr	r3, [pc, #84]	; (8005b40 <_strtod_l+0x590>)
 8005aec:	4640      	mov	r0, r8
 8005aee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005af2:	4649      	mov	r1, r9
 8005af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af8:	f7fa fed6 	bl	80008a8 <__aeabi_ddiv>
 8005afc:	4680      	mov	r8, r0
 8005afe:	4689      	mov	r9, r1
 8005b00:	1136      	asrs	r6, r6, #4
 8005b02:	d0dc      	beq.n	8005abe <_strtod_l+0x50e>
 8005b04:	2e1f      	cmp	r6, #31
 8005b06:	dd23      	ble.n	8005b50 <_strtod_l+0x5a0>
 8005b08:	f04f 0b00 	mov.w	fp, #0
 8005b0c:	f8cd b010 	str.w	fp, [sp, #16]
 8005b10:	f8cd b020 	str.w	fp, [sp, #32]
 8005b14:	f8cd b018 	str.w	fp, [sp, #24]
 8005b18:	2322      	movs	r3, #34	; 0x22
 8005b1a:	f04f 0800 	mov.w	r8, #0
 8005b1e:	f04f 0900 	mov.w	r9, #0
 8005b22:	f8ca 3000 	str.w	r3, [sl]
 8005b26:	e789      	b.n	8005a3c <_strtod_l+0x48c>
 8005b28:	08009411 	.word	0x08009411
 8005b2c:	0800944c 	.word	0x0800944c
 8005b30:	08009409 	.word	0x08009409
 8005b34:	0800963c 	.word	0x0800963c
 8005b38:	7ff00000 	.word	0x7ff00000
 8005b3c:	08009537 	.word	0x08009537
 8005b40:	080097b0 	.word	0x080097b0
 8005b44:	08009788 	.word	0x08009788
 8005b48:	7ca00000 	.word	0x7ca00000
 8005b4c:	7fefffff 	.word	0x7fefffff
 8005b50:	f016 0310 	ands.w	r3, r6, #16
 8005b54:	bf18      	it	ne
 8005b56:	236a      	movne	r3, #106	; 0x6a
 8005b58:	4640      	mov	r0, r8
 8005b5a:	9305      	str	r3, [sp, #20]
 8005b5c:	4649      	mov	r1, r9
 8005b5e:	2300      	movs	r3, #0
 8005b60:	4fb0      	ldr	r7, [pc, #704]	; (8005e24 <_strtod_l+0x874>)
 8005b62:	07f2      	lsls	r2, r6, #31
 8005b64:	d504      	bpl.n	8005b70 <_strtod_l+0x5c0>
 8005b66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b6a:	f7fa fd73 	bl	8000654 <__aeabi_dmul>
 8005b6e:	2301      	movs	r3, #1
 8005b70:	1076      	asrs	r6, r6, #1
 8005b72:	f107 0708 	add.w	r7, r7, #8
 8005b76:	d1f4      	bne.n	8005b62 <_strtod_l+0x5b2>
 8005b78:	b10b      	cbz	r3, 8005b7e <_strtod_l+0x5ce>
 8005b7a:	4680      	mov	r8, r0
 8005b7c:	4689      	mov	r9, r1
 8005b7e:	9b05      	ldr	r3, [sp, #20]
 8005b80:	b1c3      	cbz	r3, 8005bb4 <_strtod_l+0x604>
 8005b82:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8005b86:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	4649      	mov	r1, r9
 8005b8e:	dd11      	ble.n	8005bb4 <_strtod_l+0x604>
 8005b90:	2b1f      	cmp	r3, #31
 8005b92:	f340 8127 	ble.w	8005de4 <_strtod_l+0x834>
 8005b96:	2b34      	cmp	r3, #52	; 0x34
 8005b98:	bfd8      	it	le
 8005b9a:	f04f 33ff 	movle.w	r3, #4294967295
 8005b9e:	f04f 0800 	mov.w	r8, #0
 8005ba2:	bfcf      	iteee	gt
 8005ba4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005ba8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8005bac:	fa03 f202 	lslle.w	r2, r3, r2
 8005bb0:	ea02 0901 	andle.w	r9, r2, r1
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	4640      	mov	r0, r8
 8005bba:	4649      	mov	r1, r9
 8005bbc:	f7fa ffb2 	bl	8000b24 <__aeabi_dcmpeq>
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	d1a1      	bne.n	8005b08 <_strtod_l+0x558>
 8005bc4:	9b06      	ldr	r3, [sp, #24]
 8005bc6:	465a      	mov	r2, fp
 8005bc8:	9300      	str	r3, [sp, #0]
 8005bca:	4650      	mov	r0, sl
 8005bcc:	4623      	mov	r3, r4
 8005bce:	9908      	ldr	r1, [sp, #32]
 8005bd0:	f001 feb6 	bl	8007940 <__s2b>
 8005bd4:	9008      	str	r0, [sp, #32]
 8005bd6:	2800      	cmp	r0, #0
 8005bd8:	f43f af21 	beq.w	8005a1e <_strtod_l+0x46e>
 8005bdc:	9b04      	ldr	r3, [sp, #16]
 8005bde:	f04f 0b00 	mov.w	fp, #0
 8005be2:	1b5d      	subs	r5, r3, r5
 8005be4:	9b07      	ldr	r3, [sp, #28]
 8005be6:	f8cd b010 	str.w	fp, [sp, #16]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	bfb4      	ite	lt
 8005bee:	462b      	movlt	r3, r5
 8005bf0:	2300      	movge	r3, #0
 8005bf2:	930e      	str	r3, [sp, #56]	; 0x38
 8005bf4:	9b07      	ldr	r3, [sp, #28]
 8005bf6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005bfa:	9314      	str	r3, [sp, #80]	; 0x50
 8005bfc:	9b08      	ldr	r3, [sp, #32]
 8005bfe:	4650      	mov	r0, sl
 8005c00:	6859      	ldr	r1, [r3, #4]
 8005c02:	f001 fdf5 	bl	80077f0 <_Balloc>
 8005c06:	9006      	str	r0, [sp, #24]
 8005c08:	2800      	cmp	r0, #0
 8005c0a:	f43f af10 	beq.w	8005a2e <_strtod_l+0x47e>
 8005c0e:	9b08      	ldr	r3, [sp, #32]
 8005c10:	300c      	adds	r0, #12
 8005c12:	691a      	ldr	r2, [r3, #16]
 8005c14:	f103 010c 	add.w	r1, r3, #12
 8005c18:	3202      	adds	r2, #2
 8005c1a:	0092      	lsls	r2, r2, #2
 8005c1c:	f001 fdda 	bl	80077d4 <memcpy>
 8005c20:	ab1c      	add	r3, sp, #112	; 0x70
 8005c22:	9301      	str	r3, [sp, #4]
 8005c24:	ab1b      	add	r3, sp, #108	; 0x6c
 8005c26:	9300      	str	r3, [sp, #0]
 8005c28:	4642      	mov	r2, r8
 8005c2a:	464b      	mov	r3, r9
 8005c2c:	4650      	mov	r0, sl
 8005c2e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8005c32:	f002 f9c7 	bl	8007fc4 <__d2b>
 8005c36:	901a      	str	r0, [sp, #104]	; 0x68
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	f43f aef8 	beq.w	8005a2e <_strtod_l+0x47e>
 8005c3e:	2101      	movs	r1, #1
 8005c40:	4650      	mov	r0, sl
 8005c42:	f001 ff15 	bl	8007a70 <__i2b>
 8005c46:	4603      	mov	r3, r0
 8005c48:	9004      	str	r0, [sp, #16]
 8005c4a:	2800      	cmp	r0, #0
 8005c4c:	f43f aeef 	beq.w	8005a2e <_strtod_l+0x47e>
 8005c50:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005c52:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005c54:	2d00      	cmp	r5, #0
 8005c56:	bfab      	itete	ge
 8005c58:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005c5a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8005c5c:	18ee      	addge	r6, r5, r3
 8005c5e:	1b5c      	sublt	r4, r3, r5
 8005c60:	9b05      	ldr	r3, [sp, #20]
 8005c62:	bfa8      	it	ge
 8005c64:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8005c66:	eba5 0503 	sub.w	r5, r5, r3
 8005c6a:	4415      	add	r5, r2
 8005c6c:	4b6e      	ldr	r3, [pc, #440]	; (8005e28 <_strtod_l+0x878>)
 8005c6e:	f105 35ff 	add.w	r5, r5, #4294967295
 8005c72:	bfb8      	it	lt
 8005c74:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005c76:	429d      	cmp	r5, r3
 8005c78:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005c7c:	f280 80c4 	bge.w	8005e08 <_strtod_l+0x858>
 8005c80:	1b5b      	subs	r3, r3, r5
 8005c82:	2b1f      	cmp	r3, #31
 8005c84:	f04f 0701 	mov.w	r7, #1
 8005c88:	eba2 0203 	sub.w	r2, r2, r3
 8005c8c:	f300 80b1 	bgt.w	8005df2 <_strtod_l+0x842>
 8005c90:	2500      	movs	r5, #0
 8005c92:	fa07 f303 	lsl.w	r3, r7, r3
 8005c96:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c98:	18b7      	adds	r7, r6, r2
 8005c9a:	9b05      	ldr	r3, [sp, #20]
 8005c9c:	42be      	cmp	r6, r7
 8005c9e:	4414      	add	r4, r2
 8005ca0:	441c      	add	r4, r3
 8005ca2:	4633      	mov	r3, r6
 8005ca4:	bfa8      	it	ge
 8005ca6:	463b      	movge	r3, r7
 8005ca8:	42a3      	cmp	r3, r4
 8005caa:	bfa8      	it	ge
 8005cac:	4623      	movge	r3, r4
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	bfc2      	ittt	gt
 8005cb2:	1aff      	subgt	r7, r7, r3
 8005cb4:	1ae4      	subgt	r4, r4, r3
 8005cb6:	1af6      	subgt	r6, r6, r3
 8005cb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	dd17      	ble.n	8005cee <_strtod_l+0x73e>
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	4650      	mov	r0, sl
 8005cc2:	9904      	ldr	r1, [sp, #16]
 8005cc4:	f001 ff92 	bl	8007bec <__pow5mult>
 8005cc8:	9004      	str	r0, [sp, #16]
 8005cca:	2800      	cmp	r0, #0
 8005ccc:	f43f aeaf 	beq.w	8005a2e <_strtod_l+0x47e>
 8005cd0:	4601      	mov	r1, r0
 8005cd2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005cd4:	4650      	mov	r0, sl
 8005cd6:	f001 fee1 	bl	8007a9c <__multiply>
 8005cda:	9009      	str	r0, [sp, #36]	; 0x24
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	f43f aea6 	beq.w	8005a2e <_strtod_l+0x47e>
 8005ce2:	4650      	mov	r0, sl
 8005ce4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005ce6:	f001 fdc3 	bl	8007870 <_Bfree>
 8005cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cec:	931a      	str	r3, [sp, #104]	; 0x68
 8005cee:	2f00      	cmp	r7, #0
 8005cf0:	f300 808e 	bgt.w	8005e10 <_strtod_l+0x860>
 8005cf4:	9b07      	ldr	r3, [sp, #28]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	dd08      	ble.n	8005d0c <_strtod_l+0x75c>
 8005cfa:	4650      	mov	r0, sl
 8005cfc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005cfe:	9906      	ldr	r1, [sp, #24]
 8005d00:	f001 ff74 	bl	8007bec <__pow5mult>
 8005d04:	9006      	str	r0, [sp, #24]
 8005d06:	2800      	cmp	r0, #0
 8005d08:	f43f ae91 	beq.w	8005a2e <_strtod_l+0x47e>
 8005d0c:	2c00      	cmp	r4, #0
 8005d0e:	dd08      	ble.n	8005d22 <_strtod_l+0x772>
 8005d10:	4622      	mov	r2, r4
 8005d12:	4650      	mov	r0, sl
 8005d14:	9906      	ldr	r1, [sp, #24]
 8005d16:	f001 ffc3 	bl	8007ca0 <__lshift>
 8005d1a:	9006      	str	r0, [sp, #24]
 8005d1c:	2800      	cmp	r0, #0
 8005d1e:	f43f ae86 	beq.w	8005a2e <_strtod_l+0x47e>
 8005d22:	2e00      	cmp	r6, #0
 8005d24:	dd08      	ble.n	8005d38 <_strtod_l+0x788>
 8005d26:	4632      	mov	r2, r6
 8005d28:	4650      	mov	r0, sl
 8005d2a:	9904      	ldr	r1, [sp, #16]
 8005d2c:	f001 ffb8 	bl	8007ca0 <__lshift>
 8005d30:	9004      	str	r0, [sp, #16]
 8005d32:	2800      	cmp	r0, #0
 8005d34:	f43f ae7b 	beq.w	8005a2e <_strtod_l+0x47e>
 8005d38:	4650      	mov	r0, sl
 8005d3a:	9a06      	ldr	r2, [sp, #24]
 8005d3c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005d3e:	f002 f83b 	bl	8007db8 <__mdiff>
 8005d42:	4683      	mov	fp, r0
 8005d44:	2800      	cmp	r0, #0
 8005d46:	f43f ae72 	beq.w	8005a2e <_strtod_l+0x47e>
 8005d4a:	2400      	movs	r4, #0
 8005d4c:	68c3      	ldr	r3, [r0, #12]
 8005d4e:	9904      	ldr	r1, [sp, #16]
 8005d50:	60c4      	str	r4, [r0, #12]
 8005d52:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d54:	f002 f814 	bl	8007d80 <__mcmp>
 8005d58:	42a0      	cmp	r0, r4
 8005d5a:	da6b      	bge.n	8005e34 <_strtod_l+0x884>
 8005d5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d5e:	ea53 0308 	orrs.w	r3, r3, r8
 8005d62:	f040 8091 	bne.w	8005e88 <_strtod_l+0x8d8>
 8005d66:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f040 808c 	bne.w	8005e88 <_strtod_l+0x8d8>
 8005d70:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005d74:	0d1b      	lsrs	r3, r3, #20
 8005d76:	051b      	lsls	r3, r3, #20
 8005d78:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005d7c:	f240 8084 	bls.w	8005e88 <_strtod_l+0x8d8>
 8005d80:	f8db 3014 	ldr.w	r3, [fp, #20]
 8005d84:	b91b      	cbnz	r3, 8005d8e <_strtod_l+0x7de>
 8005d86:	f8db 3010 	ldr.w	r3, [fp, #16]
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	dd7c      	ble.n	8005e88 <_strtod_l+0x8d8>
 8005d8e:	4659      	mov	r1, fp
 8005d90:	2201      	movs	r2, #1
 8005d92:	4650      	mov	r0, sl
 8005d94:	f001 ff84 	bl	8007ca0 <__lshift>
 8005d98:	9904      	ldr	r1, [sp, #16]
 8005d9a:	4683      	mov	fp, r0
 8005d9c:	f001 fff0 	bl	8007d80 <__mcmp>
 8005da0:	2800      	cmp	r0, #0
 8005da2:	dd71      	ble.n	8005e88 <_strtod_l+0x8d8>
 8005da4:	9905      	ldr	r1, [sp, #20]
 8005da6:	464b      	mov	r3, r9
 8005da8:	4a20      	ldr	r2, [pc, #128]	; (8005e2c <_strtod_l+0x87c>)
 8005daa:	2900      	cmp	r1, #0
 8005dac:	f000 808c 	beq.w	8005ec8 <_strtod_l+0x918>
 8005db0:	ea02 0109 	and.w	r1, r2, r9
 8005db4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005db8:	f300 8086 	bgt.w	8005ec8 <_strtod_l+0x918>
 8005dbc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005dc0:	f77f aeaa 	ble.w	8005b18 <_strtod_l+0x568>
 8005dc4:	4640      	mov	r0, r8
 8005dc6:	4649      	mov	r1, r9
 8005dc8:	4b19      	ldr	r3, [pc, #100]	; (8005e30 <_strtod_l+0x880>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f7fa fc42 	bl	8000654 <__aeabi_dmul>
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	4303      	orrs	r3, r0
 8005dd4:	bf08      	it	eq
 8005dd6:	2322      	moveq	r3, #34	; 0x22
 8005dd8:	4680      	mov	r8, r0
 8005dda:	4689      	mov	r9, r1
 8005ddc:	bf08      	it	eq
 8005dde:	f8ca 3000 	streq.w	r3, [sl]
 8005de2:	e62f      	b.n	8005a44 <_strtod_l+0x494>
 8005de4:	f04f 32ff 	mov.w	r2, #4294967295
 8005de8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dec:	ea03 0808 	and.w	r8, r3, r8
 8005df0:	e6e0      	b.n	8005bb4 <_strtod_l+0x604>
 8005df2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8005df6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8005dfa:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8005dfe:	35e2      	adds	r5, #226	; 0xe2
 8005e00:	fa07 f505 	lsl.w	r5, r7, r5
 8005e04:	970f      	str	r7, [sp, #60]	; 0x3c
 8005e06:	e747      	b.n	8005c98 <_strtod_l+0x6e8>
 8005e08:	2301      	movs	r3, #1
 8005e0a:	2500      	movs	r5, #0
 8005e0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e0e:	e743      	b.n	8005c98 <_strtod_l+0x6e8>
 8005e10:	463a      	mov	r2, r7
 8005e12:	4650      	mov	r0, sl
 8005e14:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005e16:	f001 ff43 	bl	8007ca0 <__lshift>
 8005e1a:	901a      	str	r0, [sp, #104]	; 0x68
 8005e1c:	2800      	cmp	r0, #0
 8005e1e:	f47f af69 	bne.w	8005cf4 <_strtod_l+0x744>
 8005e22:	e604      	b.n	8005a2e <_strtod_l+0x47e>
 8005e24:	08009460 	.word	0x08009460
 8005e28:	fffffc02 	.word	0xfffffc02
 8005e2c:	7ff00000 	.word	0x7ff00000
 8005e30:	39500000 	.word	0x39500000
 8005e34:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005e38:	d165      	bne.n	8005f06 <_strtod_l+0x956>
 8005e3a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e40:	b35a      	cbz	r2, 8005e9a <_strtod_l+0x8ea>
 8005e42:	4a99      	ldr	r2, [pc, #612]	; (80060a8 <_strtod_l+0xaf8>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d12b      	bne.n	8005ea0 <_strtod_l+0x8f0>
 8005e48:	9b05      	ldr	r3, [sp, #20]
 8005e4a:	4641      	mov	r1, r8
 8005e4c:	b303      	cbz	r3, 8005e90 <_strtod_l+0x8e0>
 8005e4e:	464a      	mov	r2, r9
 8005e50:	4b96      	ldr	r3, [pc, #600]	; (80060ac <_strtod_l+0xafc>)
 8005e52:	4013      	ands	r3, r2
 8005e54:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005e58:	f04f 32ff 	mov.w	r2, #4294967295
 8005e5c:	d81b      	bhi.n	8005e96 <_strtod_l+0x8e6>
 8005e5e:	0d1b      	lsrs	r3, r3, #20
 8005e60:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005e64:	fa02 f303 	lsl.w	r3, r2, r3
 8005e68:	4299      	cmp	r1, r3
 8005e6a:	d119      	bne.n	8005ea0 <_strtod_l+0x8f0>
 8005e6c:	4b90      	ldr	r3, [pc, #576]	; (80060b0 <_strtod_l+0xb00>)
 8005e6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d102      	bne.n	8005e7a <_strtod_l+0x8ca>
 8005e74:	3101      	adds	r1, #1
 8005e76:	f43f adda 	beq.w	8005a2e <_strtod_l+0x47e>
 8005e7a:	f04f 0800 	mov.w	r8, #0
 8005e7e:	4b8b      	ldr	r3, [pc, #556]	; (80060ac <_strtod_l+0xafc>)
 8005e80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e82:	401a      	ands	r2, r3
 8005e84:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8005e88:	9b05      	ldr	r3, [sp, #20]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d19a      	bne.n	8005dc4 <_strtod_l+0x814>
 8005e8e:	e5d9      	b.n	8005a44 <_strtod_l+0x494>
 8005e90:	f04f 33ff 	mov.w	r3, #4294967295
 8005e94:	e7e8      	b.n	8005e68 <_strtod_l+0x8b8>
 8005e96:	4613      	mov	r3, r2
 8005e98:	e7e6      	b.n	8005e68 <_strtod_l+0x8b8>
 8005e9a:	ea53 0308 	orrs.w	r3, r3, r8
 8005e9e:	d081      	beq.n	8005da4 <_strtod_l+0x7f4>
 8005ea0:	b1e5      	cbz	r5, 8005edc <_strtod_l+0x92c>
 8005ea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ea4:	421d      	tst	r5, r3
 8005ea6:	d0ef      	beq.n	8005e88 <_strtod_l+0x8d8>
 8005ea8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005eaa:	4640      	mov	r0, r8
 8005eac:	4649      	mov	r1, r9
 8005eae:	9a05      	ldr	r2, [sp, #20]
 8005eb0:	b1c3      	cbz	r3, 8005ee4 <_strtod_l+0x934>
 8005eb2:	f7ff fb5a 	bl	800556a <sulp>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	460b      	mov	r3, r1
 8005eba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ebe:	f7fa fa13 	bl	80002e8 <__adddf3>
 8005ec2:	4680      	mov	r8, r0
 8005ec4:	4689      	mov	r9, r1
 8005ec6:	e7df      	b.n	8005e88 <_strtod_l+0x8d8>
 8005ec8:	4013      	ands	r3, r2
 8005eca:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005ece:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005ed2:	f04f 38ff 	mov.w	r8, #4294967295
 8005ed6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005eda:	e7d5      	b.n	8005e88 <_strtod_l+0x8d8>
 8005edc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ede:	ea13 0f08 	tst.w	r3, r8
 8005ee2:	e7e0      	b.n	8005ea6 <_strtod_l+0x8f6>
 8005ee4:	f7ff fb41 	bl	800556a <sulp>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	460b      	mov	r3, r1
 8005eec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ef0:	f7fa f9f8 	bl	80002e4 <__aeabi_dsub>
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	4680      	mov	r8, r0
 8005efa:	4689      	mov	r9, r1
 8005efc:	f7fa fe12 	bl	8000b24 <__aeabi_dcmpeq>
 8005f00:	2800      	cmp	r0, #0
 8005f02:	d0c1      	beq.n	8005e88 <_strtod_l+0x8d8>
 8005f04:	e608      	b.n	8005b18 <_strtod_l+0x568>
 8005f06:	4658      	mov	r0, fp
 8005f08:	9904      	ldr	r1, [sp, #16]
 8005f0a:	f002 f8b7 	bl	800807c <__ratio>
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f14:	4606      	mov	r6, r0
 8005f16:	460f      	mov	r7, r1
 8005f18:	f7fa fe18 	bl	8000b4c <__aeabi_dcmple>
 8005f1c:	2800      	cmp	r0, #0
 8005f1e:	d070      	beq.n	8006002 <_strtod_l+0xa52>
 8005f20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d042      	beq.n	8005fac <_strtod_l+0x9fc>
 8005f26:	2600      	movs	r6, #0
 8005f28:	4f62      	ldr	r7, [pc, #392]	; (80060b4 <_strtod_l+0xb04>)
 8005f2a:	4d62      	ldr	r5, [pc, #392]	; (80060b4 <_strtod_l+0xb04>)
 8005f2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f32:	0d1b      	lsrs	r3, r3, #20
 8005f34:	051b      	lsls	r3, r3, #20
 8005f36:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005f3a:	4b5f      	ldr	r3, [pc, #380]	; (80060b8 <_strtod_l+0xb08>)
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	f040 80c3 	bne.w	80060c8 <_strtod_l+0xb18>
 8005f42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f44:	4640      	mov	r0, r8
 8005f46:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8005f4a:	4649      	mov	r1, r9
 8005f4c:	f001 ffc0 	bl	8007ed0 <__ulp>
 8005f50:	4602      	mov	r2, r0
 8005f52:	460b      	mov	r3, r1
 8005f54:	4630      	mov	r0, r6
 8005f56:	4639      	mov	r1, r7
 8005f58:	f7fa fb7c 	bl	8000654 <__aeabi_dmul>
 8005f5c:	4642      	mov	r2, r8
 8005f5e:	464b      	mov	r3, r9
 8005f60:	f7fa f9c2 	bl	80002e8 <__adddf3>
 8005f64:	460b      	mov	r3, r1
 8005f66:	4951      	ldr	r1, [pc, #324]	; (80060ac <_strtod_l+0xafc>)
 8005f68:	4a54      	ldr	r2, [pc, #336]	; (80060bc <_strtod_l+0xb0c>)
 8005f6a:	4019      	ands	r1, r3
 8005f6c:	4291      	cmp	r1, r2
 8005f6e:	4680      	mov	r8, r0
 8005f70:	d95d      	bls.n	800602e <_strtod_l+0xa7e>
 8005f72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f74:	4b4e      	ldr	r3, [pc, #312]	; (80060b0 <_strtod_l+0xb00>)
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d103      	bne.n	8005f82 <_strtod_l+0x9d2>
 8005f7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f7c:	3301      	adds	r3, #1
 8005f7e:	f43f ad56 	beq.w	8005a2e <_strtod_l+0x47e>
 8005f82:	f04f 38ff 	mov.w	r8, #4294967295
 8005f86:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80060b0 <_strtod_l+0xb00>
 8005f8a:	4650      	mov	r0, sl
 8005f8c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005f8e:	f001 fc6f 	bl	8007870 <_Bfree>
 8005f92:	4650      	mov	r0, sl
 8005f94:	9906      	ldr	r1, [sp, #24]
 8005f96:	f001 fc6b 	bl	8007870 <_Bfree>
 8005f9a:	4650      	mov	r0, sl
 8005f9c:	9904      	ldr	r1, [sp, #16]
 8005f9e:	f001 fc67 	bl	8007870 <_Bfree>
 8005fa2:	4659      	mov	r1, fp
 8005fa4:	4650      	mov	r0, sl
 8005fa6:	f001 fc63 	bl	8007870 <_Bfree>
 8005faa:	e627      	b.n	8005bfc <_strtod_l+0x64c>
 8005fac:	f1b8 0f00 	cmp.w	r8, #0
 8005fb0:	d119      	bne.n	8005fe6 <_strtod_l+0xa36>
 8005fb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fb8:	b9e3      	cbnz	r3, 8005ff4 <_strtod_l+0xa44>
 8005fba:	2200      	movs	r2, #0
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	4639      	mov	r1, r7
 8005fc0:	4b3c      	ldr	r3, [pc, #240]	; (80060b4 <_strtod_l+0xb04>)
 8005fc2:	f7fa fdb9 	bl	8000b38 <__aeabi_dcmplt>
 8005fc6:	b9c8      	cbnz	r0, 8005ffc <_strtod_l+0xa4c>
 8005fc8:	2200      	movs	r2, #0
 8005fca:	4630      	mov	r0, r6
 8005fcc:	4639      	mov	r1, r7
 8005fce:	4b3c      	ldr	r3, [pc, #240]	; (80060c0 <_strtod_l+0xb10>)
 8005fd0:	f7fa fb40 	bl	8000654 <__aeabi_dmul>
 8005fd4:	4604      	mov	r4, r0
 8005fd6:	460d      	mov	r5, r1
 8005fd8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005fdc:	9416      	str	r4, [sp, #88]	; 0x58
 8005fde:	9317      	str	r3, [sp, #92]	; 0x5c
 8005fe0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8005fe4:	e7a2      	b.n	8005f2c <_strtod_l+0x97c>
 8005fe6:	f1b8 0f01 	cmp.w	r8, #1
 8005fea:	d103      	bne.n	8005ff4 <_strtod_l+0xa44>
 8005fec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f43f ad92 	beq.w	8005b18 <_strtod_l+0x568>
 8005ff4:	2600      	movs	r6, #0
 8005ff6:	2400      	movs	r4, #0
 8005ff8:	4f32      	ldr	r7, [pc, #200]	; (80060c4 <_strtod_l+0xb14>)
 8005ffa:	e796      	b.n	8005f2a <_strtod_l+0x97a>
 8005ffc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005ffe:	4d30      	ldr	r5, [pc, #192]	; (80060c0 <_strtod_l+0xb10>)
 8006000:	e7ea      	b.n	8005fd8 <_strtod_l+0xa28>
 8006002:	4b2f      	ldr	r3, [pc, #188]	; (80060c0 <_strtod_l+0xb10>)
 8006004:	2200      	movs	r2, #0
 8006006:	4630      	mov	r0, r6
 8006008:	4639      	mov	r1, r7
 800600a:	f7fa fb23 	bl	8000654 <__aeabi_dmul>
 800600e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006010:	4604      	mov	r4, r0
 8006012:	460d      	mov	r5, r1
 8006014:	b933      	cbnz	r3, 8006024 <_strtod_l+0xa74>
 8006016:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800601a:	9010      	str	r0, [sp, #64]	; 0x40
 800601c:	9311      	str	r3, [sp, #68]	; 0x44
 800601e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006022:	e783      	b.n	8005f2c <_strtod_l+0x97c>
 8006024:	4602      	mov	r2, r0
 8006026:	460b      	mov	r3, r1
 8006028:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800602c:	e7f7      	b.n	800601e <_strtod_l+0xa6e>
 800602e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8006032:	9b05      	ldr	r3, [sp, #20]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1a8      	bne.n	8005f8a <_strtod_l+0x9da>
 8006038:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800603c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800603e:	0d1b      	lsrs	r3, r3, #20
 8006040:	051b      	lsls	r3, r3, #20
 8006042:	429a      	cmp	r2, r3
 8006044:	d1a1      	bne.n	8005f8a <_strtod_l+0x9da>
 8006046:	4620      	mov	r0, r4
 8006048:	4629      	mov	r1, r5
 800604a:	f7fa ff2f 	bl	8000eac <__aeabi_d2lz>
 800604e:	f7fa fad3 	bl	80005f8 <__aeabi_l2d>
 8006052:	4602      	mov	r2, r0
 8006054:	460b      	mov	r3, r1
 8006056:	4620      	mov	r0, r4
 8006058:	4629      	mov	r1, r5
 800605a:	f7fa f943 	bl	80002e4 <__aeabi_dsub>
 800605e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006060:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006064:	ea43 0308 	orr.w	r3, r3, r8
 8006068:	4313      	orrs	r3, r2
 800606a:	4604      	mov	r4, r0
 800606c:	460d      	mov	r5, r1
 800606e:	d066      	beq.n	800613e <_strtod_l+0xb8e>
 8006070:	a309      	add	r3, pc, #36	; (adr r3, 8006098 <_strtod_l+0xae8>)
 8006072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006076:	f7fa fd5f 	bl	8000b38 <__aeabi_dcmplt>
 800607a:	2800      	cmp	r0, #0
 800607c:	f47f ace2 	bne.w	8005a44 <_strtod_l+0x494>
 8006080:	a307      	add	r3, pc, #28	; (adr r3, 80060a0 <_strtod_l+0xaf0>)
 8006082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006086:	4620      	mov	r0, r4
 8006088:	4629      	mov	r1, r5
 800608a:	f7fa fd73 	bl	8000b74 <__aeabi_dcmpgt>
 800608e:	2800      	cmp	r0, #0
 8006090:	f43f af7b 	beq.w	8005f8a <_strtod_l+0x9da>
 8006094:	e4d6      	b.n	8005a44 <_strtod_l+0x494>
 8006096:	bf00      	nop
 8006098:	94a03595 	.word	0x94a03595
 800609c:	3fdfffff 	.word	0x3fdfffff
 80060a0:	35afe535 	.word	0x35afe535
 80060a4:	3fe00000 	.word	0x3fe00000
 80060a8:	000fffff 	.word	0x000fffff
 80060ac:	7ff00000 	.word	0x7ff00000
 80060b0:	7fefffff 	.word	0x7fefffff
 80060b4:	3ff00000 	.word	0x3ff00000
 80060b8:	7fe00000 	.word	0x7fe00000
 80060bc:	7c9fffff 	.word	0x7c9fffff
 80060c0:	3fe00000 	.word	0x3fe00000
 80060c4:	bff00000 	.word	0xbff00000
 80060c8:	9b05      	ldr	r3, [sp, #20]
 80060ca:	b313      	cbz	r3, 8006112 <_strtod_l+0xb62>
 80060cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060ce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80060d2:	d81e      	bhi.n	8006112 <_strtod_l+0xb62>
 80060d4:	a326      	add	r3, pc, #152	; (adr r3, 8006170 <_strtod_l+0xbc0>)
 80060d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060da:	4620      	mov	r0, r4
 80060dc:	4629      	mov	r1, r5
 80060de:	f7fa fd35 	bl	8000b4c <__aeabi_dcmple>
 80060e2:	b190      	cbz	r0, 800610a <_strtod_l+0xb5a>
 80060e4:	4629      	mov	r1, r5
 80060e6:	4620      	mov	r0, r4
 80060e8:	f7fa fd8c 	bl	8000c04 <__aeabi_d2uiz>
 80060ec:	2801      	cmp	r0, #1
 80060ee:	bf38      	it	cc
 80060f0:	2001      	movcc	r0, #1
 80060f2:	f7fa fa35 	bl	8000560 <__aeabi_ui2d>
 80060f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060f8:	4604      	mov	r4, r0
 80060fa:	460d      	mov	r5, r1
 80060fc:	b9d3      	cbnz	r3, 8006134 <_strtod_l+0xb84>
 80060fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006102:	9012      	str	r0, [sp, #72]	; 0x48
 8006104:	9313      	str	r3, [sp, #76]	; 0x4c
 8006106:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800610a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800610c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8006110:	1a9f      	subs	r7, r3, r2
 8006112:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006116:	f001 fedb 	bl	8007ed0 <__ulp>
 800611a:	4602      	mov	r2, r0
 800611c:	460b      	mov	r3, r1
 800611e:	4630      	mov	r0, r6
 8006120:	4639      	mov	r1, r7
 8006122:	f7fa fa97 	bl	8000654 <__aeabi_dmul>
 8006126:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800612a:	f7fa f8dd 	bl	80002e8 <__adddf3>
 800612e:	4680      	mov	r8, r0
 8006130:	4689      	mov	r9, r1
 8006132:	e77e      	b.n	8006032 <_strtod_l+0xa82>
 8006134:	4602      	mov	r2, r0
 8006136:	460b      	mov	r3, r1
 8006138:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800613c:	e7e3      	b.n	8006106 <_strtod_l+0xb56>
 800613e:	a30e      	add	r3, pc, #56	; (adr r3, 8006178 <_strtod_l+0xbc8>)
 8006140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006144:	f7fa fcf8 	bl	8000b38 <__aeabi_dcmplt>
 8006148:	e7a1      	b.n	800608e <_strtod_l+0xade>
 800614a:	2300      	movs	r3, #0
 800614c:	930a      	str	r3, [sp, #40]	; 0x28
 800614e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006150:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006152:	6013      	str	r3, [r2, #0]
 8006154:	f7ff ba71 	b.w	800563a <_strtod_l+0x8a>
 8006158:	2a65      	cmp	r2, #101	; 0x65
 800615a:	f43f ab63 	beq.w	8005824 <_strtod_l+0x274>
 800615e:	2a45      	cmp	r2, #69	; 0x45
 8006160:	f43f ab60 	beq.w	8005824 <_strtod_l+0x274>
 8006164:	2301      	movs	r3, #1
 8006166:	f7ff bb95 	b.w	8005894 <_strtod_l+0x2e4>
 800616a:	bf00      	nop
 800616c:	f3af 8000 	nop.w
 8006170:	ffc00000 	.word	0xffc00000
 8006174:	41dfffff 	.word	0x41dfffff
 8006178:	94a03595 	.word	0x94a03595
 800617c:	3fcfffff 	.word	0x3fcfffff

08006180 <strtod>:
 8006180:	460a      	mov	r2, r1
 8006182:	4601      	mov	r1, r0
 8006184:	4802      	ldr	r0, [pc, #8]	; (8006190 <strtod+0x10>)
 8006186:	4b03      	ldr	r3, [pc, #12]	; (8006194 <strtod+0x14>)
 8006188:	6800      	ldr	r0, [r0, #0]
 800618a:	f7ff ba11 	b.w	80055b0 <_strtod_l>
 800618e:	bf00      	nop
 8006190:	200000a4 	.word	0x200000a4
 8006194:	2000010c 	.word	0x2000010c

08006198 <strtok>:
 8006198:	4b16      	ldr	r3, [pc, #88]	; (80061f4 <strtok+0x5c>)
 800619a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800619e:	681f      	ldr	r7, [r3, #0]
 80061a0:	4605      	mov	r5, r0
 80061a2:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80061a4:	460e      	mov	r6, r1
 80061a6:	b9ec      	cbnz	r4, 80061e4 <strtok+0x4c>
 80061a8:	2050      	movs	r0, #80	; 0x50
 80061aa:	f001 faeb 	bl	8007784 <malloc>
 80061ae:	4602      	mov	r2, r0
 80061b0:	65b8      	str	r0, [r7, #88]	; 0x58
 80061b2:	b920      	cbnz	r0, 80061be <strtok+0x26>
 80061b4:	2157      	movs	r1, #87	; 0x57
 80061b6:	4b10      	ldr	r3, [pc, #64]	; (80061f8 <strtok+0x60>)
 80061b8:	4810      	ldr	r0, [pc, #64]	; (80061fc <strtok+0x64>)
 80061ba:	f000 f8cf 	bl	800635c <__assert_func>
 80061be:	e9c0 4400 	strd	r4, r4, [r0]
 80061c2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80061c6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80061ca:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80061ce:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80061d2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80061d6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80061da:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80061de:	6184      	str	r4, [r0, #24]
 80061e0:	7704      	strb	r4, [r0, #28]
 80061e2:	6244      	str	r4, [r0, #36]	; 0x24
 80061e4:	4631      	mov	r1, r6
 80061e6:	4628      	mov	r0, r5
 80061e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80061ea:	2301      	movs	r3, #1
 80061ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061f0:	f000 b806 	b.w	8006200 <__strtok_r>
 80061f4:	200000a4 	.word	0x200000a4
 80061f8:	08009488 	.word	0x08009488
 80061fc:	0800949f 	.word	0x0800949f

08006200 <__strtok_r>:
 8006200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006202:	b908      	cbnz	r0, 8006208 <__strtok_r+0x8>
 8006204:	6810      	ldr	r0, [r2, #0]
 8006206:	b188      	cbz	r0, 800622c <__strtok_r+0x2c>
 8006208:	4604      	mov	r4, r0
 800620a:	460f      	mov	r7, r1
 800620c:	4620      	mov	r0, r4
 800620e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006212:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006216:	b91e      	cbnz	r6, 8006220 <__strtok_r+0x20>
 8006218:	b965      	cbnz	r5, 8006234 <__strtok_r+0x34>
 800621a:	4628      	mov	r0, r5
 800621c:	6015      	str	r5, [r2, #0]
 800621e:	e005      	b.n	800622c <__strtok_r+0x2c>
 8006220:	42b5      	cmp	r5, r6
 8006222:	d1f6      	bne.n	8006212 <__strtok_r+0x12>
 8006224:	2b00      	cmp	r3, #0
 8006226:	d1f0      	bne.n	800620a <__strtok_r+0xa>
 8006228:	6014      	str	r4, [r2, #0]
 800622a:	7003      	strb	r3, [r0, #0]
 800622c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800622e:	461c      	mov	r4, r3
 8006230:	e00c      	b.n	800624c <__strtok_r+0x4c>
 8006232:	b915      	cbnz	r5, 800623a <__strtok_r+0x3a>
 8006234:	460e      	mov	r6, r1
 8006236:	f814 3b01 	ldrb.w	r3, [r4], #1
 800623a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800623e:	42ab      	cmp	r3, r5
 8006240:	d1f7      	bne.n	8006232 <__strtok_r+0x32>
 8006242:	2b00      	cmp	r3, #0
 8006244:	d0f3      	beq.n	800622e <__strtok_r+0x2e>
 8006246:	2300      	movs	r3, #0
 8006248:	f804 3c01 	strb.w	r3, [r4, #-1]
 800624c:	6014      	str	r4, [r2, #0]
 800624e:	e7ed      	b.n	800622c <__strtok_r+0x2c>

08006250 <_strtol_l.constprop.0>:
 8006250:	2b01      	cmp	r3, #1
 8006252:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006256:	4680      	mov	r8, r0
 8006258:	d001      	beq.n	800625e <_strtol_l.constprop.0+0xe>
 800625a:	2b24      	cmp	r3, #36	; 0x24
 800625c:	d906      	bls.n	800626c <_strtol_l.constprop.0+0x1c>
 800625e:	f7fe fcc3 	bl	8004be8 <__errno>
 8006262:	2316      	movs	r3, #22
 8006264:	6003      	str	r3, [r0, #0]
 8006266:	2000      	movs	r0, #0
 8006268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800626c:	460d      	mov	r5, r1
 800626e:	4f35      	ldr	r7, [pc, #212]	; (8006344 <_strtol_l.constprop.0+0xf4>)
 8006270:	4628      	mov	r0, r5
 8006272:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006276:	5de6      	ldrb	r6, [r4, r7]
 8006278:	f016 0608 	ands.w	r6, r6, #8
 800627c:	d1f8      	bne.n	8006270 <_strtol_l.constprop.0+0x20>
 800627e:	2c2d      	cmp	r4, #45	; 0x2d
 8006280:	d12f      	bne.n	80062e2 <_strtol_l.constprop.0+0x92>
 8006282:	2601      	movs	r6, #1
 8006284:	782c      	ldrb	r4, [r5, #0]
 8006286:	1c85      	adds	r5, r0, #2
 8006288:	2b00      	cmp	r3, #0
 800628a:	d057      	beq.n	800633c <_strtol_l.constprop.0+0xec>
 800628c:	2b10      	cmp	r3, #16
 800628e:	d109      	bne.n	80062a4 <_strtol_l.constprop.0+0x54>
 8006290:	2c30      	cmp	r4, #48	; 0x30
 8006292:	d107      	bne.n	80062a4 <_strtol_l.constprop.0+0x54>
 8006294:	7828      	ldrb	r0, [r5, #0]
 8006296:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800629a:	2858      	cmp	r0, #88	; 0x58
 800629c:	d149      	bne.n	8006332 <_strtol_l.constprop.0+0xe2>
 800629e:	2310      	movs	r3, #16
 80062a0:	786c      	ldrb	r4, [r5, #1]
 80062a2:	3502      	adds	r5, #2
 80062a4:	2700      	movs	r7, #0
 80062a6:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80062aa:	f10e 3eff 	add.w	lr, lr, #4294967295
 80062ae:	fbbe f9f3 	udiv	r9, lr, r3
 80062b2:	4638      	mov	r0, r7
 80062b4:	fb03 ea19 	mls	sl, r3, r9, lr
 80062b8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80062bc:	f1bc 0f09 	cmp.w	ip, #9
 80062c0:	d814      	bhi.n	80062ec <_strtol_l.constprop.0+0x9c>
 80062c2:	4664      	mov	r4, ip
 80062c4:	42a3      	cmp	r3, r4
 80062c6:	dd22      	ble.n	800630e <_strtol_l.constprop.0+0xbe>
 80062c8:	2f00      	cmp	r7, #0
 80062ca:	db1d      	blt.n	8006308 <_strtol_l.constprop.0+0xb8>
 80062cc:	4581      	cmp	r9, r0
 80062ce:	d31b      	bcc.n	8006308 <_strtol_l.constprop.0+0xb8>
 80062d0:	d101      	bne.n	80062d6 <_strtol_l.constprop.0+0x86>
 80062d2:	45a2      	cmp	sl, r4
 80062d4:	db18      	blt.n	8006308 <_strtol_l.constprop.0+0xb8>
 80062d6:	2701      	movs	r7, #1
 80062d8:	fb00 4003 	mla	r0, r0, r3, r4
 80062dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80062e0:	e7ea      	b.n	80062b8 <_strtol_l.constprop.0+0x68>
 80062e2:	2c2b      	cmp	r4, #43	; 0x2b
 80062e4:	bf04      	itt	eq
 80062e6:	782c      	ldrbeq	r4, [r5, #0]
 80062e8:	1c85      	addeq	r5, r0, #2
 80062ea:	e7cd      	b.n	8006288 <_strtol_l.constprop.0+0x38>
 80062ec:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80062f0:	f1bc 0f19 	cmp.w	ip, #25
 80062f4:	d801      	bhi.n	80062fa <_strtol_l.constprop.0+0xaa>
 80062f6:	3c37      	subs	r4, #55	; 0x37
 80062f8:	e7e4      	b.n	80062c4 <_strtol_l.constprop.0+0x74>
 80062fa:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80062fe:	f1bc 0f19 	cmp.w	ip, #25
 8006302:	d804      	bhi.n	800630e <_strtol_l.constprop.0+0xbe>
 8006304:	3c57      	subs	r4, #87	; 0x57
 8006306:	e7dd      	b.n	80062c4 <_strtol_l.constprop.0+0x74>
 8006308:	f04f 37ff 	mov.w	r7, #4294967295
 800630c:	e7e6      	b.n	80062dc <_strtol_l.constprop.0+0x8c>
 800630e:	2f00      	cmp	r7, #0
 8006310:	da07      	bge.n	8006322 <_strtol_l.constprop.0+0xd2>
 8006312:	2322      	movs	r3, #34	; 0x22
 8006314:	4670      	mov	r0, lr
 8006316:	f8c8 3000 	str.w	r3, [r8]
 800631a:	2a00      	cmp	r2, #0
 800631c:	d0a4      	beq.n	8006268 <_strtol_l.constprop.0+0x18>
 800631e:	1e69      	subs	r1, r5, #1
 8006320:	e005      	b.n	800632e <_strtol_l.constprop.0+0xde>
 8006322:	b106      	cbz	r6, 8006326 <_strtol_l.constprop.0+0xd6>
 8006324:	4240      	negs	r0, r0
 8006326:	2a00      	cmp	r2, #0
 8006328:	d09e      	beq.n	8006268 <_strtol_l.constprop.0+0x18>
 800632a:	2f00      	cmp	r7, #0
 800632c:	d1f7      	bne.n	800631e <_strtol_l.constprop.0+0xce>
 800632e:	6011      	str	r1, [r2, #0]
 8006330:	e79a      	b.n	8006268 <_strtol_l.constprop.0+0x18>
 8006332:	2430      	movs	r4, #48	; 0x30
 8006334:	2b00      	cmp	r3, #0
 8006336:	d1b5      	bne.n	80062a4 <_strtol_l.constprop.0+0x54>
 8006338:	2308      	movs	r3, #8
 800633a:	e7b3      	b.n	80062a4 <_strtol_l.constprop.0+0x54>
 800633c:	2c30      	cmp	r4, #48	; 0x30
 800633e:	d0a9      	beq.n	8006294 <_strtol_l.constprop.0+0x44>
 8006340:	230a      	movs	r3, #10
 8006342:	e7af      	b.n	80062a4 <_strtol_l.constprop.0+0x54>
 8006344:	08009539 	.word	0x08009539

08006348 <strtol>:
 8006348:	4613      	mov	r3, r2
 800634a:	460a      	mov	r2, r1
 800634c:	4601      	mov	r1, r0
 800634e:	4802      	ldr	r0, [pc, #8]	; (8006358 <strtol+0x10>)
 8006350:	6800      	ldr	r0, [r0, #0]
 8006352:	f7ff bf7d 	b.w	8006250 <_strtol_l.constprop.0>
 8006356:	bf00      	nop
 8006358:	200000a4 	.word	0x200000a4

0800635c <__assert_func>:
 800635c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800635e:	4614      	mov	r4, r2
 8006360:	461a      	mov	r2, r3
 8006362:	4b09      	ldr	r3, [pc, #36]	; (8006388 <__assert_func+0x2c>)
 8006364:	4605      	mov	r5, r0
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68d8      	ldr	r0, [r3, #12]
 800636a:	b14c      	cbz	r4, 8006380 <__assert_func+0x24>
 800636c:	4b07      	ldr	r3, [pc, #28]	; (800638c <__assert_func+0x30>)
 800636e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006372:	9100      	str	r1, [sp, #0]
 8006374:	462b      	mov	r3, r5
 8006376:	4906      	ldr	r1, [pc, #24]	; (8006390 <__assert_func+0x34>)
 8006378:	f000 fe88 	bl	800708c <fiprintf>
 800637c:	f002 fb8c 	bl	8008a98 <abort>
 8006380:	4b04      	ldr	r3, [pc, #16]	; (8006394 <__assert_func+0x38>)
 8006382:	461c      	mov	r4, r3
 8006384:	e7f3      	b.n	800636e <__assert_func+0x12>
 8006386:	bf00      	nop
 8006388:	200000a4 	.word	0x200000a4
 800638c:	080094fc 	.word	0x080094fc
 8006390:	08009509 	.word	0x08009509
 8006394:	08009537 	.word	0x08009537

08006398 <quorem>:
 8006398:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800639c:	6903      	ldr	r3, [r0, #16]
 800639e:	690c      	ldr	r4, [r1, #16]
 80063a0:	4607      	mov	r7, r0
 80063a2:	42a3      	cmp	r3, r4
 80063a4:	f2c0 8082 	blt.w	80064ac <quorem+0x114>
 80063a8:	3c01      	subs	r4, #1
 80063aa:	f100 0514 	add.w	r5, r0, #20
 80063ae:	f101 0814 	add.w	r8, r1, #20
 80063b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063b6:	9301      	str	r3, [sp, #4]
 80063b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063c0:	3301      	adds	r3, #1
 80063c2:	429a      	cmp	r2, r3
 80063c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80063c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80063cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063d0:	d331      	bcc.n	8006436 <quorem+0x9e>
 80063d2:	f04f 0e00 	mov.w	lr, #0
 80063d6:	4640      	mov	r0, r8
 80063d8:	46ac      	mov	ip, r5
 80063da:	46f2      	mov	sl, lr
 80063dc:	f850 2b04 	ldr.w	r2, [r0], #4
 80063e0:	b293      	uxth	r3, r2
 80063e2:	fb06 e303 	mla	r3, r6, r3, lr
 80063e6:	0c12      	lsrs	r2, r2, #16
 80063e8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	fb06 e202 	mla	r2, r6, r2, lr
 80063f2:	ebaa 0303 	sub.w	r3, sl, r3
 80063f6:	f8dc a000 	ldr.w	sl, [ip]
 80063fa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80063fe:	fa1f fa8a 	uxth.w	sl, sl
 8006402:	4453      	add	r3, sl
 8006404:	f8dc a000 	ldr.w	sl, [ip]
 8006408:	b292      	uxth	r2, r2
 800640a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800640e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006412:	b29b      	uxth	r3, r3
 8006414:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006418:	4581      	cmp	r9, r0
 800641a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800641e:	f84c 3b04 	str.w	r3, [ip], #4
 8006422:	d2db      	bcs.n	80063dc <quorem+0x44>
 8006424:	f855 300b 	ldr.w	r3, [r5, fp]
 8006428:	b92b      	cbnz	r3, 8006436 <quorem+0x9e>
 800642a:	9b01      	ldr	r3, [sp, #4]
 800642c:	3b04      	subs	r3, #4
 800642e:	429d      	cmp	r5, r3
 8006430:	461a      	mov	r2, r3
 8006432:	d32f      	bcc.n	8006494 <quorem+0xfc>
 8006434:	613c      	str	r4, [r7, #16]
 8006436:	4638      	mov	r0, r7
 8006438:	f001 fca2 	bl	8007d80 <__mcmp>
 800643c:	2800      	cmp	r0, #0
 800643e:	db25      	blt.n	800648c <quorem+0xf4>
 8006440:	4628      	mov	r0, r5
 8006442:	f04f 0c00 	mov.w	ip, #0
 8006446:	3601      	adds	r6, #1
 8006448:	f858 1b04 	ldr.w	r1, [r8], #4
 800644c:	f8d0 e000 	ldr.w	lr, [r0]
 8006450:	b28b      	uxth	r3, r1
 8006452:	ebac 0303 	sub.w	r3, ip, r3
 8006456:	fa1f f28e 	uxth.w	r2, lr
 800645a:	4413      	add	r3, r2
 800645c:	0c0a      	lsrs	r2, r1, #16
 800645e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006462:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006466:	b29b      	uxth	r3, r3
 8006468:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800646c:	45c1      	cmp	r9, r8
 800646e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006472:	f840 3b04 	str.w	r3, [r0], #4
 8006476:	d2e7      	bcs.n	8006448 <quorem+0xb0>
 8006478:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800647c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006480:	b922      	cbnz	r2, 800648c <quorem+0xf4>
 8006482:	3b04      	subs	r3, #4
 8006484:	429d      	cmp	r5, r3
 8006486:	461a      	mov	r2, r3
 8006488:	d30a      	bcc.n	80064a0 <quorem+0x108>
 800648a:	613c      	str	r4, [r7, #16]
 800648c:	4630      	mov	r0, r6
 800648e:	b003      	add	sp, #12
 8006490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006494:	6812      	ldr	r2, [r2, #0]
 8006496:	3b04      	subs	r3, #4
 8006498:	2a00      	cmp	r2, #0
 800649a:	d1cb      	bne.n	8006434 <quorem+0x9c>
 800649c:	3c01      	subs	r4, #1
 800649e:	e7c6      	b.n	800642e <quorem+0x96>
 80064a0:	6812      	ldr	r2, [r2, #0]
 80064a2:	3b04      	subs	r3, #4
 80064a4:	2a00      	cmp	r2, #0
 80064a6:	d1f0      	bne.n	800648a <quorem+0xf2>
 80064a8:	3c01      	subs	r4, #1
 80064aa:	e7eb      	b.n	8006484 <quorem+0xec>
 80064ac:	2000      	movs	r0, #0
 80064ae:	e7ee      	b.n	800648e <quorem+0xf6>

080064b0 <_dtoa_r>:
 80064b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064b4:	4616      	mov	r6, r2
 80064b6:	461f      	mov	r7, r3
 80064b8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80064ba:	b099      	sub	sp, #100	; 0x64
 80064bc:	4605      	mov	r5, r0
 80064be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80064c2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80064c6:	b974      	cbnz	r4, 80064e6 <_dtoa_r+0x36>
 80064c8:	2010      	movs	r0, #16
 80064ca:	f001 f95b 	bl	8007784 <malloc>
 80064ce:	4602      	mov	r2, r0
 80064d0:	6268      	str	r0, [r5, #36]	; 0x24
 80064d2:	b920      	cbnz	r0, 80064de <_dtoa_r+0x2e>
 80064d4:	21ea      	movs	r1, #234	; 0xea
 80064d6:	4ba8      	ldr	r3, [pc, #672]	; (8006778 <_dtoa_r+0x2c8>)
 80064d8:	48a8      	ldr	r0, [pc, #672]	; (800677c <_dtoa_r+0x2cc>)
 80064da:	f7ff ff3f 	bl	800635c <__assert_func>
 80064de:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064e2:	6004      	str	r4, [r0, #0]
 80064e4:	60c4      	str	r4, [r0, #12]
 80064e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80064e8:	6819      	ldr	r1, [r3, #0]
 80064ea:	b151      	cbz	r1, 8006502 <_dtoa_r+0x52>
 80064ec:	685a      	ldr	r2, [r3, #4]
 80064ee:	2301      	movs	r3, #1
 80064f0:	4093      	lsls	r3, r2
 80064f2:	604a      	str	r2, [r1, #4]
 80064f4:	608b      	str	r3, [r1, #8]
 80064f6:	4628      	mov	r0, r5
 80064f8:	f001 f9ba 	bl	8007870 <_Bfree>
 80064fc:	2200      	movs	r2, #0
 80064fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006500:	601a      	str	r2, [r3, #0]
 8006502:	1e3b      	subs	r3, r7, #0
 8006504:	bfaf      	iteee	ge
 8006506:	2300      	movge	r3, #0
 8006508:	2201      	movlt	r2, #1
 800650a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800650e:	9305      	strlt	r3, [sp, #20]
 8006510:	bfa8      	it	ge
 8006512:	f8c8 3000 	strge.w	r3, [r8]
 8006516:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800651a:	4b99      	ldr	r3, [pc, #612]	; (8006780 <_dtoa_r+0x2d0>)
 800651c:	bfb8      	it	lt
 800651e:	f8c8 2000 	strlt.w	r2, [r8]
 8006522:	ea33 0309 	bics.w	r3, r3, r9
 8006526:	d119      	bne.n	800655c <_dtoa_r+0xac>
 8006528:	f242 730f 	movw	r3, #9999	; 0x270f
 800652c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800652e:	6013      	str	r3, [r2, #0]
 8006530:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006534:	4333      	orrs	r3, r6
 8006536:	f000 857f 	beq.w	8007038 <_dtoa_r+0xb88>
 800653a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800653c:	b953      	cbnz	r3, 8006554 <_dtoa_r+0xa4>
 800653e:	4b91      	ldr	r3, [pc, #580]	; (8006784 <_dtoa_r+0x2d4>)
 8006540:	e022      	b.n	8006588 <_dtoa_r+0xd8>
 8006542:	4b91      	ldr	r3, [pc, #580]	; (8006788 <_dtoa_r+0x2d8>)
 8006544:	9303      	str	r3, [sp, #12]
 8006546:	3308      	adds	r3, #8
 8006548:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800654a:	6013      	str	r3, [r2, #0]
 800654c:	9803      	ldr	r0, [sp, #12]
 800654e:	b019      	add	sp, #100	; 0x64
 8006550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006554:	4b8b      	ldr	r3, [pc, #556]	; (8006784 <_dtoa_r+0x2d4>)
 8006556:	9303      	str	r3, [sp, #12]
 8006558:	3303      	adds	r3, #3
 800655a:	e7f5      	b.n	8006548 <_dtoa_r+0x98>
 800655c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006560:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006564:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006568:	2200      	movs	r2, #0
 800656a:	2300      	movs	r3, #0
 800656c:	f7fa fada 	bl	8000b24 <__aeabi_dcmpeq>
 8006570:	4680      	mov	r8, r0
 8006572:	b158      	cbz	r0, 800658c <_dtoa_r+0xdc>
 8006574:	2301      	movs	r3, #1
 8006576:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006578:	6013      	str	r3, [r2, #0]
 800657a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800657c:	2b00      	cmp	r3, #0
 800657e:	f000 8558 	beq.w	8007032 <_dtoa_r+0xb82>
 8006582:	4882      	ldr	r0, [pc, #520]	; (800678c <_dtoa_r+0x2dc>)
 8006584:	6018      	str	r0, [r3, #0]
 8006586:	1e43      	subs	r3, r0, #1
 8006588:	9303      	str	r3, [sp, #12]
 800658a:	e7df      	b.n	800654c <_dtoa_r+0x9c>
 800658c:	ab16      	add	r3, sp, #88	; 0x58
 800658e:	9301      	str	r3, [sp, #4]
 8006590:	ab17      	add	r3, sp, #92	; 0x5c
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	4628      	mov	r0, r5
 8006596:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800659a:	f001 fd13 	bl	8007fc4 <__d2b>
 800659e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80065a2:	4683      	mov	fp, r0
 80065a4:	2c00      	cmp	r4, #0
 80065a6:	d07f      	beq.n	80066a8 <_dtoa_r+0x1f8>
 80065a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065ae:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80065b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80065ba:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80065be:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80065c2:	2200      	movs	r2, #0
 80065c4:	4b72      	ldr	r3, [pc, #456]	; (8006790 <_dtoa_r+0x2e0>)
 80065c6:	f7f9 fe8d 	bl	80002e4 <__aeabi_dsub>
 80065ca:	a365      	add	r3, pc, #404	; (adr r3, 8006760 <_dtoa_r+0x2b0>)
 80065cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d0:	f7fa f840 	bl	8000654 <__aeabi_dmul>
 80065d4:	a364      	add	r3, pc, #400	; (adr r3, 8006768 <_dtoa_r+0x2b8>)
 80065d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065da:	f7f9 fe85 	bl	80002e8 <__adddf3>
 80065de:	4606      	mov	r6, r0
 80065e0:	4620      	mov	r0, r4
 80065e2:	460f      	mov	r7, r1
 80065e4:	f7f9 ffcc 	bl	8000580 <__aeabi_i2d>
 80065e8:	a361      	add	r3, pc, #388	; (adr r3, 8006770 <_dtoa_r+0x2c0>)
 80065ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ee:	f7fa f831 	bl	8000654 <__aeabi_dmul>
 80065f2:	4602      	mov	r2, r0
 80065f4:	460b      	mov	r3, r1
 80065f6:	4630      	mov	r0, r6
 80065f8:	4639      	mov	r1, r7
 80065fa:	f7f9 fe75 	bl	80002e8 <__adddf3>
 80065fe:	4606      	mov	r6, r0
 8006600:	460f      	mov	r7, r1
 8006602:	f7fa fad7 	bl	8000bb4 <__aeabi_d2iz>
 8006606:	2200      	movs	r2, #0
 8006608:	4682      	mov	sl, r0
 800660a:	2300      	movs	r3, #0
 800660c:	4630      	mov	r0, r6
 800660e:	4639      	mov	r1, r7
 8006610:	f7fa fa92 	bl	8000b38 <__aeabi_dcmplt>
 8006614:	b148      	cbz	r0, 800662a <_dtoa_r+0x17a>
 8006616:	4650      	mov	r0, sl
 8006618:	f7f9 ffb2 	bl	8000580 <__aeabi_i2d>
 800661c:	4632      	mov	r2, r6
 800661e:	463b      	mov	r3, r7
 8006620:	f7fa fa80 	bl	8000b24 <__aeabi_dcmpeq>
 8006624:	b908      	cbnz	r0, 800662a <_dtoa_r+0x17a>
 8006626:	f10a 3aff 	add.w	sl, sl, #4294967295
 800662a:	f1ba 0f16 	cmp.w	sl, #22
 800662e:	d858      	bhi.n	80066e2 <_dtoa_r+0x232>
 8006630:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006634:	4b57      	ldr	r3, [pc, #348]	; (8006794 <_dtoa_r+0x2e4>)
 8006636:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800663a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663e:	f7fa fa7b 	bl	8000b38 <__aeabi_dcmplt>
 8006642:	2800      	cmp	r0, #0
 8006644:	d04f      	beq.n	80066e6 <_dtoa_r+0x236>
 8006646:	2300      	movs	r3, #0
 8006648:	f10a 3aff 	add.w	sl, sl, #4294967295
 800664c:	930f      	str	r3, [sp, #60]	; 0x3c
 800664e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006650:	1b1c      	subs	r4, r3, r4
 8006652:	1e63      	subs	r3, r4, #1
 8006654:	9309      	str	r3, [sp, #36]	; 0x24
 8006656:	bf49      	itett	mi
 8006658:	f1c4 0301 	rsbmi	r3, r4, #1
 800665c:	2300      	movpl	r3, #0
 800665e:	9306      	strmi	r3, [sp, #24]
 8006660:	2300      	movmi	r3, #0
 8006662:	bf54      	ite	pl
 8006664:	9306      	strpl	r3, [sp, #24]
 8006666:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006668:	f1ba 0f00 	cmp.w	sl, #0
 800666c:	db3d      	blt.n	80066ea <_dtoa_r+0x23a>
 800666e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006670:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006674:	4453      	add	r3, sl
 8006676:	9309      	str	r3, [sp, #36]	; 0x24
 8006678:	2300      	movs	r3, #0
 800667a:	930a      	str	r3, [sp, #40]	; 0x28
 800667c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800667e:	2b09      	cmp	r3, #9
 8006680:	f200 808c 	bhi.w	800679c <_dtoa_r+0x2ec>
 8006684:	2b05      	cmp	r3, #5
 8006686:	bfc4      	itt	gt
 8006688:	3b04      	subgt	r3, #4
 800668a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800668c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800668e:	bfc8      	it	gt
 8006690:	2400      	movgt	r4, #0
 8006692:	f1a3 0302 	sub.w	r3, r3, #2
 8006696:	bfd8      	it	le
 8006698:	2401      	movle	r4, #1
 800669a:	2b03      	cmp	r3, #3
 800669c:	f200 808a 	bhi.w	80067b4 <_dtoa_r+0x304>
 80066a0:	e8df f003 	tbb	[pc, r3]
 80066a4:	5b4d4f2d 	.word	0x5b4d4f2d
 80066a8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80066ac:	441c      	add	r4, r3
 80066ae:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80066b2:	2b20      	cmp	r3, #32
 80066b4:	bfc3      	ittte	gt
 80066b6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80066ba:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80066be:	fa09 f303 	lslgt.w	r3, r9, r3
 80066c2:	f1c3 0320 	rsble	r3, r3, #32
 80066c6:	bfc6      	itte	gt
 80066c8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80066cc:	4318      	orrgt	r0, r3
 80066ce:	fa06 f003 	lslle.w	r0, r6, r3
 80066d2:	f7f9 ff45 	bl	8000560 <__aeabi_ui2d>
 80066d6:	2301      	movs	r3, #1
 80066d8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80066dc:	3c01      	subs	r4, #1
 80066de:	9313      	str	r3, [sp, #76]	; 0x4c
 80066e0:	e76f      	b.n	80065c2 <_dtoa_r+0x112>
 80066e2:	2301      	movs	r3, #1
 80066e4:	e7b2      	b.n	800664c <_dtoa_r+0x19c>
 80066e6:	900f      	str	r0, [sp, #60]	; 0x3c
 80066e8:	e7b1      	b.n	800664e <_dtoa_r+0x19e>
 80066ea:	9b06      	ldr	r3, [sp, #24]
 80066ec:	eba3 030a 	sub.w	r3, r3, sl
 80066f0:	9306      	str	r3, [sp, #24]
 80066f2:	f1ca 0300 	rsb	r3, sl, #0
 80066f6:	930a      	str	r3, [sp, #40]	; 0x28
 80066f8:	2300      	movs	r3, #0
 80066fa:	930e      	str	r3, [sp, #56]	; 0x38
 80066fc:	e7be      	b.n	800667c <_dtoa_r+0x1cc>
 80066fe:	2300      	movs	r3, #0
 8006700:	930b      	str	r3, [sp, #44]	; 0x2c
 8006702:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006704:	2b00      	cmp	r3, #0
 8006706:	dc58      	bgt.n	80067ba <_dtoa_r+0x30a>
 8006708:	f04f 0901 	mov.w	r9, #1
 800670c:	464b      	mov	r3, r9
 800670e:	f8cd 9020 	str.w	r9, [sp, #32]
 8006712:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006716:	2200      	movs	r2, #0
 8006718:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800671a:	6042      	str	r2, [r0, #4]
 800671c:	2204      	movs	r2, #4
 800671e:	f102 0614 	add.w	r6, r2, #20
 8006722:	429e      	cmp	r6, r3
 8006724:	6841      	ldr	r1, [r0, #4]
 8006726:	d94e      	bls.n	80067c6 <_dtoa_r+0x316>
 8006728:	4628      	mov	r0, r5
 800672a:	f001 f861 	bl	80077f0 <_Balloc>
 800672e:	9003      	str	r0, [sp, #12]
 8006730:	2800      	cmp	r0, #0
 8006732:	d14c      	bne.n	80067ce <_dtoa_r+0x31e>
 8006734:	4602      	mov	r2, r0
 8006736:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800673a:	4b17      	ldr	r3, [pc, #92]	; (8006798 <_dtoa_r+0x2e8>)
 800673c:	e6cc      	b.n	80064d8 <_dtoa_r+0x28>
 800673e:	2301      	movs	r3, #1
 8006740:	e7de      	b.n	8006700 <_dtoa_r+0x250>
 8006742:	2300      	movs	r3, #0
 8006744:	930b      	str	r3, [sp, #44]	; 0x2c
 8006746:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006748:	eb0a 0903 	add.w	r9, sl, r3
 800674c:	f109 0301 	add.w	r3, r9, #1
 8006750:	2b01      	cmp	r3, #1
 8006752:	9308      	str	r3, [sp, #32]
 8006754:	bfb8      	it	lt
 8006756:	2301      	movlt	r3, #1
 8006758:	e7dd      	b.n	8006716 <_dtoa_r+0x266>
 800675a:	2301      	movs	r3, #1
 800675c:	e7f2      	b.n	8006744 <_dtoa_r+0x294>
 800675e:	bf00      	nop
 8006760:	636f4361 	.word	0x636f4361
 8006764:	3fd287a7 	.word	0x3fd287a7
 8006768:	8b60c8b3 	.word	0x8b60c8b3
 800676c:	3fc68a28 	.word	0x3fc68a28
 8006770:	509f79fb 	.word	0x509f79fb
 8006774:	3fd34413 	.word	0x3fd34413
 8006778:	08009488 	.word	0x08009488
 800677c:	08009646 	.word	0x08009646
 8006780:	7ff00000 	.word	0x7ff00000
 8006784:	08009642 	.word	0x08009642
 8006788:	08009639 	.word	0x08009639
 800678c:	08009415 	.word	0x08009415
 8006790:	3ff80000 	.word	0x3ff80000
 8006794:	080097b0 	.word	0x080097b0
 8006798:	080096a1 	.word	0x080096a1
 800679c:	2401      	movs	r4, #1
 800679e:	2300      	movs	r3, #0
 80067a0:	940b      	str	r4, [sp, #44]	; 0x2c
 80067a2:	9322      	str	r3, [sp, #136]	; 0x88
 80067a4:	f04f 39ff 	mov.w	r9, #4294967295
 80067a8:	2200      	movs	r2, #0
 80067aa:	2312      	movs	r3, #18
 80067ac:	f8cd 9020 	str.w	r9, [sp, #32]
 80067b0:	9223      	str	r2, [sp, #140]	; 0x8c
 80067b2:	e7b0      	b.n	8006716 <_dtoa_r+0x266>
 80067b4:	2301      	movs	r3, #1
 80067b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80067b8:	e7f4      	b.n	80067a4 <_dtoa_r+0x2f4>
 80067ba:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80067be:	464b      	mov	r3, r9
 80067c0:	f8cd 9020 	str.w	r9, [sp, #32]
 80067c4:	e7a7      	b.n	8006716 <_dtoa_r+0x266>
 80067c6:	3101      	adds	r1, #1
 80067c8:	6041      	str	r1, [r0, #4]
 80067ca:	0052      	lsls	r2, r2, #1
 80067cc:	e7a7      	b.n	800671e <_dtoa_r+0x26e>
 80067ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80067d0:	9a03      	ldr	r2, [sp, #12]
 80067d2:	601a      	str	r2, [r3, #0]
 80067d4:	9b08      	ldr	r3, [sp, #32]
 80067d6:	2b0e      	cmp	r3, #14
 80067d8:	f200 80a8 	bhi.w	800692c <_dtoa_r+0x47c>
 80067dc:	2c00      	cmp	r4, #0
 80067de:	f000 80a5 	beq.w	800692c <_dtoa_r+0x47c>
 80067e2:	f1ba 0f00 	cmp.w	sl, #0
 80067e6:	dd34      	ble.n	8006852 <_dtoa_r+0x3a2>
 80067e8:	4a9a      	ldr	r2, [pc, #616]	; (8006a54 <_dtoa_r+0x5a4>)
 80067ea:	f00a 030f 	and.w	r3, sl, #15
 80067ee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80067f2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80067f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80067fa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80067fe:	ea4f 142a 	mov.w	r4, sl, asr #4
 8006802:	d016      	beq.n	8006832 <_dtoa_r+0x382>
 8006804:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006808:	4b93      	ldr	r3, [pc, #588]	; (8006a58 <_dtoa_r+0x5a8>)
 800680a:	2703      	movs	r7, #3
 800680c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006810:	f7fa f84a 	bl	80008a8 <__aeabi_ddiv>
 8006814:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006818:	f004 040f 	and.w	r4, r4, #15
 800681c:	4e8e      	ldr	r6, [pc, #568]	; (8006a58 <_dtoa_r+0x5a8>)
 800681e:	b954      	cbnz	r4, 8006836 <_dtoa_r+0x386>
 8006820:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006824:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006828:	f7fa f83e 	bl	80008a8 <__aeabi_ddiv>
 800682c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006830:	e029      	b.n	8006886 <_dtoa_r+0x3d6>
 8006832:	2702      	movs	r7, #2
 8006834:	e7f2      	b.n	800681c <_dtoa_r+0x36c>
 8006836:	07e1      	lsls	r1, r4, #31
 8006838:	d508      	bpl.n	800684c <_dtoa_r+0x39c>
 800683a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800683e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006842:	f7f9 ff07 	bl	8000654 <__aeabi_dmul>
 8006846:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800684a:	3701      	adds	r7, #1
 800684c:	1064      	asrs	r4, r4, #1
 800684e:	3608      	adds	r6, #8
 8006850:	e7e5      	b.n	800681e <_dtoa_r+0x36e>
 8006852:	f000 80a5 	beq.w	80069a0 <_dtoa_r+0x4f0>
 8006856:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800685a:	f1ca 0400 	rsb	r4, sl, #0
 800685e:	4b7d      	ldr	r3, [pc, #500]	; (8006a54 <_dtoa_r+0x5a4>)
 8006860:	f004 020f 	and.w	r2, r4, #15
 8006864:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686c:	f7f9 fef2 	bl	8000654 <__aeabi_dmul>
 8006870:	2702      	movs	r7, #2
 8006872:	2300      	movs	r3, #0
 8006874:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006878:	4e77      	ldr	r6, [pc, #476]	; (8006a58 <_dtoa_r+0x5a8>)
 800687a:	1124      	asrs	r4, r4, #4
 800687c:	2c00      	cmp	r4, #0
 800687e:	f040 8084 	bne.w	800698a <_dtoa_r+0x4da>
 8006882:	2b00      	cmp	r3, #0
 8006884:	d1d2      	bne.n	800682c <_dtoa_r+0x37c>
 8006886:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006888:	2b00      	cmp	r3, #0
 800688a:	f000 808b 	beq.w	80069a4 <_dtoa_r+0x4f4>
 800688e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006892:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006896:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800689a:	2200      	movs	r2, #0
 800689c:	4b6f      	ldr	r3, [pc, #444]	; (8006a5c <_dtoa_r+0x5ac>)
 800689e:	f7fa f94b 	bl	8000b38 <__aeabi_dcmplt>
 80068a2:	2800      	cmp	r0, #0
 80068a4:	d07e      	beq.n	80069a4 <_dtoa_r+0x4f4>
 80068a6:	9b08      	ldr	r3, [sp, #32]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d07b      	beq.n	80069a4 <_dtoa_r+0x4f4>
 80068ac:	f1b9 0f00 	cmp.w	r9, #0
 80068b0:	dd38      	ble.n	8006924 <_dtoa_r+0x474>
 80068b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80068b6:	2200      	movs	r2, #0
 80068b8:	4b69      	ldr	r3, [pc, #420]	; (8006a60 <_dtoa_r+0x5b0>)
 80068ba:	f7f9 fecb 	bl	8000654 <__aeabi_dmul>
 80068be:	464c      	mov	r4, r9
 80068c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068c4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80068c8:	3701      	adds	r7, #1
 80068ca:	4638      	mov	r0, r7
 80068cc:	f7f9 fe58 	bl	8000580 <__aeabi_i2d>
 80068d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068d4:	f7f9 febe 	bl	8000654 <__aeabi_dmul>
 80068d8:	2200      	movs	r2, #0
 80068da:	4b62      	ldr	r3, [pc, #392]	; (8006a64 <_dtoa_r+0x5b4>)
 80068dc:	f7f9 fd04 	bl	80002e8 <__adddf3>
 80068e0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80068e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80068e8:	9611      	str	r6, [sp, #68]	; 0x44
 80068ea:	2c00      	cmp	r4, #0
 80068ec:	d15d      	bne.n	80069aa <_dtoa_r+0x4fa>
 80068ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068f2:	2200      	movs	r2, #0
 80068f4:	4b5c      	ldr	r3, [pc, #368]	; (8006a68 <_dtoa_r+0x5b8>)
 80068f6:	f7f9 fcf5 	bl	80002e4 <__aeabi_dsub>
 80068fa:	4602      	mov	r2, r0
 80068fc:	460b      	mov	r3, r1
 80068fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006902:	4633      	mov	r3, r6
 8006904:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006906:	f7fa f935 	bl	8000b74 <__aeabi_dcmpgt>
 800690a:	2800      	cmp	r0, #0
 800690c:	f040 829c 	bne.w	8006e48 <_dtoa_r+0x998>
 8006910:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006914:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006916:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800691a:	f7fa f90d 	bl	8000b38 <__aeabi_dcmplt>
 800691e:	2800      	cmp	r0, #0
 8006920:	f040 8290 	bne.w	8006e44 <_dtoa_r+0x994>
 8006924:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006928:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800692c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800692e:	2b00      	cmp	r3, #0
 8006930:	f2c0 8152 	blt.w	8006bd8 <_dtoa_r+0x728>
 8006934:	f1ba 0f0e 	cmp.w	sl, #14
 8006938:	f300 814e 	bgt.w	8006bd8 <_dtoa_r+0x728>
 800693c:	4b45      	ldr	r3, [pc, #276]	; (8006a54 <_dtoa_r+0x5a4>)
 800693e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006942:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006946:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800694a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800694c:	2b00      	cmp	r3, #0
 800694e:	f280 80db 	bge.w	8006b08 <_dtoa_r+0x658>
 8006952:	9b08      	ldr	r3, [sp, #32]
 8006954:	2b00      	cmp	r3, #0
 8006956:	f300 80d7 	bgt.w	8006b08 <_dtoa_r+0x658>
 800695a:	f040 8272 	bne.w	8006e42 <_dtoa_r+0x992>
 800695e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006962:	2200      	movs	r2, #0
 8006964:	4b40      	ldr	r3, [pc, #256]	; (8006a68 <_dtoa_r+0x5b8>)
 8006966:	f7f9 fe75 	bl	8000654 <__aeabi_dmul>
 800696a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800696e:	f7fa f8f7 	bl	8000b60 <__aeabi_dcmpge>
 8006972:	9c08      	ldr	r4, [sp, #32]
 8006974:	4626      	mov	r6, r4
 8006976:	2800      	cmp	r0, #0
 8006978:	f040 8248 	bne.w	8006e0c <_dtoa_r+0x95c>
 800697c:	2331      	movs	r3, #49	; 0x31
 800697e:	9f03      	ldr	r7, [sp, #12]
 8006980:	f10a 0a01 	add.w	sl, sl, #1
 8006984:	f807 3b01 	strb.w	r3, [r7], #1
 8006988:	e244      	b.n	8006e14 <_dtoa_r+0x964>
 800698a:	07e2      	lsls	r2, r4, #31
 800698c:	d505      	bpl.n	800699a <_dtoa_r+0x4ea>
 800698e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006992:	f7f9 fe5f 	bl	8000654 <__aeabi_dmul>
 8006996:	2301      	movs	r3, #1
 8006998:	3701      	adds	r7, #1
 800699a:	1064      	asrs	r4, r4, #1
 800699c:	3608      	adds	r6, #8
 800699e:	e76d      	b.n	800687c <_dtoa_r+0x3cc>
 80069a0:	2702      	movs	r7, #2
 80069a2:	e770      	b.n	8006886 <_dtoa_r+0x3d6>
 80069a4:	46d0      	mov	r8, sl
 80069a6:	9c08      	ldr	r4, [sp, #32]
 80069a8:	e78f      	b.n	80068ca <_dtoa_r+0x41a>
 80069aa:	9903      	ldr	r1, [sp, #12]
 80069ac:	4b29      	ldr	r3, [pc, #164]	; (8006a54 <_dtoa_r+0x5a4>)
 80069ae:	4421      	add	r1, r4
 80069b0:	9112      	str	r1, [sp, #72]	; 0x48
 80069b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80069b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80069b8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80069bc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069c0:	2900      	cmp	r1, #0
 80069c2:	d055      	beq.n	8006a70 <_dtoa_r+0x5c0>
 80069c4:	2000      	movs	r0, #0
 80069c6:	4929      	ldr	r1, [pc, #164]	; (8006a6c <_dtoa_r+0x5bc>)
 80069c8:	f7f9 ff6e 	bl	80008a8 <__aeabi_ddiv>
 80069cc:	463b      	mov	r3, r7
 80069ce:	4632      	mov	r2, r6
 80069d0:	f7f9 fc88 	bl	80002e4 <__aeabi_dsub>
 80069d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80069d8:	9f03      	ldr	r7, [sp, #12]
 80069da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069de:	f7fa f8e9 	bl	8000bb4 <__aeabi_d2iz>
 80069e2:	4604      	mov	r4, r0
 80069e4:	f7f9 fdcc 	bl	8000580 <__aeabi_i2d>
 80069e8:	4602      	mov	r2, r0
 80069ea:	460b      	mov	r3, r1
 80069ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069f0:	f7f9 fc78 	bl	80002e4 <__aeabi_dsub>
 80069f4:	4602      	mov	r2, r0
 80069f6:	460b      	mov	r3, r1
 80069f8:	3430      	adds	r4, #48	; 0x30
 80069fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80069fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006a02:	f807 4b01 	strb.w	r4, [r7], #1
 8006a06:	f7fa f897 	bl	8000b38 <__aeabi_dcmplt>
 8006a0a:	2800      	cmp	r0, #0
 8006a0c:	d174      	bne.n	8006af8 <_dtoa_r+0x648>
 8006a0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a12:	2000      	movs	r0, #0
 8006a14:	4911      	ldr	r1, [pc, #68]	; (8006a5c <_dtoa_r+0x5ac>)
 8006a16:	f7f9 fc65 	bl	80002e4 <__aeabi_dsub>
 8006a1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006a1e:	f7fa f88b 	bl	8000b38 <__aeabi_dcmplt>
 8006a22:	2800      	cmp	r0, #0
 8006a24:	f040 80b7 	bne.w	8006b96 <_dtoa_r+0x6e6>
 8006a28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a2a:	429f      	cmp	r7, r3
 8006a2c:	f43f af7a 	beq.w	8006924 <_dtoa_r+0x474>
 8006a30:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a34:	2200      	movs	r2, #0
 8006a36:	4b0a      	ldr	r3, [pc, #40]	; (8006a60 <_dtoa_r+0x5b0>)
 8006a38:	f7f9 fe0c 	bl	8000654 <__aeabi_dmul>
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a46:	4b06      	ldr	r3, [pc, #24]	; (8006a60 <_dtoa_r+0x5b0>)
 8006a48:	f7f9 fe04 	bl	8000654 <__aeabi_dmul>
 8006a4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a50:	e7c3      	b.n	80069da <_dtoa_r+0x52a>
 8006a52:	bf00      	nop
 8006a54:	080097b0 	.word	0x080097b0
 8006a58:	08009788 	.word	0x08009788
 8006a5c:	3ff00000 	.word	0x3ff00000
 8006a60:	40240000 	.word	0x40240000
 8006a64:	401c0000 	.word	0x401c0000
 8006a68:	40140000 	.word	0x40140000
 8006a6c:	3fe00000 	.word	0x3fe00000
 8006a70:	4630      	mov	r0, r6
 8006a72:	4639      	mov	r1, r7
 8006a74:	f7f9 fdee 	bl	8000654 <__aeabi_dmul>
 8006a78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a7a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a7e:	9c03      	ldr	r4, [sp, #12]
 8006a80:	9314      	str	r3, [sp, #80]	; 0x50
 8006a82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a86:	f7fa f895 	bl	8000bb4 <__aeabi_d2iz>
 8006a8a:	9015      	str	r0, [sp, #84]	; 0x54
 8006a8c:	f7f9 fd78 	bl	8000580 <__aeabi_i2d>
 8006a90:	4602      	mov	r2, r0
 8006a92:	460b      	mov	r3, r1
 8006a94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a98:	f7f9 fc24 	bl	80002e4 <__aeabi_dsub>
 8006a9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a9e:	4606      	mov	r6, r0
 8006aa0:	3330      	adds	r3, #48	; 0x30
 8006aa2:	f804 3b01 	strb.w	r3, [r4], #1
 8006aa6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006aa8:	460f      	mov	r7, r1
 8006aaa:	429c      	cmp	r4, r3
 8006aac:	f04f 0200 	mov.w	r2, #0
 8006ab0:	d124      	bne.n	8006afc <_dtoa_r+0x64c>
 8006ab2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006ab6:	4bb0      	ldr	r3, [pc, #704]	; (8006d78 <_dtoa_r+0x8c8>)
 8006ab8:	f7f9 fc16 	bl	80002e8 <__adddf3>
 8006abc:	4602      	mov	r2, r0
 8006abe:	460b      	mov	r3, r1
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	4639      	mov	r1, r7
 8006ac4:	f7fa f856 	bl	8000b74 <__aeabi_dcmpgt>
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	d163      	bne.n	8006b94 <_dtoa_r+0x6e4>
 8006acc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ad0:	2000      	movs	r0, #0
 8006ad2:	49a9      	ldr	r1, [pc, #676]	; (8006d78 <_dtoa_r+0x8c8>)
 8006ad4:	f7f9 fc06 	bl	80002e4 <__aeabi_dsub>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	460b      	mov	r3, r1
 8006adc:	4630      	mov	r0, r6
 8006ade:	4639      	mov	r1, r7
 8006ae0:	f7fa f82a 	bl	8000b38 <__aeabi_dcmplt>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	f43f af1d 	beq.w	8006924 <_dtoa_r+0x474>
 8006aea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006aec:	1e7b      	subs	r3, r7, #1
 8006aee:	9314      	str	r3, [sp, #80]	; 0x50
 8006af0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006af4:	2b30      	cmp	r3, #48	; 0x30
 8006af6:	d0f8      	beq.n	8006aea <_dtoa_r+0x63a>
 8006af8:	46c2      	mov	sl, r8
 8006afa:	e03b      	b.n	8006b74 <_dtoa_r+0x6c4>
 8006afc:	4b9f      	ldr	r3, [pc, #636]	; (8006d7c <_dtoa_r+0x8cc>)
 8006afe:	f7f9 fda9 	bl	8000654 <__aeabi_dmul>
 8006b02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b06:	e7bc      	b.n	8006a82 <_dtoa_r+0x5d2>
 8006b08:	9f03      	ldr	r7, [sp, #12]
 8006b0a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006b0e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b12:	4640      	mov	r0, r8
 8006b14:	4649      	mov	r1, r9
 8006b16:	f7f9 fec7 	bl	80008a8 <__aeabi_ddiv>
 8006b1a:	f7fa f84b 	bl	8000bb4 <__aeabi_d2iz>
 8006b1e:	4604      	mov	r4, r0
 8006b20:	f7f9 fd2e 	bl	8000580 <__aeabi_i2d>
 8006b24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b28:	f7f9 fd94 	bl	8000654 <__aeabi_dmul>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	460b      	mov	r3, r1
 8006b30:	4640      	mov	r0, r8
 8006b32:	4649      	mov	r1, r9
 8006b34:	f7f9 fbd6 	bl	80002e4 <__aeabi_dsub>
 8006b38:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006b3c:	f807 6b01 	strb.w	r6, [r7], #1
 8006b40:	9e03      	ldr	r6, [sp, #12]
 8006b42:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006b46:	1bbe      	subs	r6, r7, r6
 8006b48:	45b4      	cmp	ip, r6
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	d136      	bne.n	8006bbe <_dtoa_r+0x70e>
 8006b50:	f7f9 fbca 	bl	80002e8 <__adddf3>
 8006b54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b58:	4680      	mov	r8, r0
 8006b5a:	4689      	mov	r9, r1
 8006b5c:	f7fa f80a 	bl	8000b74 <__aeabi_dcmpgt>
 8006b60:	bb58      	cbnz	r0, 8006bba <_dtoa_r+0x70a>
 8006b62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b66:	4640      	mov	r0, r8
 8006b68:	4649      	mov	r1, r9
 8006b6a:	f7f9 ffdb 	bl	8000b24 <__aeabi_dcmpeq>
 8006b6e:	b108      	cbz	r0, 8006b74 <_dtoa_r+0x6c4>
 8006b70:	07e1      	lsls	r1, r4, #31
 8006b72:	d422      	bmi.n	8006bba <_dtoa_r+0x70a>
 8006b74:	4628      	mov	r0, r5
 8006b76:	4659      	mov	r1, fp
 8006b78:	f000 fe7a 	bl	8007870 <_Bfree>
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	703b      	strb	r3, [r7, #0]
 8006b80:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006b82:	f10a 0001 	add.w	r0, sl, #1
 8006b86:	6018      	str	r0, [r3, #0]
 8006b88:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	f43f acde 	beq.w	800654c <_dtoa_r+0x9c>
 8006b90:	601f      	str	r7, [r3, #0]
 8006b92:	e4db      	b.n	800654c <_dtoa_r+0x9c>
 8006b94:	4627      	mov	r7, r4
 8006b96:	463b      	mov	r3, r7
 8006b98:	461f      	mov	r7, r3
 8006b9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b9e:	2a39      	cmp	r2, #57	; 0x39
 8006ba0:	d107      	bne.n	8006bb2 <_dtoa_r+0x702>
 8006ba2:	9a03      	ldr	r2, [sp, #12]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d1f7      	bne.n	8006b98 <_dtoa_r+0x6e8>
 8006ba8:	2230      	movs	r2, #48	; 0x30
 8006baa:	9903      	ldr	r1, [sp, #12]
 8006bac:	f108 0801 	add.w	r8, r8, #1
 8006bb0:	700a      	strb	r2, [r1, #0]
 8006bb2:	781a      	ldrb	r2, [r3, #0]
 8006bb4:	3201      	adds	r2, #1
 8006bb6:	701a      	strb	r2, [r3, #0]
 8006bb8:	e79e      	b.n	8006af8 <_dtoa_r+0x648>
 8006bba:	46d0      	mov	r8, sl
 8006bbc:	e7eb      	b.n	8006b96 <_dtoa_r+0x6e6>
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	4b6e      	ldr	r3, [pc, #440]	; (8006d7c <_dtoa_r+0x8cc>)
 8006bc2:	f7f9 fd47 	bl	8000654 <__aeabi_dmul>
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	2300      	movs	r3, #0
 8006bca:	4680      	mov	r8, r0
 8006bcc:	4689      	mov	r9, r1
 8006bce:	f7f9 ffa9 	bl	8000b24 <__aeabi_dcmpeq>
 8006bd2:	2800      	cmp	r0, #0
 8006bd4:	d09b      	beq.n	8006b0e <_dtoa_r+0x65e>
 8006bd6:	e7cd      	b.n	8006b74 <_dtoa_r+0x6c4>
 8006bd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006bda:	2a00      	cmp	r2, #0
 8006bdc:	f000 80d0 	beq.w	8006d80 <_dtoa_r+0x8d0>
 8006be0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006be2:	2a01      	cmp	r2, #1
 8006be4:	f300 80ae 	bgt.w	8006d44 <_dtoa_r+0x894>
 8006be8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006bea:	2a00      	cmp	r2, #0
 8006bec:	f000 80a6 	beq.w	8006d3c <_dtoa_r+0x88c>
 8006bf0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006bf4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006bf6:	9f06      	ldr	r7, [sp, #24]
 8006bf8:	9a06      	ldr	r2, [sp, #24]
 8006bfa:	2101      	movs	r1, #1
 8006bfc:	441a      	add	r2, r3
 8006bfe:	9206      	str	r2, [sp, #24]
 8006c00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c02:	4628      	mov	r0, r5
 8006c04:	441a      	add	r2, r3
 8006c06:	9209      	str	r2, [sp, #36]	; 0x24
 8006c08:	f000 ff32 	bl	8007a70 <__i2b>
 8006c0c:	4606      	mov	r6, r0
 8006c0e:	2f00      	cmp	r7, #0
 8006c10:	dd0c      	ble.n	8006c2c <_dtoa_r+0x77c>
 8006c12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	dd09      	ble.n	8006c2c <_dtoa_r+0x77c>
 8006c18:	42bb      	cmp	r3, r7
 8006c1a:	bfa8      	it	ge
 8006c1c:	463b      	movge	r3, r7
 8006c1e:	9a06      	ldr	r2, [sp, #24]
 8006c20:	1aff      	subs	r7, r7, r3
 8006c22:	1ad2      	subs	r2, r2, r3
 8006c24:	9206      	str	r2, [sp, #24]
 8006c26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c28:	1ad3      	subs	r3, r2, r3
 8006c2a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c2e:	b1f3      	cbz	r3, 8006c6e <_dtoa_r+0x7be>
 8006c30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	f000 80a8 	beq.w	8006d88 <_dtoa_r+0x8d8>
 8006c38:	2c00      	cmp	r4, #0
 8006c3a:	dd10      	ble.n	8006c5e <_dtoa_r+0x7ae>
 8006c3c:	4631      	mov	r1, r6
 8006c3e:	4622      	mov	r2, r4
 8006c40:	4628      	mov	r0, r5
 8006c42:	f000 ffd3 	bl	8007bec <__pow5mult>
 8006c46:	465a      	mov	r2, fp
 8006c48:	4601      	mov	r1, r0
 8006c4a:	4606      	mov	r6, r0
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	f000 ff25 	bl	8007a9c <__multiply>
 8006c52:	4680      	mov	r8, r0
 8006c54:	4659      	mov	r1, fp
 8006c56:	4628      	mov	r0, r5
 8006c58:	f000 fe0a 	bl	8007870 <_Bfree>
 8006c5c:	46c3      	mov	fp, r8
 8006c5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c60:	1b1a      	subs	r2, r3, r4
 8006c62:	d004      	beq.n	8006c6e <_dtoa_r+0x7be>
 8006c64:	4659      	mov	r1, fp
 8006c66:	4628      	mov	r0, r5
 8006c68:	f000 ffc0 	bl	8007bec <__pow5mult>
 8006c6c:	4683      	mov	fp, r0
 8006c6e:	2101      	movs	r1, #1
 8006c70:	4628      	mov	r0, r5
 8006c72:	f000 fefd 	bl	8007a70 <__i2b>
 8006c76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c78:	4604      	mov	r4, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	f340 8086 	ble.w	8006d8c <_dtoa_r+0x8dc>
 8006c80:	461a      	mov	r2, r3
 8006c82:	4601      	mov	r1, r0
 8006c84:	4628      	mov	r0, r5
 8006c86:	f000 ffb1 	bl	8007bec <__pow5mult>
 8006c8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c8c:	4604      	mov	r4, r0
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	dd7f      	ble.n	8006d92 <_dtoa_r+0x8e2>
 8006c92:	f04f 0800 	mov.w	r8, #0
 8006c96:	6923      	ldr	r3, [r4, #16]
 8006c98:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c9c:	6918      	ldr	r0, [r3, #16]
 8006c9e:	f000 fe99 	bl	80079d4 <__hi0bits>
 8006ca2:	f1c0 0020 	rsb	r0, r0, #32
 8006ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ca8:	4418      	add	r0, r3
 8006caa:	f010 001f 	ands.w	r0, r0, #31
 8006cae:	f000 8092 	beq.w	8006dd6 <_dtoa_r+0x926>
 8006cb2:	f1c0 0320 	rsb	r3, r0, #32
 8006cb6:	2b04      	cmp	r3, #4
 8006cb8:	f340 808a 	ble.w	8006dd0 <_dtoa_r+0x920>
 8006cbc:	f1c0 001c 	rsb	r0, r0, #28
 8006cc0:	9b06      	ldr	r3, [sp, #24]
 8006cc2:	4407      	add	r7, r0
 8006cc4:	4403      	add	r3, r0
 8006cc6:	9306      	str	r3, [sp, #24]
 8006cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cca:	4403      	add	r3, r0
 8006ccc:	9309      	str	r3, [sp, #36]	; 0x24
 8006cce:	9b06      	ldr	r3, [sp, #24]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	dd05      	ble.n	8006ce0 <_dtoa_r+0x830>
 8006cd4:	4659      	mov	r1, fp
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	4628      	mov	r0, r5
 8006cda:	f000 ffe1 	bl	8007ca0 <__lshift>
 8006cde:	4683      	mov	fp, r0
 8006ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	dd05      	ble.n	8006cf2 <_dtoa_r+0x842>
 8006ce6:	4621      	mov	r1, r4
 8006ce8:	461a      	mov	r2, r3
 8006cea:	4628      	mov	r0, r5
 8006cec:	f000 ffd8 	bl	8007ca0 <__lshift>
 8006cf0:	4604      	mov	r4, r0
 8006cf2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d070      	beq.n	8006dda <_dtoa_r+0x92a>
 8006cf8:	4621      	mov	r1, r4
 8006cfa:	4658      	mov	r0, fp
 8006cfc:	f001 f840 	bl	8007d80 <__mcmp>
 8006d00:	2800      	cmp	r0, #0
 8006d02:	da6a      	bge.n	8006dda <_dtoa_r+0x92a>
 8006d04:	2300      	movs	r3, #0
 8006d06:	4659      	mov	r1, fp
 8006d08:	220a      	movs	r2, #10
 8006d0a:	4628      	mov	r0, r5
 8006d0c:	f000 fdd2 	bl	80078b4 <__multadd>
 8006d10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d12:	4683      	mov	fp, r0
 8006d14:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	f000 8194 	beq.w	8007046 <_dtoa_r+0xb96>
 8006d1e:	4631      	mov	r1, r6
 8006d20:	2300      	movs	r3, #0
 8006d22:	220a      	movs	r2, #10
 8006d24:	4628      	mov	r0, r5
 8006d26:	f000 fdc5 	bl	80078b4 <__multadd>
 8006d2a:	f1b9 0f00 	cmp.w	r9, #0
 8006d2e:	4606      	mov	r6, r0
 8006d30:	f300 8093 	bgt.w	8006e5a <_dtoa_r+0x9aa>
 8006d34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d36:	2b02      	cmp	r3, #2
 8006d38:	dc57      	bgt.n	8006dea <_dtoa_r+0x93a>
 8006d3a:	e08e      	b.n	8006e5a <_dtoa_r+0x9aa>
 8006d3c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006d3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006d42:	e757      	b.n	8006bf4 <_dtoa_r+0x744>
 8006d44:	9b08      	ldr	r3, [sp, #32]
 8006d46:	1e5c      	subs	r4, r3, #1
 8006d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d4a:	42a3      	cmp	r3, r4
 8006d4c:	bfb7      	itett	lt
 8006d4e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006d50:	1b1c      	subge	r4, r3, r4
 8006d52:	1ae2      	sublt	r2, r4, r3
 8006d54:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006d56:	bfbe      	ittt	lt
 8006d58:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006d5a:	189b      	addlt	r3, r3, r2
 8006d5c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006d5e:	9b08      	ldr	r3, [sp, #32]
 8006d60:	bfb8      	it	lt
 8006d62:	2400      	movlt	r4, #0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	bfbb      	ittet	lt
 8006d68:	9b06      	ldrlt	r3, [sp, #24]
 8006d6a:	9a08      	ldrlt	r2, [sp, #32]
 8006d6c:	9f06      	ldrge	r7, [sp, #24]
 8006d6e:	1a9f      	sublt	r7, r3, r2
 8006d70:	bfac      	ite	ge
 8006d72:	9b08      	ldrge	r3, [sp, #32]
 8006d74:	2300      	movlt	r3, #0
 8006d76:	e73f      	b.n	8006bf8 <_dtoa_r+0x748>
 8006d78:	3fe00000 	.word	0x3fe00000
 8006d7c:	40240000 	.word	0x40240000
 8006d80:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006d82:	9f06      	ldr	r7, [sp, #24]
 8006d84:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006d86:	e742      	b.n	8006c0e <_dtoa_r+0x75e>
 8006d88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d8a:	e76b      	b.n	8006c64 <_dtoa_r+0x7b4>
 8006d8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	dc19      	bgt.n	8006dc6 <_dtoa_r+0x916>
 8006d92:	9b04      	ldr	r3, [sp, #16]
 8006d94:	b9bb      	cbnz	r3, 8006dc6 <_dtoa_r+0x916>
 8006d96:	9b05      	ldr	r3, [sp, #20]
 8006d98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d9c:	b99b      	cbnz	r3, 8006dc6 <_dtoa_r+0x916>
 8006d9e:	9b05      	ldr	r3, [sp, #20]
 8006da0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006da4:	0d1b      	lsrs	r3, r3, #20
 8006da6:	051b      	lsls	r3, r3, #20
 8006da8:	b183      	cbz	r3, 8006dcc <_dtoa_r+0x91c>
 8006daa:	f04f 0801 	mov.w	r8, #1
 8006dae:	9b06      	ldr	r3, [sp, #24]
 8006db0:	3301      	adds	r3, #1
 8006db2:	9306      	str	r3, [sp, #24]
 8006db4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006db6:	3301      	adds	r3, #1
 8006db8:	9309      	str	r3, [sp, #36]	; 0x24
 8006dba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f47f af6a 	bne.w	8006c96 <_dtoa_r+0x7e6>
 8006dc2:	2001      	movs	r0, #1
 8006dc4:	e76f      	b.n	8006ca6 <_dtoa_r+0x7f6>
 8006dc6:	f04f 0800 	mov.w	r8, #0
 8006dca:	e7f6      	b.n	8006dba <_dtoa_r+0x90a>
 8006dcc:	4698      	mov	r8, r3
 8006dce:	e7f4      	b.n	8006dba <_dtoa_r+0x90a>
 8006dd0:	f43f af7d 	beq.w	8006cce <_dtoa_r+0x81e>
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	301c      	adds	r0, #28
 8006dd8:	e772      	b.n	8006cc0 <_dtoa_r+0x810>
 8006dda:	9b08      	ldr	r3, [sp, #32]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	dc36      	bgt.n	8006e4e <_dtoa_r+0x99e>
 8006de0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006de2:	2b02      	cmp	r3, #2
 8006de4:	dd33      	ble.n	8006e4e <_dtoa_r+0x99e>
 8006de6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006dea:	f1b9 0f00 	cmp.w	r9, #0
 8006dee:	d10d      	bne.n	8006e0c <_dtoa_r+0x95c>
 8006df0:	4621      	mov	r1, r4
 8006df2:	464b      	mov	r3, r9
 8006df4:	2205      	movs	r2, #5
 8006df6:	4628      	mov	r0, r5
 8006df8:	f000 fd5c 	bl	80078b4 <__multadd>
 8006dfc:	4601      	mov	r1, r0
 8006dfe:	4604      	mov	r4, r0
 8006e00:	4658      	mov	r0, fp
 8006e02:	f000 ffbd 	bl	8007d80 <__mcmp>
 8006e06:	2800      	cmp	r0, #0
 8006e08:	f73f adb8 	bgt.w	800697c <_dtoa_r+0x4cc>
 8006e0c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e0e:	9f03      	ldr	r7, [sp, #12]
 8006e10:	ea6f 0a03 	mvn.w	sl, r3
 8006e14:	f04f 0800 	mov.w	r8, #0
 8006e18:	4621      	mov	r1, r4
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	f000 fd28 	bl	8007870 <_Bfree>
 8006e20:	2e00      	cmp	r6, #0
 8006e22:	f43f aea7 	beq.w	8006b74 <_dtoa_r+0x6c4>
 8006e26:	f1b8 0f00 	cmp.w	r8, #0
 8006e2a:	d005      	beq.n	8006e38 <_dtoa_r+0x988>
 8006e2c:	45b0      	cmp	r8, r6
 8006e2e:	d003      	beq.n	8006e38 <_dtoa_r+0x988>
 8006e30:	4641      	mov	r1, r8
 8006e32:	4628      	mov	r0, r5
 8006e34:	f000 fd1c 	bl	8007870 <_Bfree>
 8006e38:	4631      	mov	r1, r6
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	f000 fd18 	bl	8007870 <_Bfree>
 8006e40:	e698      	b.n	8006b74 <_dtoa_r+0x6c4>
 8006e42:	2400      	movs	r4, #0
 8006e44:	4626      	mov	r6, r4
 8006e46:	e7e1      	b.n	8006e0c <_dtoa_r+0x95c>
 8006e48:	46c2      	mov	sl, r8
 8006e4a:	4626      	mov	r6, r4
 8006e4c:	e596      	b.n	800697c <_dtoa_r+0x4cc>
 8006e4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	f000 80fd 	beq.w	8007054 <_dtoa_r+0xba4>
 8006e5a:	2f00      	cmp	r7, #0
 8006e5c:	dd05      	ble.n	8006e6a <_dtoa_r+0x9ba>
 8006e5e:	4631      	mov	r1, r6
 8006e60:	463a      	mov	r2, r7
 8006e62:	4628      	mov	r0, r5
 8006e64:	f000 ff1c 	bl	8007ca0 <__lshift>
 8006e68:	4606      	mov	r6, r0
 8006e6a:	f1b8 0f00 	cmp.w	r8, #0
 8006e6e:	d05c      	beq.n	8006f2a <_dtoa_r+0xa7a>
 8006e70:	4628      	mov	r0, r5
 8006e72:	6871      	ldr	r1, [r6, #4]
 8006e74:	f000 fcbc 	bl	80077f0 <_Balloc>
 8006e78:	4607      	mov	r7, r0
 8006e7a:	b928      	cbnz	r0, 8006e88 <_dtoa_r+0x9d8>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006e82:	4b7f      	ldr	r3, [pc, #508]	; (8007080 <_dtoa_r+0xbd0>)
 8006e84:	f7ff bb28 	b.w	80064d8 <_dtoa_r+0x28>
 8006e88:	6932      	ldr	r2, [r6, #16]
 8006e8a:	f106 010c 	add.w	r1, r6, #12
 8006e8e:	3202      	adds	r2, #2
 8006e90:	0092      	lsls	r2, r2, #2
 8006e92:	300c      	adds	r0, #12
 8006e94:	f000 fc9e 	bl	80077d4 <memcpy>
 8006e98:	2201      	movs	r2, #1
 8006e9a:	4639      	mov	r1, r7
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	f000 feff 	bl	8007ca0 <__lshift>
 8006ea2:	46b0      	mov	r8, r6
 8006ea4:	4606      	mov	r6, r0
 8006ea6:	9b03      	ldr	r3, [sp, #12]
 8006ea8:	3301      	adds	r3, #1
 8006eaa:	9308      	str	r3, [sp, #32]
 8006eac:	9b03      	ldr	r3, [sp, #12]
 8006eae:	444b      	add	r3, r9
 8006eb0:	930a      	str	r3, [sp, #40]	; 0x28
 8006eb2:	9b04      	ldr	r3, [sp, #16]
 8006eb4:	f003 0301 	and.w	r3, r3, #1
 8006eb8:	9309      	str	r3, [sp, #36]	; 0x24
 8006eba:	9b08      	ldr	r3, [sp, #32]
 8006ebc:	4621      	mov	r1, r4
 8006ebe:	3b01      	subs	r3, #1
 8006ec0:	4658      	mov	r0, fp
 8006ec2:	9304      	str	r3, [sp, #16]
 8006ec4:	f7ff fa68 	bl	8006398 <quorem>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	4641      	mov	r1, r8
 8006ecc:	3330      	adds	r3, #48	; 0x30
 8006ece:	9006      	str	r0, [sp, #24]
 8006ed0:	4658      	mov	r0, fp
 8006ed2:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ed4:	f000 ff54 	bl	8007d80 <__mcmp>
 8006ed8:	4632      	mov	r2, r6
 8006eda:	4681      	mov	r9, r0
 8006edc:	4621      	mov	r1, r4
 8006ede:	4628      	mov	r0, r5
 8006ee0:	f000 ff6a 	bl	8007db8 <__mdiff>
 8006ee4:	68c2      	ldr	r2, [r0, #12]
 8006ee6:	4607      	mov	r7, r0
 8006ee8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006eea:	bb02      	cbnz	r2, 8006f2e <_dtoa_r+0xa7e>
 8006eec:	4601      	mov	r1, r0
 8006eee:	4658      	mov	r0, fp
 8006ef0:	f000 ff46 	bl	8007d80 <__mcmp>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ef8:	4639      	mov	r1, r7
 8006efa:	4628      	mov	r0, r5
 8006efc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006f00:	f000 fcb6 	bl	8007870 <_Bfree>
 8006f04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f08:	9f08      	ldr	r7, [sp, #32]
 8006f0a:	ea43 0102 	orr.w	r1, r3, r2
 8006f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f10:	430b      	orrs	r3, r1
 8006f12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f14:	d10d      	bne.n	8006f32 <_dtoa_r+0xa82>
 8006f16:	2b39      	cmp	r3, #57	; 0x39
 8006f18:	d029      	beq.n	8006f6e <_dtoa_r+0xabe>
 8006f1a:	f1b9 0f00 	cmp.w	r9, #0
 8006f1e:	dd01      	ble.n	8006f24 <_dtoa_r+0xa74>
 8006f20:	9b06      	ldr	r3, [sp, #24]
 8006f22:	3331      	adds	r3, #49	; 0x31
 8006f24:	9a04      	ldr	r2, [sp, #16]
 8006f26:	7013      	strb	r3, [r2, #0]
 8006f28:	e776      	b.n	8006e18 <_dtoa_r+0x968>
 8006f2a:	4630      	mov	r0, r6
 8006f2c:	e7b9      	b.n	8006ea2 <_dtoa_r+0x9f2>
 8006f2e:	2201      	movs	r2, #1
 8006f30:	e7e2      	b.n	8006ef8 <_dtoa_r+0xa48>
 8006f32:	f1b9 0f00 	cmp.w	r9, #0
 8006f36:	db06      	blt.n	8006f46 <_dtoa_r+0xa96>
 8006f38:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006f3a:	ea41 0909 	orr.w	r9, r1, r9
 8006f3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f40:	ea59 0101 	orrs.w	r1, r9, r1
 8006f44:	d120      	bne.n	8006f88 <_dtoa_r+0xad8>
 8006f46:	2a00      	cmp	r2, #0
 8006f48:	ddec      	ble.n	8006f24 <_dtoa_r+0xa74>
 8006f4a:	4659      	mov	r1, fp
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	4628      	mov	r0, r5
 8006f50:	9308      	str	r3, [sp, #32]
 8006f52:	f000 fea5 	bl	8007ca0 <__lshift>
 8006f56:	4621      	mov	r1, r4
 8006f58:	4683      	mov	fp, r0
 8006f5a:	f000 ff11 	bl	8007d80 <__mcmp>
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	9b08      	ldr	r3, [sp, #32]
 8006f62:	dc02      	bgt.n	8006f6a <_dtoa_r+0xaba>
 8006f64:	d1de      	bne.n	8006f24 <_dtoa_r+0xa74>
 8006f66:	07da      	lsls	r2, r3, #31
 8006f68:	d5dc      	bpl.n	8006f24 <_dtoa_r+0xa74>
 8006f6a:	2b39      	cmp	r3, #57	; 0x39
 8006f6c:	d1d8      	bne.n	8006f20 <_dtoa_r+0xa70>
 8006f6e:	2339      	movs	r3, #57	; 0x39
 8006f70:	9a04      	ldr	r2, [sp, #16]
 8006f72:	7013      	strb	r3, [r2, #0]
 8006f74:	463b      	mov	r3, r7
 8006f76:	461f      	mov	r7, r3
 8006f78:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006f7c:	3b01      	subs	r3, #1
 8006f7e:	2a39      	cmp	r2, #57	; 0x39
 8006f80:	d050      	beq.n	8007024 <_dtoa_r+0xb74>
 8006f82:	3201      	adds	r2, #1
 8006f84:	701a      	strb	r2, [r3, #0]
 8006f86:	e747      	b.n	8006e18 <_dtoa_r+0x968>
 8006f88:	2a00      	cmp	r2, #0
 8006f8a:	dd03      	ble.n	8006f94 <_dtoa_r+0xae4>
 8006f8c:	2b39      	cmp	r3, #57	; 0x39
 8006f8e:	d0ee      	beq.n	8006f6e <_dtoa_r+0xabe>
 8006f90:	3301      	adds	r3, #1
 8006f92:	e7c7      	b.n	8006f24 <_dtoa_r+0xa74>
 8006f94:	9a08      	ldr	r2, [sp, #32]
 8006f96:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006f98:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f9c:	428a      	cmp	r2, r1
 8006f9e:	d02a      	beq.n	8006ff6 <_dtoa_r+0xb46>
 8006fa0:	4659      	mov	r1, fp
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	220a      	movs	r2, #10
 8006fa6:	4628      	mov	r0, r5
 8006fa8:	f000 fc84 	bl	80078b4 <__multadd>
 8006fac:	45b0      	cmp	r8, r6
 8006fae:	4683      	mov	fp, r0
 8006fb0:	f04f 0300 	mov.w	r3, #0
 8006fb4:	f04f 020a 	mov.w	r2, #10
 8006fb8:	4641      	mov	r1, r8
 8006fba:	4628      	mov	r0, r5
 8006fbc:	d107      	bne.n	8006fce <_dtoa_r+0xb1e>
 8006fbe:	f000 fc79 	bl	80078b4 <__multadd>
 8006fc2:	4680      	mov	r8, r0
 8006fc4:	4606      	mov	r6, r0
 8006fc6:	9b08      	ldr	r3, [sp, #32]
 8006fc8:	3301      	adds	r3, #1
 8006fca:	9308      	str	r3, [sp, #32]
 8006fcc:	e775      	b.n	8006eba <_dtoa_r+0xa0a>
 8006fce:	f000 fc71 	bl	80078b4 <__multadd>
 8006fd2:	4631      	mov	r1, r6
 8006fd4:	4680      	mov	r8, r0
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	220a      	movs	r2, #10
 8006fda:	4628      	mov	r0, r5
 8006fdc:	f000 fc6a 	bl	80078b4 <__multadd>
 8006fe0:	4606      	mov	r6, r0
 8006fe2:	e7f0      	b.n	8006fc6 <_dtoa_r+0xb16>
 8006fe4:	f1b9 0f00 	cmp.w	r9, #0
 8006fe8:	bfcc      	ite	gt
 8006fea:	464f      	movgt	r7, r9
 8006fec:	2701      	movle	r7, #1
 8006fee:	f04f 0800 	mov.w	r8, #0
 8006ff2:	9a03      	ldr	r2, [sp, #12]
 8006ff4:	4417      	add	r7, r2
 8006ff6:	4659      	mov	r1, fp
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	9308      	str	r3, [sp, #32]
 8006ffe:	f000 fe4f 	bl	8007ca0 <__lshift>
 8007002:	4621      	mov	r1, r4
 8007004:	4683      	mov	fp, r0
 8007006:	f000 febb 	bl	8007d80 <__mcmp>
 800700a:	2800      	cmp	r0, #0
 800700c:	dcb2      	bgt.n	8006f74 <_dtoa_r+0xac4>
 800700e:	d102      	bne.n	8007016 <_dtoa_r+0xb66>
 8007010:	9b08      	ldr	r3, [sp, #32]
 8007012:	07db      	lsls	r3, r3, #31
 8007014:	d4ae      	bmi.n	8006f74 <_dtoa_r+0xac4>
 8007016:	463b      	mov	r3, r7
 8007018:	461f      	mov	r7, r3
 800701a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800701e:	2a30      	cmp	r2, #48	; 0x30
 8007020:	d0fa      	beq.n	8007018 <_dtoa_r+0xb68>
 8007022:	e6f9      	b.n	8006e18 <_dtoa_r+0x968>
 8007024:	9a03      	ldr	r2, [sp, #12]
 8007026:	429a      	cmp	r2, r3
 8007028:	d1a5      	bne.n	8006f76 <_dtoa_r+0xac6>
 800702a:	2331      	movs	r3, #49	; 0x31
 800702c:	f10a 0a01 	add.w	sl, sl, #1
 8007030:	e779      	b.n	8006f26 <_dtoa_r+0xa76>
 8007032:	4b14      	ldr	r3, [pc, #80]	; (8007084 <_dtoa_r+0xbd4>)
 8007034:	f7ff baa8 	b.w	8006588 <_dtoa_r+0xd8>
 8007038:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800703a:	2b00      	cmp	r3, #0
 800703c:	f47f aa81 	bne.w	8006542 <_dtoa_r+0x92>
 8007040:	4b11      	ldr	r3, [pc, #68]	; (8007088 <_dtoa_r+0xbd8>)
 8007042:	f7ff baa1 	b.w	8006588 <_dtoa_r+0xd8>
 8007046:	f1b9 0f00 	cmp.w	r9, #0
 800704a:	dc03      	bgt.n	8007054 <_dtoa_r+0xba4>
 800704c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800704e:	2b02      	cmp	r3, #2
 8007050:	f73f aecb 	bgt.w	8006dea <_dtoa_r+0x93a>
 8007054:	9f03      	ldr	r7, [sp, #12]
 8007056:	4621      	mov	r1, r4
 8007058:	4658      	mov	r0, fp
 800705a:	f7ff f99d 	bl	8006398 <quorem>
 800705e:	9a03      	ldr	r2, [sp, #12]
 8007060:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007064:	f807 3b01 	strb.w	r3, [r7], #1
 8007068:	1aba      	subs	r2, r7, r2
 800706a:	4591      	cmp	r9, r2
 800706c:	ddba      	ble.n	8006fe4 <_dtoa_r+0xb34>
 800706e:	4659      	mov	r1, fp
 8007070:	2300      	movs	r3, #0
 8007072:	220a      	movs	r2, #10
 8007074:	4628      	mov	r0, r5
 8007076:	f000 fc1d 	bl	80078b4 <__multadd>
 800707a:	4683      	mov	fp, r0
 800707c:	e7eb      	b.n	8007056 <_dtoa_r+0xba6>
 800707e:	bf00      	nop
 8007080:	080096a1 	.word	0x080096a1
 8007084:	08009414 	.word	0x08009414
 8007088:	08009639 	.word	0x08009639

0800708c <fiprintf>:
 800708c:	b40e      	push	{r1, r2, r3}
 800708e:	b503      	push	{r0, r1, lr}
 8007090:	4601      	mov	r1, r0
 8007092:	ab03      	add	r3, sp, #12
 8007094:	4805      	ldr	r0, [pc, #20]	; (80070ac <fiprintf+0x20>)
 8007096:	f853 2b04 	ldr.w	r2, [r3], #4
 800709a:	6800      	ldr	r0, [r0, #0]
 800709c:	9301      	str	r3, [sp, #4]
 800709e:	f001 fad3 	bl	8008648 <_vfiprintf_r>
 80070a2:	b002      	add	sp, #8
 80070a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80070a8:	b003      	add	sp, #12
 80070aa:	4770      	bx	lr
 80070ac:	200000a4 	.word	0x200000a4

080070b0 <rshift>:
 80070b0:	6903      	ldr	r3, [r0, #16]
 80070b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80070b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80070ba:	f100 0414 	add.w	r4, r0, #20
 80070be:	ea4f 1261 	mov.w	r2, r1, asr #5
 80070c2:	dd46      	ble.n	8007152 <rshift+0xa2>
 80070c4:	f011 011f 	ands.w	r1, r1, #31
 80070c8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80070cc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80070d0:	d10c      	bne.n	80070ec <rshift+0x3c>
 80070d2:	4629      	mov	r1, r5
 80070d4:	f100 0710 	add.w	r7, r0, #16
 80070d8:	42b1      	cmp	r1, r6
 80070da:	d335      	bcc.n	8007148 <rshift+0x98>
 80070dc:	1a9b      	subs	r3, r3, r2
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	1eea      	subs	r2, r5, #3
 80070e2:	4296      	cmp	r6, r2
 80070e4:	bf38      	it	cc
 80070e6:	2300      	movcc	r3, #0
 80070e8:	4423      	add	r3, r4
 80070ea:	e015      	b.n	8007118 <rshift+0x68>
 80070ec:	46a1      	mov	r9, r4
 80070ee:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80070f2:	f1c1 0820 	rsb	r8, r1, #32
 80070f6:	40cf      	lsrs	r7, r1
 80070f8:	f105 0e04 	add.w	lr, r5, #4
 80070fc:	4576      	cmp	r6, lr
 80070fe:	46f4      	mov	ip, lr
 8007100:	d816      	bhi.n	8007130 <rshift+0x80>
 8007102:	1a9a      	subs	r2, r3, r2
 8007104:	0092      	lsls	r2, r2, #2
 8007106:	3a04      	subs	r2, #4
 8007108:	3501      	adds	r5, #1
 800710a:	42ae      	cmp	r6, r5
 800710c:	bf38      	it	cc
 800710e:	2200      	movcc	r2, #0
 8007110:	18a3      	adds	r3, r4, r2
 8007112:	50a7      	str	r7, [r4, r2]
 8007114:	b107      	cbz	r7, 8007118 <rshift+0x68>
 8007116:	3304      	adds	r3, #4
 8007118:	42a3      	cmp	r3, r4
 800711a:	eba3 0204 	sub.w	r2, r3, r4
 800711e:	bf08      	it	eq
 8007120:	2300      	moveq	r3, #0
 8007122:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007126:	6102      	str	r2, [r0, #16]
 8007128:	bf08      	it	eq
 800712a:	6143      	streq	r3, [r0, #20]
 800712c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007130:	f8dc c000 	ldr.w	ip, [ip]
 8007134:	fa0c fc08 	lsl.w	ip, ip, r8
 8007138:	ea4c 0707 	orr.w	r7, ip, r7
 800713c:	f849 7b04 	str.w	r7, [r9], #4
 8007140:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007144:	40cf      	lsrs	r7, r1
 8007146:	e7d9      	b.n	80070fc <rshift+0x4c>
 8007148:	f851 cb04 	ldr.w	ip, [r1], #4
 800714c:	f847 cf04 	str.w	ip, [r7, #4]!
 8007150:	e7c2      	b.n	80070d8 <rshift+0x28>
 8007152:	4623      	mov	r3, r4
 8007154:	e7e0      	b.n	8007118 <rshift+0x68>

08007156 <__hexdig_fun>:
 8007156:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800715a:	2b09      	cmp	r3, #9
 800715c:	d802      	bhi.n	8007164 <__hexdig_fun+0xe>
 800715e:	3820      	subs	r0, #32
 8007160:	b2c0      	uxtb	r0, r0
 8007162:	4770      	bx	lr
 8007164:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007168:	2b05      	cmp	r3, #5
 800716a:	d801      	bhi.n	8007170 <__hexdig_fun+0x1a>
 800716c:	3847      	subs	r0, #71	; 0x47
 800716e:	e7f7      	b.n	8007160 <__hexdig_fun+0xa>
 8007170:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007174:	2b05      	cmp	r3, #5
 8007176:	d801      	bhi.n	800717c <__hexdig_fun+0x26>
 8007178:	3827      	subs	r0, #39	; 0x27
 800717a:	e7f1      	b.n	8007160 <__hexdig_fun+0xa>
 800717c:	2000      	movs	r0, #0
 800717e:	4770      	bx	lr

08007180 <__gethex>:
 8007180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007184:	b08b      	sub	sp, #44	; 0x2c
 8007186:	9305      	str	r3, [sp, #20]
 8007188:	4bb2      	ldr	r3, [pc, #712]	; (8007454 <__gethex+0x2d4>)
 800718a:	9002      	str	r0, [sp, #8]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	468b      	mov	fp, r1
 8007190:	4618      	mov	r0, r3
 8007192:	4690      	mov	r8, r2
 8007194:	9303      	str	r3, [sp, #12]
 8007196:	f7f8 ffe5 	bl	8000164 <strlen>
 800719a:	4682      	mov	sl, r0
 800719c:	9b03      	ldr	r3, [sp, #12]
 800719e:	f8db 2000 	ldr.w	r2, [fp]
 80071a2:	4403      	add	r3, r0
 80071a4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80071a8:	9306      	str	r3, [sp, #24]
 80071aa:	1c93      	adds	r3, r2, #2
 80071ac:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80071b0:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80071b4:	32fe      	adds	r2, #254	; 0xfe
 80071b6:	18d1      	adds	r1, r2, r3
 80071b8:	461f      	mov	r7, r3
 80071ba:	f813 0b01 	ldrb.w	r0, [r3], #1
 80071be:	9101      	str	r1, [sp, #4]
 80071c0:	2830      	cmp	r0, #48	; 0x30
 80071c2:	d0f8      	beq.n	80071b6 <__gethex+0x36>
 80071c4:	f7ff ffc7 	bl	8007156 <__hexdig_fun>
 80071c8:	4604      	mov	r4, r0
 80071ca:	2800      	cmp	r0, #0
 80071cc:	d13a      	bne.n	8007244 <__gethex+0xc4>
 80071ce:	4652      	mov	r2, sl
 80071d0:	4638      	mov	r0, r7
 80071d2:	9903      	ldr	r1, [sp, #12]
 80071d4:	f001 fb7e 	bl	80088d4 <strncmp>
 80071d8:	4605      	mov	r5, r0
 80071da:	2800      	cmp	r0, #0
 80071dc:	d166      	bne.n	80072ac <__gethex+0x12c>
 80071de:	f817 000a 	ldrb.w	r0, [r7, sl]
 80071e2:	eb07 060a 	add.w	r6, r7, sl
 80071e6:	f7ff ffb6 	bl	8007156 <__hexdig_fun>
 80071ea:	2800      	cmp	r0, #0
 80071ec:	d060      	beq.n	80072b0 <__gethex+0x130>
 80071ee:	4633      	mov	r3, r6
 80071f0:	7818      	ldrb	r0, [r3, #0]
 80071f2:	461f      	mov	r7, r3
 80071f4:	2830      	cmp	r0, #48	; 0x30
 80071f6:	f103 0301 	add.w	r3, r3, #1
 80071fa:	d0f9      	beq.n	80071f0 <__gethex+0x70>
 80071fc:	f7ff ffab 	bl	8007156 <__hexdig_fun>
 8007200:	2301      	movs	r3, #1
 8007202:	fab0 f480 	clz	r4, r0
 8007206:	4635      	mov	r5, r6
 8007208:	0964      	lsrs	r4, r4, #5
 800720a:	9301      	str	r3, [sp, #4]
 800720c:	463a      	mov	r2, r7
 800720e:	4616      	mov	r6, r2
 8007210:	7830      	ldrb	r0, [r6, #0]
 8007212:	3201      	adds	r2, #1
 8007214:	f7ff ff9f 	bl	8007156 <__hexdig_fun>
 8007218:	2800      	cmp	r0, #0
 800721a:	d1f8      	bne.n	800720e <__gethex+0x8e>
 800721c:	4652      	mov	r2, sl
 800721e:	4630      	mov	r0, r6
 8007220:	9903      	ldr	r1, [sp, #12]
 8007222:	f001 fb57 	bl	80088d4 <strncmp>
 8007226:	b980      	cbnz	r0, 800724a <__gethex+0xca>
 8007228:	b94d      	cbnz	r5, 800723e <__gethex+0xbe>
 800722a:	eb06 050a 	add.w	r5, r6, sl
 800722e:	462a      	mov	r2, r5
 8007230:	4616      	mov	r6, r2
 8007232:	7830      	ldrb	r0, [r6, #0]
 8007234:	3201      	adds	r2, #1
 8007236:	f7ff ff8e 	bl	8007156 <__hexdig_fun>
 800723a:	2800      	cmp	r0, #0
 800723c:	d1f8      	bne.n	8007230 <__gethex+0xb0>
 800723e:	1bad      	subs	r5, r5, r6
 8007240:	00ad      	lsls	r5, r5, #2
 8007242:	e004      	b.n	800724e <__gethex+0xce>
 8007244:	2400      	movs	r4, #0
 8007246:	4625      	mov	r5, r4
 8007248:	e7e0      	b.n	800720c <__gethex+0x8c>
 800724a:	2d00      	cmp	r5, #0
 800724c:	d1f7      	bne.n	800723e <__gethex+0xbe>
 800724e:	7833      	ldrb	r3, [r6, #0]
 8007250:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007254:	2b50      	cmp	r3, #80	; 0x50
 8007256:	d139      	bne.n	80072cc <__gethex+0x14c>
 8007258:	7873      	ldrb	r3, [r6, #1]
 800725a:	2b2b      	cmp	r3, #43	; 0x2b
 800725c:	d02a      	beq.n	80072b4 <__gethex+0x134>
 800725e:	2b2d      	cmp	r3, #45	; 0x2d
 8007260:	d02c      	beq.n	80072bc <__gethex+0x13c>
 8007262:	f04f 0900 	mov.w	r9, #0
 8007266:	1c71      	adds	r1, r6, #1
 8007268:	7808      	ldrb	r0, [r1, #0]
 800726a:	f7ff ff74 	bl	8007156 <__hexdig_fun>
 800726e:	1e43      	subs	r3, r0, #1
 8007270:	b2db      	uxtb	r3, r3
 8007272:	2b18      	cmp	r3, #24
 8007274:	d82a      	bhi.n	80072cc <__gethex+0x14c>
 8007276:	f1a0 0210 	sub.w	r2, r0, #16
 800727a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800727e:	f7ff ff6a 	bl	8007156 <__hexdig_fun>
 8007282:	1e43      	subs	r3, r0, #1
 8007284:	b2db      	uxtb	r3, r3
 8007286:	2b18      	cmp	r3, #24
 8007288:	d91b      	bls.n	80072c2 <__gethex+0x142>
 800728a:	f1b9 0f00 	cmp.w	r9, #0
 800728e:	d000      	beq.n	8007292 <__gethex+0x112>
 8007290:	4252      	negs	r2, r2
 8007292:	4415      	add	r5, r2
 8007294:	f8cb 1000 	str.w	r1, [fp]
 8007298:	b1d4      	cbz	r4, 80072d0 <__gethex+0x150>
 800729a:	9b01      	ldr	r3, [sp, #4]
 800729c:	2b00      	cmp	r3, #0
 800729e:	bf14      	ite	ne
 80072a0:	2700      	movne	r7, #0
 80072a2:	2706      	moveq	r7, #6
 80072a4:	4638      	mov	r0, r7
 80072a6:	b00b      	add	sp, #44	; 0x2c
 80072a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072ac:	463e      	mov	r6, r7
 80072ae:	4625      	mov	r5, r4
 80072b0:	2401      	movs	r4, #1
 80072b2:	e7cc      	b.n	800724e <__gethex+0xce>
 80072b4:	f04f 0900 	mov.w	r9, #0
 80072b8:	1cb1      	adds	r1, r6, #2
 80072ba:	e7d5      	b.n	8007268 <__gethex+0xe8>
 80072bc:	f04f 0901 	mov.w	r9, #1
 80072c0:	e7fa      	b.n	80072b8 <__gethex+0x138>
 80072c2:	230a      	movs	r3, #10
 80072c4:	fb03 0202 	mla	r2, r3, r2, r0
 80072c8:	3a10      	subs	r2, #16
 80072ca:	e7d6      	b.n	800727a <__gethex+0xfa>
 80072cc:	4631      	mov	r1, r6
 80072ce:	e7e1      	b.n	8007294 <__gethex+0x114>
 80072d0:	4621      	mov	r1, r4
 80072d2:	1bf3      	subs	r3, r6, r7
 80072d4:	3b01      	subs	r3, #1
 80072d6:	2b07      	cmp	r3, #7
 80072d8:	dc0a      	bgt.n	80072f0 <__gethex+0x170>
 80072da:	9802      	ldr	r0, [sp, #8]
 80072dc:	f000 fa88 	bl	80077f0 <_Balloc>
 80072e0:	4604      	mov	r4, r0
 80072e2:	b940      	cbnz	r0, 80072f6 <__gethex+0x176>
 80072e4:	4602      	mov	r2, r0
 80072e6:	21de      	movs	r1, #222	; 0xde
 80072e8:	4b5b      	ldr	r3, [pc, #364]	; (8007458 <__gethex+0x2d8>)
 80072ea:	485c      	ldr	r0, [pc, #368]	; (800745c <__gethex+0x2dc>)
 80072ec:	f7ff f836 	bl	800635c <__assert_func>
 80072f0:	3101      	adds	r1, #1
 80072f2:	105b      	asrs	r3, r3, #1
 80072f4:	e7ef      	b.n	80072d6 <__gethex+0x156>
 80072f6:	f04f 0b00 	mov.w	fp, #0
 80072fa:	f100 0914 	add.w	r9, r0, #20
 80072fe:	f1ca 0301 	rsb	r3, sl, #1
 8007302:	f8cd 9010 	str.w	r9, [sp, #16]
 8007306:	f8cd b004 	str.w	fp, [sp, #4]
 800730a:	9308      	str	r3, [sp, #32]
 800730c:	42b7      	cmp	r7, r6
 800730e:	d33f      	bcc.n	8007390 <__gethex+0x210>
 8007310:	9f04      	ldr	r7, [sp, #16]
 8007312:	9b01      	ldr	r3, [sp, #4]
 8007314:	f847 3b04 	str.w	r3, [r7], #4
 8007318:	eba7 0709 	sub.w	r7, r7, r9
 800731c:	10bf      	asrs	r7, r7, #2
 800731e:	6127      	str	r7, [r4, #16]
 8007320:	4618      	mov	r0, r3
 8007322:	f000 fb57 	bl	80079d4 <__hi0bits>
 8007326:	017f      	lsls	r7, r7, #5
 8007328:	f8d8 6000 	ldr.w	r6, [r8]
 800732c:	1a3f      	subs	r7, r7, r0
 800732e:	42b7      	cmp	r7, r6
 8007330:	dd62      	ble.n	80073f8 <__gethex+0x278>
 8007332:	1bbf      	subs	r7, r7, r6
 8007334:	4639      	mov	r1, r7
 8007336:	4620      	mov	r0, r4
 8007338:	f000 fef1 	bl	800811e <__any_on>
 800733c:	4682      	mov	sl, r0
 800733e:	b1a8      	cbz	r0, 800736c <__gethex+0x1ec>
 8007340:	f04f 0a01 	mov.w	sl, #1
 8007344:	1e7b      	subs	r3, r7, #1
 8007346:	1159      	asrs	r1, r3, #5
 8007348:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800734c:	f003 021f 	and.w	r2, r3, #31
 8007350:	fa0a f202 	lsl.w	r2, sl, r2
 8007354:	420a      	tst	r2, r1
 8007356:	d009      	beq.n	800736c <__gethex+0x1ec>
 8007358:	4553      	cmp	r3, sl
 800735a:	dd05      	ble.n	8007368 <__gethex+0x1e8>
 800735c:	4620      	mov	r0, r4
 800735e:	1eb9      	subs	r1, r7, #2
 8007360:	f000 fedd 	bl	800811e <__any_on>
 8007364:	2800      	cmp	r0, #0
 8007366:	d144      	bne.n	80073f2 <__gethex+0x272>
 8007368:	f04f 0a02 	mov.w	sl, #2
 800736c:	4639      	mov	r1, r7
 800736e:	4620      	mov	r0, r4
 8007370:	f7ff fe9e 	bl	80070b0 <rshift>
 8007374:	443d      	add	r5, r7
 8007376:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800737a:	42ab      	cmp	r3, r5
 800737c:	da4a      	bge.n	8007414 <__gethex+0x294>
 800737e:	4621      	mov	r1, r4
 8007380:	9802      	ldr	r0, [sp, #8]
 8007382:	f000 fa75 	bl	8007870 <_Bfree>
 8007386:	2300      	movs	r3, #0
 8007388:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800738a:	27a3      	movs	r7, #163	; 0xa3
 800738c:	6013      	str	r3, [r2, #0]
 800738e:	e789      	b.n	80072a4 <__gethex+0x124>
 8007390:	1e73      	subs	r3, r6, #1
 8007392:	9a06      	ldr	r2, [sp, #24]
 8007394:	9307      	str	r3, [sp, #28]
 8007396:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800739a:	4293      	cmp	r3, r2
 800739c:	d019      	beq.n	80073d2 <__gethex+0x252>
 800739e:	f1bb 0f20 	cmp.w	fp, #32
 80073a2:	d107      	bne.n	80073b4 <__gethex+0x234>
 80073a4:	9b04      	ldr	r3, [sp, #16]
 80073a6:	9a01      	ldr	r2, [sp, #4]
 80073a8:	f843 2b04 	str.w	r2, [r3], #4
 80073ac:	9304      	str	r3, [sp, #16]
 80073ae:	2300      	movs	r3, #0
 80073b0:	469b      	mov	fp, r3
 80073b2:	9301      	str	r3, [sp, #4]
 80073b4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80073b8:	f7ff fecd 	bl	8007156 <__hexdig_fun>
 80073bc:	9b01      	ldr	r3, [sp, #4]
 80073be:	f000 000f 	and.w	r0, r0, #15
 80073c2:	fa00 f00b 	lsl.w	r0, r0, fp
 80073c6:	4303      	orrs	r3, r0
 80073c8:	9301      	str	r3, [sp, #4]
 80073ca:	f10b 0b04 	add.w	fp, fp, #4
 80073ce:	9b07      	ldr	r3, [sp, #28]
 80073d0:	e00d      	b.n	80073ee <__gethex+0x26e>
 80073d2:	9a08      	ldr	r2, [sp, #32]
 80073d4:	1e73      	subs	r3, r6, #1
 80073d6:	4413      	add	r3, r2
 80073d8:	42bb      	cmp	r3, r7
 80073da:	d3e0      	bcc.n	800739e <__gethex+0x21e>
 80073dc:	4618      	mov	r0, r3
 80073de:	4652      	mov	r2, sl
 80073e0:	9903      	ldr	r1, [sp, #12]
 80073e2:	9309      	str	r3, [sp, #36]	; 0x24
 80073e4:	f001 fa76 	bl	80088d4 <strncmp>
 80073e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073ea:	2800      	cmp	r0, #0
 80073ec:	d1d7      	bne.n	800739e <__gethex+0x21e>
 80073ee:	461e      	mov	r6, r3
 80073f0:	e78c      	b.n	800730c <__gethex+0x18c>
 80073f2:	f04f 0a03 	mov.w	sl, #3
 80073f6:	e7b9      	b.n	800736c <__gethex+0x1ec>
 80073f8:	da09      	bge.n	800740e <__gethex+0x28e>
 80073fa:	1bf7      	subs	r7, r6, r7
 80073fc:	4621      	mov	r1, r4
 80073fe:	463a      	mov	r2, r7
 8007400:	9802      	ldr	r0, [sp, #8]
 8007402:	f000 fc4d 	bl	8007ca0 <__lshift>
 8007406:	4604      	mov	r4, r0
 8007408:	1bed      	subs	r5, r5, r7
 800740a:	f100 0914 	add.w	r9, r0, #20
 800740e:	f04f 0a00 	mov.w	sl, #0
 8007412:	e7b0      	b.n	8007376 <__gethex+0x1f6>
 8007414:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007418:	42a8      	cmp	r0, r5
 800741a:	dd72      	ble.n	8007502 <__gethex+0x382>
 800741c:	1b45      	subs	r5, r0, r5
 800741e:	42ae      	cmp	r6, r5
 8007420:	dc35      	bgt.n	800748e <__gethex+0x30e>
 8007422:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007426:	2b02      	cmp	r3, #2
 8007428:	d029      	beq.n	800747e <__gethex+0x2fe>
 800742a:	2b03      	cmp	r3, #3
 800742c:	d02b      	beq.n	8007486 <__gethex+0x306>
 800742e:	2b01      	cmp	r3, #1
 8007430:	d11c      	bne.n	800746c <__gethex+0x2ec>
 8007432:	42ae      	cmp	r6, r5
 8007434:	d11a      	bne.n	800746c <__gethex+0x2ec>
 8007436:	2e01      	cmp	r6, #1
 8007438:	d112      	bne.n	8007460 <__gethex+0x2e0>
 800743a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800743e:	9a05      	ldr	r2, [sp, #20]
 8007440:	2762      	movs	r7, #98	; 0x62
 8007442:	6013      	str	r3, [r2, #0]
 8007444:	2301      	movs	r3, #1
 8007446:	6123      	str	r3, [r4, #16]
 8007448:	f8c9 3000 	str.w	r3, [r9]
 800744c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800744e:	601c      	str	r4, [r3, #0]
 8007450:	e728      	b.n	80072a4 <__gethex+0x124>
 8007452:	bf00      	nop
 8007454:	08009718 	.word	0x08009718
 8007458:	080096a1 	.word	0x080096a1
 800745c:	080096b2 	.word	0x080096b2
 8007460:	4620      	mov	r0, r4
 8007462:	1e71      	subs	r1, r6, #1
 8007464:	f000 fe5b 	bl	800811e <__any_on>
 8007468:	2800      	cmp	r0, #0
 800746a:	d1e6      	bne.n	800743a <__gethex+0x2ba>
 800746c:	4621      	mov	r1, r4
 800746e:	9802      	ldr	r0, [sp, #8]
 8007470:	f000 f9fe 	bl	8007870 <_Bfree>
 8007474:	2300      	movs	r3, #0
 8007476:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007478:	2750      	movs	r7, #80	; 0x50
 800747a:	6013      	str	r3, [r2, #0]
 800747c:	e712      	b.n	80072a4 <__gethex+0x124>
 800747e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1f3      	bne.n	800746c <__gethex+0x2ec>
 8007484:	e7d9      	b.n	800743a <__gethex+0x2ba>
 8007486:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007488:	2b00      	cmp	r3, #0
 800748a:	d1d6      	bne.n	800743a <__gethex+0x2ba>
 800748c:	e7ee      	b.n	800746c <__gethex+0x2ec>
 800748e:	1e6f      	subs	r7, r5, #1
 8007490:	f1ba 0f00 	cmp.w	sl, #0
 8007494:	d132      	bne.n	80074fc <__gethex+0x37c>
 8007496:	b127      	cbz	r7, 80074a2 <__gethex+0x322>
 8007498:	4639      	mov	r1, r7
 800749a:	4620      	mov	r0, r4
 800749c:	f000 fe3f 	bl	800811e <__any_on>
 80074a0:	4682      	mov	sl, r0
 80074a2:	2101      	movs	r1, #1
 80074a4:	117b      	asrs	r3, r7, #5
 80074a6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80074aa:	f007 071f 	and.w	r7, r7, #31
 80074ae:	fa01 f707 	lsl.w	r7, r1, r7
 80074b2:	421f      	tst	r7, r3
 80074b4:	f04f 0702 	mov.w	r7, #2
 80074b8:	4629      	mov	r1, r5
 80074ba:	4620      	mov	r0, r4
 80074bc:	bf18      	it	ne
 80074be:	f04a 0a02 	orrne.w	sl, sl, #2
 80074c2:	1b76      	subs	r6, r6, r5
 80074c4:	f7ff fdf4 	bl	80070b0 <rshift>
 80074c8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80074cc:	f1ba 0f00 	cmp.w	sl, #0
 80074d0:	d048      	beq.n	8007564 <__gethex+0x3e4>
 80074d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d015      	beq.n	8007506 <__gethex+0x386>
 80074da:	2b03      	cmp	r3, #3
 80074dc:	d017      	beq.n	800750e <__gethex+0x38e>
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d109      	bne.n	80074f6 <__gethex+0x376>
 80074e2:	f01a 0f02 	tst.w	sl, #2
 80074e6:	d006      	beq.n	80074f6 <__gethex+0x376>
 80074e8:	f8d9 0000 	ldr.w	r0, [r9]
 80074ec:	ea4a 0a00 	orr.w	sl, sl, r0
 80074f0:	f01a 0f01 	tst.w	sl, #1
 80074f4:	d10e      	bne.n	8007514 <__gethex+0x394>
 80074f6:	f047 0710 	orr.w	r7, r7, #16
 80074fa:	e033      	b.n	8007564 <__gethex+0x3e4>
 80074fc:	f04f 0a01 	mov.w	sl, #1
 8007500:	e7cf      	b.n	80074a2 <__gethex+0x322>
 8007502:	2701      	movs	r7, #1
 8007504:	e7e2      	b.n	80074cc <__gethex+0x34c>
 8007506:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007508:	f1c3 0301 	rsb	r3, r3, #1
 800750c:	9315      	str	r3, [sp, #84]	; 0x54
 800750e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007510:	2b00      	cmp	r3, #0
 8007512:	d0f0      	beq.n	80074f6 <__gethex+0x376>
 8007514:	f04f 0c00 	mov.w	ip, #0
 8007518:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800751c:	f104 0314 	add.w	r3, r4, #20
 8007520:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007524:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007528:	4618      	mov	r0, r3
 800752a:	f853 2b04 	ldr.w	r2, [r3], #4
 800752e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007532:	d01c      	beq.n	800756e <__gethex+0x3ee>
 8007534:	3201      	adds	r2, #1
 8007536:	6002      	str	r2, [r0, #0]
 8007538:	2f02      	cmp	r7, #2
 800753a:	f104 0314 	add.w	r3, r4, #20
 800753e:	d13d      	bne.n	80075bc <__gethex+0x43c>
 8007540:	f8d8 2000 	ldr.w	r2, [r8]
 8007544:	3a01      	subs	r2, #1
 8007546:	42b2      	cmp	r2, r6
 8007548:	d10a      	bne.n	8007560 <__gethex+0x3e0>
 800754a:	2201      	movs	r2, #1
 800754c:	1171      	asrs	r1, r6, #5
 800754e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007552:	f006 061f 	and.w	r6, r6, #31
 8007556:	fa02 f606 	lsl.w	r6, r2, r6
 800755a:	421e      	tst	r6, r3
 800755c:	bf18      	it	ne
 800755e:	4617      	movne	r7, r2
 8007560:	f047 0720 	orr.w	r7, r7, #32
 8007564:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007566:	601c      	str	r4, [r3, #0]
 8007568:	9b05      	ldr	r3, [sp, #20]
 800756a:	601d      	str	r5, [r3, #0]
 800756c:	e69a      	b.n	80072a4 <__gethex+0x124>
 800756e:	4299      	cmp	r1, r3
 8007570:	f843 cc04 	str.w	ip, [r3, #-4]
 8007574:	d8d8      	bhi.n	8007528 <__gethex+0x3a8>
 8007576:	68a3      	ldr	r3, [r4, #8]
 8007578:	459b      	cmp	fp, r3
 800757a:	db17      	blt.n	80075ac <__gethex+0x42c>
 800757c:	6861      	ldr	r1, [r4, #4]
 800757e:	9802      	ldr	r0, [sp, #8]
 8007580:	3101      	adds	r1, #1
 8007582:	f000 f935 	bl	80077f0 <_Balloc>
 8007586:	4681      	mov	r9, r0
 8007588:	b918      	cbnz	r0, 8007592 <__gethex+0x412>
 800758a:	4602      	mov	r2, r0
 800758c:	2184      	movs	r1, #132	; 0x84
 800758e:	4b19      	ldr	r3, [pc, #100]	; (80075f4 <__gethex+0x474>)
 8007590:	e6ab      	b.n	80072ea <__gethex+0x16a>
 8007592:	6922      	ldr	r2, [r4, #16]
 8007594:	f104 010c 	add.w	r1, r4, #12
 8007598:	3202      	adds	r2, #2
 800759a:	0092      	lsls	r2, r2, #2
 800759c:	300c      	adds	r0, #12
 800759e:	f000 f919 	bl	80077d4 <memcpy>
 80075a2:	4621      	mov	r1, r4
 80075a4:	9802      	ldr	r0, [sp, #8]
 80075a6:	f000 f963 	bl	8007870 <_Bfree>
 80075aa:	464c      	mov	r4, r9
 80075ac:	6923      	ldr	r3, [r4, #16]
 80075ae:	1c5a      	adds	r2, r3, #1
 80075b0:	6122      	str	r2, [r4, #16]
 80075b2:	2201      	movs	r2, #1
 80075b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80075b8:	615a      	str	r2, [r3, #20]
 80075ba:	e7bd      	b.n	8007538 <__gethex+0x3b8>
 80075bc:	6922      	ldr	r2, [r4, #16]
 80075be:	455a      	cmp	r2, fp
 80075c0:	dd0b      	ble.n	80075da <__gethex+0x45a>
 80075c2:	2101      	movs	r1, #1
 80075c4:	4620      	mov	r0, r4
 80075c6:	f7ff fd73 	bl	80070b0 <rshift>
 80075ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80075ce:	3501      	adds	r5, #1
 80075d0:	42ab      	cmp	r3, r5
 80075d2:	f6ff aed4 	blt.w	800737e <__gethex+0x1fe>
 80075d6:	2701      	movs	r7, #1
 80075d8:	e7c2      	b.n	8007560 <__gethex+0x3e0>
 80075da:	f016 061f 	ands.w	r6, r6, #31
 80075de:	d0fa      	beq.n	80075d6 <__gethex+0x456>
 80075e0:	4453      	add	r3, sl
 80075e2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80075e6:	f000 f9f5 	bl	80079d4 <__hi0bits>
 80075ea:	f1c6 0620 	rsb	r6, r6, #32
 80075ee:	42b0      	cmp	r0, r6
 80075f0:	dbe7      	blt.n	80075c2 <__gethex+0x442>
 80075f2:	e7f0      	b.n	80075d6 <__gethex+0x456>
 80075f4:	080096a1 	.word	0x080096a1

080075f8 <L_shift>:
 80075f8:	f1c2 0208 	rsb	r2, r2, #8
 80075fc:	0092      	lsls	r2, r2, #2
 80075fe:	b570      	push	{r4, r5, r6, lr}
 8007600:	f1c2 0620 	rsb	r6, r2, #32
 8007604:	6843      	ldr	r3, [r0, #4]
 8007606:	6804      	ldr	r4, [r0, #0]
 8007608:	fa03 f506 	lsl.w	r5, r3, r6
 800760c:	432c      	orrs	r4, r5
 800760e:	40d3      	lsrs	r3, r2
 8007610:	6004      	str	r4, [r0, #0]
 8007612:	f840 3f04 	str.w	r3, [r0, #4]!
 8007616:	4288      	cmp	r0, r1
 8007618:	d3f4      	bcc.n	8007604 <L_shift+0xc>
 800761a:	bd70      	pop	{r4, r5, r6, pc}

0800761c <__match>:
 800761c:	b530      	push	{r4, r5, lr}
 800761e:	6803      	ldr	r3, [r0, #0]
 8007620:	3301      	adds	r3, #1
 8007622:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007626:	b914      	cbnz	r4, 800762e <__match+0x12>
 8007628:	6003      	str	r3, [r0, #0]
 800762a:	2001      	movs	r0, #1
 800762c:	bd30      	pop	{r4, r5, pc}
 800762e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007632:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007636:	2d19      	cmp	r5, #25
 8007638:	bf98      	it	ls
 800763a:	3220      	addls	r2, #32
 800763c:	42a2      	cmp	r2, r4
 800763e:	d0f0      	beq.n	8007622 <__match+0x6>
 8007640:	2000      	movs	r0, #0
 8007642:	e7f3      	b.n	800762c <__match+0x10>

08007644 <__hexnan>:
 8007644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007648:	2500      	movs	r5, #0
 800764a:	680b      	ldr	r3, [r1, #0]
 800764c:	4682      	mov	sl, r0
 800764e:	115e      	asrs	r6, r3, #5
 8007650:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007654:	f013 031f 	ands.w	r3, r3, #31
 8007658:	bf18      	it	ne
 800765a:	3604      	addne	r6, #4
 800765c:	1f37      	subs	r7, r6, #4
 800765e:	46b9      	mov	r9, r7
 8007660:	463c      	mov	r4, r7
 8007662:	46ab      	mov	fp, r5
 8007664:	b087      	sub	sp, #28
 8007666:	4690      	mov	r8, r2
 8007668:	6802      	ldr	r2, [r0, #0]
 800766a:	9301      	str	r3, [sp, #4]
 800766c:	f846 5c04 	str.w	r5, [r6, #-4]
 8007670:	9502      	str	r5, [sp, #8]
 8007672:	7851      	ldrb	r1, [r2, #1]
 8007674:	1c53      	adds	r3, r2, #1
 8007676:	9303      	str	r3, [sp, #12]
 8007678:	b341      	cbz	r1, 80076cc <__hexnan+0x88>
 800767a:	4608      	mov	r0, r1
 800767c:	9205      	str	r2, [sp, #20]
 800767e:	9104      	str	r1, [sp, #16]
 8007680:	f7ff fd69 	bl	8007156 <__hexdig_fun>
 8007684:	2800      	cmp	r0, #0
 8007686:	d14f      	bne.n	8007728 <__hexnan+0xe4>
 8007688:	9904      	ldr	r1, [sp, #16]
 800768a:	9a05      	ldr	r2, [sp, #20]
 800768c:	2920      	cmp	r1, #32
 800768e:	d818      	bhi.n	80076c2 <__hexnan+0x7e>
 8007690:	9b02      	ldr	r3, [sp, #8]
 8007692:	459b      	cmp	fp, r3
 8007694:	dd13      	ble.n	80076be <__hexnan+0x7a>
 8007696:	454c      	cmp	r4, r9
 8007698:	d206      	bcs.n	80076a8 <__hexnan+0x64>
 800769a:	2d07      	cmp	r5, #7
 800769c:	dc04      	bgt.n	80076a8 <__hexnan+0x64>
 800769e:	462a      	mov	r2, r5
 80076a0:	4649      	mov	r1, r9
 80076a2:	4620      	mov	r0, r4
 80076a4:	f7ff ffa8 	bl	80075f8 <L_shift>
 80076a8:	4544      	cmp	r4, r8
 80076aa:	d950      	bls.n	800774e <__hexnan+0x10a>
 80076ac:	2300      	movs	r3, #0
 80076ae:	f1a4 0904 	sub.w	r9, r4, #4
 80076b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80076b6:	461d      	mov	r5, r3
 80076b8:	464c      	mov	r4, r9
 80076ba:	f8cd b008 	str.w	fp, [sp, #8]
 80076be:	9a03      	ldr	r2, [sp, #12]
 80076c0:	e7d7      	b.n	8007672 <__hexnan+0x2e>
 80076c2:	2929      	cmp	r1, #41	; 0x29
 80076c4:	d156      	bne.n	8007774 <__hexnan+0x130>
 80076c6:	3202      	adds	r2, #2
 80076c8:	f8ca 2000 	str.w	r2, [sl]
 80076cc:	f1bb 0f00 	cmp.w	fp, #0
 80076d0:	d050      	beq.n	8007774 <__hexnan+0x130>
 80076d2:	454c      	cmp	r4, r9
 80076d4:	d206      	bcs.n	80076e4 <__hexnan+0xa0>
 80076d6:	2d07      	cmp	r5, #7
 80076d8:	dc04      	bgt.n	80076e4 <__hexnan+0xa0>
 80076da:	462a      	mov	r2, r5
 80076dc:	4649      	mov	r1, r9
 80076de:	4620      	mov	r0, r4
 80076e0:	f7ff ff8a 	bl	80075f8 <L_shift>
 80076e4:	4544      	cmp	r4, r8
 80076e6:	d934      	bls.n	8007752 <__hexnan+0x10e>
 80076e8:	4623      	mov	r3, r4
 80076ea:	f1a8 0204 	sub.w	r2, r8, #4
 80076ee:	f853 1b04 	ldr.w	r1, [r3], #4
 80076f2:	429f      	cmp	r7, r3
 80076f4:	f842 1f04 	str.w	r1, [r2, #4]!
 80076f8:	d2f9      	bcs.n	80076ee <__hexnan+0xaa>
 80076fa:	1b3b      	subs	r3, r7, r4
 80076fc:	f023 0303 	bic.w	r3, r3, #3
 8007700:	3304      	adds	r3, #4
 8007702:	3401      	adds	r4, #1
 8007704:	3e03      	subs	r6, #3
 8007706:	42b4      	cmp	r4, r6
 8007708:	bf88      	it	hi
 800770a:	2304      	movhi	r3, #4
 800770c:	2200      	movs	r2, #0
 800770e:	4443      	add	r3, r8
 8007710:	f843 2b04 	str.w	r2, [r3], #4
 8007714:	429f      	cmp	r7, r3
 8007716:	d2fb      	bcs.n	8007710 <__hexnan+0xcc>
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	b91b      	cbnz	r3, 8007724 <__hexnan+0xe0>
 800771c:	4547      	cmp	r7, r8
 800771e:	d127      	bne.n	8007770 <__hexnan+0x12c>
 8007720:	2301      	movs	r3, #1
 8007722:	603b      	str	r3, [r7, #0]
 8007724:	2005      	movs	r0, #5
 8007726:	e026      	b.n	8007776 <__hexnan+0x132>
 8007728:	3501      	adds	r5, #1
 800772a:	2d08      	cmp	r5, #8
 800772c:	f10b 0b01 	add.w	fp, fp, #1
 8007730:	dd06      	ble.n	8007740 <__hexnan+0xfc>
 8007732:	4544      	cmp	r4, r8
 8007734:	d9c3      	bls.n	80076be <__hexnan+0x7a>
 8007736:	2300      	movs	r3, #0
 8007738:	2501      	movs	r5, #1
 800773a:	f844 3c04 	str.w	r3, [r4, #-4]
 800773e:	3c04      	subs	r4, #4
 8007740:	6822      	ldr	r2, [r4, #0]
 8007742:	f000 000f 	and.w	r0, r0, #15
 8007746:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800774a:	6022      	str	r2, [r4, #0]
 800774c:	e7b7      	b.n	80076be <__hexnan+0x7a>
 800774e:	2508      	movs	r5, #8
 8007750:	e7b5      	b.n	80076be <__hexnan+0x7a>
 8007752:	9b01      	ldr	r3, [sp, #4]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d0df      	beq.n	8007718 <__hexnan+0xd4>
 8007758:	f04f 32ff 	mov.w	r2, #4294967295
 800775c:	f1c3 0320 	rsb	r3, r3, #32
 8007760:	fa22 f303 	lsr.w	r3, r2, r3
 8007764:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007768:	401a      	ands	r2, r3
 800776a:	f846 2c04 	str.w	r2, [r6, #-4]
 800776e:	e7d3      	b.n	8007718 <__hexnan+0xd4>
 8007770:	3f04      	subs	r7, #4
 8007772:	e7d1      	b.n	8007718 <__hexnan+0xd4>
 8007774:	2004      	movs	r0, #4
 8007776:	b007      	add	sp, #28
 8007778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800777c <_localeconv_r>:
 800777c:	4800      	ldr	r0, [pc, #0]	; (8007780 <_localeconv_r+0x4>)
 800777e:	4770      	bx	lr
 8007780:	200001fc 	.word	0x200001fc

08007784 <malloc>:
 8007784:	4b02      	ldr	r3, [pc, #8]	; (8007790 <malloc+0xc>)
 8007786:	4601      	mov	r1, r0
 8007788:	6818      	ldr	r0, [r3, #0]
 800778a:	f000 bd65 	b.w	8008258 <_malloc_r>
 800778e:	bf00      	nop
 8007790:	200000a4 	.word	0x200000a4

08007794 <__ascii_mbtowc>:
 8007794:	b082      	sub	sp, #8
 8007796:	b901      	cbnz	r1, 800779a <__ascii_mbtowc+0x6>
 8007798:	a901      	add	r1, sp, #4
 800779a:	b142      	cbz	r2, 80077ae <__ascii_mbtowc+0x1a>
 800779c:	b14b      	cbz	r3, 80077b2 <__ascii_mbtowc+0x1e>
 800779e:	7813      	ldrb	r3, [r2, #0]
 80077a0:	600b      	str	r3, [r1, #0]
 80077a2:	7812      	ldrb	r2, [r2, #0]
 80077a4:	1e10      	subs	r0, r2, #0
 80077a6:	bf18      	it	ne
 80077a8:	2001      	movne	r0, #1
 80077aa:	b002      	add	sp, #8
 80077ac:	4770      	bx	lr
 80077ae:	4610      	mov	r0, r2
 80077b0:	e7fb      	b.n	80077aa <__ascii_mbtowc+0x16>
 80077b2:	f06f 0001 	mvn.w	r0, #1
 80077b6:	e7f8      	b.n	80077aa <__ascii_mbtowc+0x16>

080077b8 <memchr>:
 80077b8:	4603      	mov	r3, r0
 80077ba:	b510      	push	{r4, lr}
 80077bc:	b2c9      	uxtb	r1, r1
 80077be:	4402      	add	r2, r0
 80077c0:	4293      	cmp	r3, r2
 80077c2:	4618      	mov	r0, r3
 80077c4:	d101      	bne.n	80077ca <memchr+0x12>
 80077c6:	2000      	movs	r0, #0
 80077c8:	e003      	b.n	80077d2 <memchr+0x1a>
 80077ca:	7804      	ldrb	r4, [r0, #0]
 80077cc:	3301      	adds	r3, #1
 80077ce:	428c      	cmp	r4, r1
 80077d0:	d1f6      	bne.n	80077c0 <memchr+0x8>
 80077d2:	bd10      	pop	{r4, pc}

080077d4 <memcpy>:
 80077d4:	440a      	add	r2, r1
 80077d6:	4291      	cmp	r1, r2
 80077d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80077dc:	d100      	bne.n	80077e0 <memcpy+0xc>
 80077de:	4770      	bx	lr
 80077e0:	b510      	push	{r4, lr}
 80077e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077e6:	4291      	cmp	r1, r2
 80077e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077ec:	d1f9      	bne.n	80077e2 <memcpy+0xe>
 80077ee:	bd10      	pop	{r4, pc}

080077f0 <_Balloc>:
 80077f0:	b570      	push	{r4, r5, r6, lr}
 80077f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80077f4:	4604      	mov	r4, r0
 80077f6:	460d      	mov	r5, r1
 80077f8:	b976      	cbnz	r6, 8007818 <_Balloc+0x28>
 80077fa:	2010      	movs	r0, #16
 80077fc:	f7ff ffc2 	bl	8007784 <malloc>
 8007800:	4602      	mov	r2, r0
 8007802:	6260      	str	r0, [r4, #36]	; 0x24
 8007804:	b920      	cbnz	r0, 8007810 <_Balloc+0x20>
 8007806:	2166      	movs	r1, #102	; 0x66
 8007808:	4b17      	ldr	r3, [pc, #92]	; (8007868 <_Balloc+0x78>)
 800780a:	4818      	ldr	r0, [pc, #96]	; (800786c <_Balloc+0x7c>)
 800780c:	f7fe fda6 	bl	800635c <__assert_func>
 8007810:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007814:	6006      	str	r6, [r0, #0]
 8007816:	60c6      	str	r6, [r0, #12]
 8007818:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800781a:	68f3      	ldr	r3, [r6, #12]
 800781c:	b183      	cbz	r3, 8007840 <_Balloc+0x50>
 800781e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007820:	68db      	ldr	r3, [r3, #12]
 8007822:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007826:	b9b8      	cbnz	r0, 8007858 <_Balloc+0x68>
 8007828:	2101      	movs	r1, #1
 800782a:	fa01 f605 	lsl.w	r6, r1, r5
 800782e:	1d72      	adds	r2, r6, #5
 8007830:	4620      	mov	r0, r4
 8007832:	0092      	lsls	r2, r2, #2
 8007834:	f000 fc94 	bl	8008160 <_calloc_r>
 8007838:	b160      	cbz	r0, 8007854 <_Balloc+0x64>
 800783a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800783e:	e00e      	b.n	800785e <_Balloc+0x6e>
 8007840:	2221      	movs	r2, #33	; 0x21
 8007842:	2104      	movs	r1, #4
 8007844:	4620      	mov	r0, r4
 8007846:	f000 fc8b 	bl	8008160 <_calloc_r>
 800784a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800784c:	60f0      	str	r0, [r6, #12]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1e4      	bne.n	800781e <_Balloc+0x2e>
 8007854:	2000      	movs	r0, #0
 8007856:	bd70      	pop	{r4, r5, r6, pc}
 8007858:	6802      	ldr	r2, [r0, #0]
 800785a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800785e:	2300      	movs	r3, #0
 8007860:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007864:	e7f7      	b.n	8007856 <_Balloc+0x66>
 8007866:	bf00      	nop
 8007868:	08009488 	.word	0x08009488
 800786c:	0800972c 	.word	0x0800972c

08007870 <_Bfree>:
 8007870:	b570      	push	{r4, r5, r6, lr}
 8007872:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007874:	4605      	mov	r5, r0
 8007876:	460c      	mov	r4, r1
 8007878:	b976      	cbnz	r6, 8007898 <_Bfree+0x28>
 800787a:	2010      	movs	r0, #16
 800787c:	f7ff ff82 	bl	8007784 <malloc>
 8007880:	4602      	mov	r2, r0
 8007882:	6268      	str	r0, [r5, #36]	; 0x24
 8007884:	b920      	cbnz	r0, 8007890 <_Bfree+0x20>
 8007886:	218a      	movs	r1, #138	; 0x8a
 8007888:	4b08      	ldr	r3, [pc, #32]	; (80078ac <_Bfree+0x3c>)
 800788a:	4809      	ldr	r0, [pc, #36]	; (80078b0 <_Bfree+0x40>)
 800788c:	f7fe fd66 	bl	800635c <__assert_func>
 8007890:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007894:	6006      	str	r6, [r0, #0]
 8007896:	60c6      	str	r6, [r0, #12]
 8007898:	b13c      	cbz	r4, 80078aa <_Bfree+0x3a>
 800789a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800789c:	6862      	ldr	r2, [r4, #4]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078a4:	6021      	str	r1, [r4, #0]
 80078a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80078aa:	bd70      	pop	{r4, r5, r6, pc}
 80078ac:	08009488 	.word	0x08009488
 80078b0:	0800972c 	.word	0x0800972c

080078b4 <__multadd>:
 80078b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078b8:	4607      	mov	r7, r0
 80078ba:	460c      	mov	r4, r1
 80078bc:	461e      	mov	r6, r3
 80078be:	2000      	movs	r0, #0
 80078c0:	690d      	ldr	r5, [r1, #16]
 80078c2:	f101 0c14 	add.w	ip, r1, #20
 80078c6:	f8dc 3000 	ldr.w	r3, [ip]
 80078ca:	3001      	adds	r0, #1
 80078cc:	b299      	uxth	r1, r3
 80078ce:	fb02 6101 	mla	r1, r2, r1, r6
 80078d2:	0c1e      	lsrs	r6, r3, #16
 80078d4:	0c0b      	lsrs	r3, r1, #16
 80078d6:	fb02 3306 	mla	r3, r2, r6, r3
 80078da:	b289      	uxth	r1, r1
 80078dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80078e0:	4285      	cmp	r5, r0
 80078e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80078e6:	f84c 1b04 	str.w	r1, [ip], #4
 80078ea:	dcec      	bgt.n	80078c6 <__multadd+0x12>
 80078ec:	b30e      	cbz	r6, 8007932 <__multadd+0x7e>
 80078ee:	68a3      	ldr	r3, [r4, #8]
 80078f0:	42ab      	cmp	r3, r5
 80078f2:	dc19      	bgt.n	8007928 <__multadd+0x74>
 80078f4:	6861      	ldr	r1, [r4, #4]
 80078f6:	4638      	mov	r0, r7
 80078f8:	3101      	adds	r1, #1
 80078fa:	f7ff ff79 	bl	80077f0 <_Balloc>
 80078fe:	4680      	mov	r8, r0
 8007900:	b928      	cbnz	r0, 800790e <__multadd+0x5a>
 8007902:	4602      	mov	r2, r0
 8007904:	21b5      	movs	r1, #181	; 0xb5
 8007906:	4b0c      	ldr	r3, [pc, #48]	; (8007938 <__multadd+0x84>)
 8007908:	480c      	ldr	r0, [pc, #48]	; (800793c <__multadd+0x88>)
 800790a:	f7fe fd27 	bl	800635c <__assert_func>
 800790e:	6922      	ldr	r2, [r4, #16]
 8007910:	f104 010c 	add.w	r1, r4, #12
 8007914:	3202      	adds	r2, #2
 8007916:	0092      	lsls	r2, r2, #2
 8007918:	300c      	adds	r0, #12
 800791a:	f7ff ff5b 	bl	80077d4 <memcpy>
 800791e:	4621      	mov	r1, r4
 8007920:	4638      	mov	r0, r7
 8007922:	f7ff ffa5 	bl	8007870 <_Bfree>
 8007926:	4644      	mov	r4, r8
 8007928:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800792c:	3501      	adds	r5, #1
 800792e:	615e      	str	r6, [r3, #20]
 8007930:	6125      	str	r5, [r4, #16]
 8007932:	4620      	mov	r0, r4
 8007934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007938:	080096a1 	.word	0x080096a1
 800793c:	0800972c 	.word	0x0800972c

08007940 <__s2b>:
 8007940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007944:	4615      	mov	r5, r2
 8007946:	2209      	movs	r2, #9
 8007948:	461f      	mov	r7, r3
 800794a:	3308      	adds	r3, #8
 800794c:	460c      	mov	r4, r1
 800794e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007952:	4606      	mov	r6, r0
 8007954:	2201      	movs	r2, #1
 8007956:	2100      	movs	r1, #0
 8007958:	429a      	cmp	r2, r3
 800795a:	db09      	blt.n	8007970 <__s2b+0x30>
 800795c:	4630      	mov	r0, r6
 800795e:	f7ff ff47 	bl	80077f0 <_Balloc>
 8007962:	b940      	cbnz	r0, 8007976 <__s2b+0x36>
 8007964:	4602      	mov	r2, r0
 8007966:	21ce      	movs	r1, #206	; 0xce
 8007968:	4b18      	ldr	r3, [pc, #96]	; (80079cc <__s2b+0x8c>)
 800796a:	4819      	ldr	r0, [pc, #100]	; (80079d0 <__s2b+0x90>)
 800796c:	f7fe fcf6 	bl	800635c <__assert_func>
 8007970:	0052      	lsls	r2, r2, #1
 8007972:	3101      	adds	r1, #1
 8007974:	e7f0      	b.n	8007958 <__s2b+0x18>
 8007976:	9b08      	ldr	r3, [sp, #32]
 8007978:	2d09      	cmp	r5, #9
 800797a:	6143      	str	r3, [r0, #20]
 800797c:	f04f 0301 	mov.w	r3, #1
 8007980:	6103      	str	r3, [r0, #16]
 8007982:	dd16      	ble.n	80079b2 <__s2b+0x72>
 8007984:	f104 0909 	add.w	r9, r4, #9
 8007988:	46c8      	mov	r8, r9
 800798a:	442c      	add	r4, r5
 800798c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007990:	4601      	mov	r1, r0
 8007992:	220a      	movs	r2, #10
 8007994:	4630      	mov	r0, r6
 8007996:	3b30      	subs	r3, #48	; 0x30
 8007998:	f7ff ff8c 	bl	80078b4 <__multadd>
 800799c:	45a0      	cmp	r8, r4
 800799e:	d1f5      	bne.n	800798c <__s2b+0x4c>
 80079a0:	f1a5 0408 	sub.w	r4, r5, #8
 80079a4:	444c      	add	r4, r9
 80079a6:	1b2d      	subs	r5, r5, r4
 80079a8:	1963      	adds	r3, r4, r5
 80079aa:	42bb      	cmp	r3, r7
 80079ac:	db04      	blt.n	80079b8 <__s2b+0x78>
 80079ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079b2:	2509      	movs	r5, #9
 80079b4:	340a      	adds	r4, #10
 80079b6:	e7f6      	b.n	80079a6 <__s2b+0x66>
 80079b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80079bc:	4601      	mov	r1, r0
 80079be:	220a      	movs	r2, #10
 80079c0:	4630      	mov	r0, r6
 80079c2:	3b30      	subs	r3, #48	; 0x30
 80079c4:	f7ff ff76 	bl	80078b4 <__multadd>
 80079c8:	e7ee      	b.n	80079a8 <__s2b+0x68>
 80079ca:	bf00      	nop
 80079cc:	080096a1 	.word	0x080096a1
 80079d0:	0800972c 	.word	0x0800972c

080079d4 <__hi0bits>:
 80079d4:	0c02      	lsrs	r2, r0, #16
 80079d6:	0412      	lsls	r2, r2, #16
 80079d8:	4603      	mov	r3, r0
 80079da:	b9ca      	cbnz	r2, 8007a10 <__hi0bits+0x3c>
 80079dc:	0403      	lsls	r3, r0, #16
 80079de:	2010      	movs	r0, #16
 80079e0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80079e4:	bf04      	itt	eq
 80079e6:	021b      	lsleq	r3, r3, #8
 80079e8:	3008      	addeq	r0, #8
 80079ea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80079ee:	bf04      	itt	eq
 80079f0:	011b      	lsleq	r3, r3, #4
 80079f2:	3004      	addeq	r0, #4
 80079f4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80079f8:	bf04      	itt	eq
 80079fa:	009b      	lsleq	r3, r3, #2
 80079fc:	3002      	addeq	r0, #2
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	db05      	blt.n	8007a0e <__hi0bits+0x3a>
 8007a02:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007a06:	f100 0001 	add.w	r0, r0, #1
 8007a0a:	bf08      	it	eq
 8007a0c:	2020      	moveq	r0, #32
 8007a0e:	4770      	bx	lr
 8007a10:	2000      	movs	r0, #0
 8007a12:	e7e5      	b.n	80079e0 <__hi0bits+0xc>

08007a14 <__lo0bits>:
 8007a14:	6803      	ldr	r3, [r0, #0]
 8007a16:	4602      	mov	r2, r0
 8007a18:	f013 0007 	ands.w	r0, r3, #7
 8007a1c:	d00b      	beq.n	8007a36 <__lo0bits+0x22>
 8007a1e:	07d9      	lsls	r1, r3, #31
 8007a20:	d421      	bmi.n	8007a66 <__lo0bits+0x52>
 8007a22:	0798      	lsls	r0, r3, #30
 8007a24:	bf49      	itett	mi
 8007a26:	085b      	lsrmi	r3, r3, #1
 8007a28:	089b      	lsrpl	r3, r3, #2
 8007a2a:	2001      	movmi	r0, #1
 8007a2c:	6013      	strmi	r3, [r2, #0]
 8007a2e:	bf5c      	itt	pl
 8007a30:	2002      	movpl	r0, #2
 8007a32:	6013      	strpl	r3, [r2, #0]
 8007a34:	4770      	bx	lr
 8007a36:	b299      	uxth	r1, r3
 8007a38:	b909      	cbnz	r1, 8007a3e <__lo0bits+0x2a>
 8007a3a:	2010      	movs	r0, #16
 8007a3c:	0c1b      	lsrs	r3, r3, #16
 8007a3e:	b2d9      	uxtb	r1, r3
 8007a40:	b909      	cbnz	r1, 8007a46 <__lo0bits+0x32>
 8007a42:	3008      	adds	r0, #8
 8007a44:	0a1b      	lsrs	r3, r3, #8
 8007a46:	0719      	lsls	r1, r3, #28
 8007a48:	bf04      	itt	eq
 8007a4a:	091b      	lsreq	r3, r3, #4
 8007a4c:	3004      	addeq	r0, #4
 8007a4e:	0799      	lsls	r1, r3, #30
 8007a50:	bf04      	itt	eq
 8007a52:	089b      	lsreq	r3, r3, #2
 8007a54:	3002      	addeq	r0, #2
 8007a56:	07d9      	lsls	r1, r3, #31
 8007a58:	d403      	bmi.n	8007a62 <__lo0bits+0x4e>
 8007a5a:	085b      	lsrs	r3, r3, #1
 8007a5c:	f100 0001 	add.w	r0, r0, #1
 8007a60:	d003      	beq.n	8007a6a <__lo0bits+0x56>
 8007a62:	6013      	str	r3, [r2, #0]
 8007a64:	4770      	bx	lr
 8007a66:	2000      	movs	r0, #0
 8007a68:	4770      	bx	lr
 8007a6a:	2020      	movs	r0, #32
 8007a6c:	4770      	bx	lr
	...

08007a70 <__i2b>:
 8007a70:	b510      	push	{r4, lr}
 8007a72:	460c      	mov	r4, r1
 8007a74:	2101      	movs	r1, #1
 8007a76:	f7ff febb 	bl	80077f0 <_Balloc>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	b928      	cbnz	r0, 8007a8a <__i2b+0x1a>
 8007a7e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007a82:	4b04      	ldr	r3, [pc, #16]	; (8007a94 <__i2b+0x24>)
 8007a84:	4804      	ldr	r0, [pc, #16]	; (8007a98 <__i2b+0x28>)
 8007a86:	f7fe fc69 	bl	800635c <__assert_func>
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	6144      	str	r4, [r0, #20]
 8007a8e:	6103      	str	r3, [r0, #16]
 8007a90:	bd10      	pop	{r4, pc}
 8007a92:	bf00      	nop
 8007a94:	080096a1 	.word	0x080096a1
 8007a98:	0800972c 	.word	0x0800972c

08007a9c <__multiply>:
 8007a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aa0:	4691      	mov	r9, r2
 8007aa2:	690a      	ldr	r2, [r1, #16]
 8007aa4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007aa8:	460c      	mov	r4, r1
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	bfbe      	ittt	lt
 8007aae:	460b      	movlt	r3, r1
 8007ab0:	464c      	movlt	r4, r9
 8007ab2:	4699      	movlt	r9, r3
 8007ab4:	6927      	ldr	r7, [r4, #16]
 8007ab6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007aba:	68a3      	ldr	r3, [r4, #8]
 8007abc:	6861      	ldr	r1, [r4, #4]
 8007abe:	eb07 060a 	add.w	r6, r7, sl
 8007ac2:	42b3      	cmp	r3, r6
 8007ac4:	b085      	sub	sp, #20
 8007ac6:	bfb8      	it	lt
 8007ac8:	3101      	addlt	r1, #1
 8007aca:	f7ff fe91 	bl	80077f0 <_Balloc>
 8007ace:	b930      	cbnz	r0, 8007ade <__multiply+0x42>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	f240 115d 	movw	r1, #349	; 0x15d
 8007ad6:	4b43      	ldr	r3, [pc, #268]	; (8007be4 <__multiply+0x148>)
 8007ad8:	4843      	ldr	r0, [pc, #268]	; (8007be8 <__multiply+0x14c>)
 8007ada:	f7fe fc3f 	bl	800635c <__assert_func>
 8007ade:	f100 0514 	add.w	r5, r0, #20
 8007ae2:	462b      	mov	r3, r5
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007aea:	4543      	cmp	r3, r8
 8007aec:	d321      	bcc.n	8007b32 <__multiply+0x96>
 8007aee:	f104 0314 	add.w	r3, r4, #20
 8007af2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007af6:	f109 0314 	add.w	r3, r9, #20
 8007afa:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007afe:	9202      	str	r2, [sp, #8]
 8007b00:	1b3a      	subs	r2, r7, r4
 8007b02:	3a15      	subs	r2, #21
 8007b04:	f022 0203 	bic.w	r2, r2, #3
 8007b08:	3204      	adds	r2, #4
 8007b0a:	f104 0115 	add.w	r1, r4, #21
 8007b0e:	428f      	cmp	r7, r1
 8007b10:	bf38      	it	cc
 8007b12:	2204      	movcc	r2, #4
 8007b14:	9201      	str	r2, [sp, #4]
 8007b16:	9a02      	ldr	r2, [sp, #8]
 8007b18:	9303      	str	r3, [sp, #12]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d80c      	bhi.n	8007b38 <__multiply+0x9c>
 8007b1e:	2e00      	cmp	r6, #0
 8007b20:	dd03      	ble.n	8007b2a <__multiply+0x8e>
 8007b22:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d059      	beq.n	8007bde <__multiply+0x142>
 8007b2a:	6106      	str	r6, [r0, #16]
 8007b2c:	b005      	add	sp, #20
 8007b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b32:	f843 2b04 	str.w	r2, [r3], #4
 8007b36:	e7d8      	b.n	8007aea <__multiply+0x4e>
 8007b38:	f8b3 a000 	ldrh.w	sl, [r3]
 8007b3c:	f1ba 0f00 	cmp.w	sl, #0
 8007b40:	d023      	beq.n	8007b8a <__multiply+0xee>
 8007b42:	46a9      	mov	r9, r5
 8007b44:	f04f 0c00 	mov.w	ip, #0
 8007b48:	f104 0e14 	add.w	lr, r4, #20
 8007b4c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007b50:	f8d9 1000 	ldr.w	r1, [r9]
 8007b54:	fa1f fb82 	uxth.w	fp, r2
 8007b58:	b289      	uxth	r1, r1
 8007b5a:	fb0a 110b 	mla	r1, sl, fp, r1
 8007b5e:	4461      	add	r1, ip
 8007b60:	f8d9 c000 	ldr.w	ip, [r9]
 8007b64:	0c12      	lsrs	r2, r2, #16
 8007b66:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007b6a:	fb0a c202 	mla	r2, sl, r2, ip
 8007b6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007b72:	b289      	uxth	r1, r1
 8007b74:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007b78:	4577      	cmp	r7, lr
 8007b7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007b7e:	f849 1b04 	str.w	r1, [r9], #4
 8007b82:	d8e3      	bhi.n	8007b4c <__multiply+0xb0>
 8007b84:	9a01      	ldr	r2, [sp, #4]
 8007b86:	f845 c002 	str.w	ip, [r5, r2]
 8007b8a:	9a03      	ldr	r2, [sp, #12]
 8007b8c:	3304      	adds	r3, #4
 8007b8e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007b92:	f1b9 0f00 	cmp.w	r9, #0
 8007b96:	d020      	beq.n	8007bda <__multiply+0x13e>
 8007b98:	46ae      	mov	lr, r5
 8007b9a:	f04f 0a00 	mov.w	sl, #0
 8007b9e:	6829      	ldr	r1, [r5, #0]
 8007ba0:	f104 0c14 	add.w	ip, r4, #20
 8007ba4:	f8bc b000 	ldrh.w	fp, [ip]
 8007ba8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007bac:	b289      	uxth	r1, r1
 8007bae:	fb09 220b 	mla	r2, r9, fp, r2
 8007bb2:	4492      	add	sl, r2
 8007bb4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007bb8:	f84e 1b04 	str.w	r1, [lr], #4
 8007bbc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007bc0:	f8be 1000 	ldrh.w	r1, [lr]
 8007bc4:	0c12      	lsrs	r2, r2, #16
 8007bc6:	fb09 1102 	mla	r1, r9, r2, r1
 8007bca:	4567      	cmp	r7, ip
 8007bcc:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007bd0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007bd4:	d8e6      	bhi.n	8007ba4 <__multiply+0x108>
 8007bd6:	9a01      	ldr	r2, [sp, #4]
 8007bd8:	50a9      	str	r1, [r5, r2]
 8007bda:	3504      	adds	r5, #4
 8007bdc:	e79b      	b.n	8007b16 <__multiply+0x7a>
 8007bde:	3e01      	subs	r6, #1
 8007be0:	e79d      	b.n	8007b1e <__multiply+0x82>
 8007be2:	bf00      	nop
 8007be4:	080096a1 	.word	0x080096a1
 8007be8:	0800972c 	.word	0x0800972c

08007bec <__pow5mult>:
 8007bec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bf0:	4615      	mov	r5, r2
 8007bf2:	f012 0203 	ands.w	r2, r2, #3
 8007bf6:	4606      	mov	r6, r0
 8007bf8:	460f      	mov	r7, r1
 8007bfa:	d007      	beq.n	8007c0c <__pow5mult+0x20>
 8007bfc:	4c25      	ldr	r4, [pc, #148]	; (8007c94 <__pow5mult+0xa8>)
 8007bfe:	3a01      	subs	r2, #1
 8007c00:	2300      	movs	r3, #0
 8007c02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c06:	f7ff fe55 	bl	80078b4 <__multadd>
 8007c0a:	4607      	mov	r7, r0
 8007c0c:	10ad      	asrs	r5, r5, #2
 8007c0e:	d03d      	beq.n	8007c8c <__pow5mult+0xa0>
 8007c10:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007c12:	b97c      	cbnz	r4, 8007c34 <__pow5mult+0x48>
 8007c14:	2010      	movs	r0, #16
 8007c16:	f7ff fdb5 	bl	8007784 <malloc>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	6270      	str	r0, [r6, #36]	; 0x24
 8007c1e:	b928      	cbnz	r0, 8007c2c <__pow5mult+0x40>
 8007c20:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007c24:	4b1c      	ldr	r3, [pc, #112]	; (8007c98 <__pow5mult+0xac>)
 8007c26:	481d      	ldr	r0, [pc, #116]	; (8007c9c <__pow5mult+0xb0>)
 8007c28:	f7fe fb98 	bl	800635c <__assert_func>
 8007c2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c30:	6004      	str	r4, [r0, #0]
 8007c32:	60c4      	str	r4, [r0, #12]
 8007c34:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007c38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c3c:	b94c      	cbnz	r4, 8007c52 <__pow5mult+0x66>
 8007c3e:	f240 2171 	movw	r1, #625	; 0x271
 8007c42:	4630      	mov	r0, r6
 8007c44:	f7ff ff14 	bl	8007a70 <__i2b>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	4604      	mov	r4, r0
 8007c4c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c50:	6003      	str	r3, [r0, #0]
 8007c52:	f04f 0900 	mov.w	r9, #0
 8007c56:	07eb      	lsls	r3, r5, #31
 8007c58:	d50a      	bpl.n	8007c70 <__pow5mult+0x84>
 8007c5a:	4639      	mov	r1, r7
 8007c5c:	4622      	mov	r2, r4
 8007c5e:	4630      	mov	r0, r6
 8007c60:	f7ff ff1c 	bl	8007a9c <__multiply>
 8007c64:	4680      	mov	r8, r0
 8007c66:	4639      	mov	r1, r7
 8007c68:	4630      	mov	r0, r6
 8007c6a:	f7ff fe01 	bl	8007870 <_Bfree>
 8007c6e:	4647      	mov	r7, r8
 8007c70:	106d      	asrs	r5, r5, #1
 8007c72:	d00b      	beq.n	8007c8c <__pow5mult+0xa0>
 8007c74:	6820      	ldr	r0, [r4, #0]
 8007c76:	b938      	cbnz	r0, 8007c88 <__pow5mult+0x9c>
 8007c78:	4622      	mov	r2, r4
 8007c7a:	4621      	mov	r1, r4
 8007c7c:	4630      	mov	r0, r6
 8007c7e:	f7ff ff0d 	bl	8007a9c <__multiply>
 8007c82:	6020      	str	r0, [r4, #0]
 8007c84:	f8c0 9000 	str.w	r9, [r0]
 8007c88:	4604      	mov	r4, r0
 8007c8a:	e7e4      	b.n	8007c56 <__pow5mult+0x6a>
 8007c8c:	4638      	mov	r0, r7
 8007c8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c92:	bf00      	nop
 8007c94:	08009878 	.word	0x08009878
 8007c98:	08009488 	.word	0x08009488
 8007c9c:	0800972c 	.word	0x0800972c

08007ca0 <__lshift>:
 8007ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ca4:	460c      	mov	r4, r1
 8007ca6:	4607      	mov	r7, r0
 8007ca8:	4691      	mov	r9, r2
 8007caa:	6923      	ldr	r3, [r4, #16]
 8007cac:	6849      	ldr	r1, [r1, #4]
 8007cae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007cb2:	68a3      	ldr	r3, [r4, #8]
 8007cb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cb8:	f108 0601 	add.w	r6, r8, #1
 8007cbc:	42b3      	cmp	r3, r6
 8007cbe:	db0b      	blt.n	8007cd8 <__lshift+0x38>
 8007cc0:	4638      	mov	r0, r7
 8007cc2:	f7ff fd95 	bl	80077f0 <_Balloc>
 8007cc6:	4605      	mov	r5, r0
 8007cc8:	b948      	cbnz	r0, 8007cde <__lshift+0x3e>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007cd0:	4b29      	ldr	r3, [pc, #164]	; (8007d78 <__lshift+0xd8>)
 8007cd2:	482a      	ldr	r0, [pc, #168]	; (8007d7c <__lshift+0xdc>)
 8007cd4:	f7fe fb42 	bl	800635c <__assert_func>
 8007cd8:	3101      	adds	r1, #1
 8007cda:	005b      	lsls	r3, r3, #1
 8007cdc:	e7ee      	b.n	8007cbc <__lshift+0x1c>
 8007cde:	2300      	movs	r3, #0
 8007ce0:	f100 0114 	add.w	r1, r0, #20
 8007ce4:	f100 0210 	add.w	r2, r0, #16
 8007ce8:	4618      	mov	r0, r3
 8007cea:	4553      	cmp	r3, sl
 8007cec:	db37      	blt.n	8007d5e <__lshift+0xbe>
 8007cee:	6920      	ldr	r0, [r4, #16]
 8007cf0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007cf4:	f104 0314 	add.w	r3, r4, #20
 8007cf8:	f019 091f 	ands.w	r9, r9, #31
 8007cfc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d00:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007d04:	d02f      	beq.n	8007d66 <__lshift+0xc6>
 8007d06:	468a      	mov	sl, r1
 8007d08:	f04f 0c00 	mov.w	ip, #0
 8007d0c:	f1c9 0e20 	rsb	lr, r9, #32
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	fa02 f209 	lsl.w	r2, r2, r9
 8007d16:	ea42 020c 	orr.w	r2, r2, ip
 8007d1a:	f84a 2b04 	str.w	r2, [sl], #4
 8007d1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d22:	4298      	cmp	r0, r3
 8007d24:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007d28:	d8f2      	bhi.n	8007d10 <__lshift+0x70>
 8007d2a:	1b03      	subs	r3, r0, r4
 8007d2c:	3b15      	subs	r3, #21
 8007d2e:	f023 0303 	bic.w	r3, r3, #3
 8007d32:	3304      	adds	r3, #4
 8007d34:	f104 0215 	add.w	r2, r4, #21
 8007d38:	4290      	cmp	r0, r2
 8007d3a:	bf38      	it	cc
 8007d3c:	2304      	movcc	r3, #4
 8007d3e:	f841 c003 	str.w	ip, [r1, r3]
 8007d42:	f1bc 0f00 	cmp.w	ip, #0
 8007d46:	d001      	beq.n	8007d4c <__lshift+0xac>
 8007d48:	f108 0602 	add.w	r6, r8, #2
 8007d4c:	3e01      	subs	r6, #1
 8007d4e:	4638      	mov	r0, r7
 8007d50:	4621      	mov	r1, r4
 8007d52:	612e      	str	r6, [r5, #16]
 8007d54:	f7ff fd8c 	bl	8007870 <_Bfree>
 8007d58:	4628      	mov	r0, r5
 8007d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d62:	3301      	adds	r3, #1
 8007d64:	e7c1      	b.n	8007cea <__lshift+0x4a>
 8007d66:	3904      	subs	r1, #4
 8007d68:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d6c:	4298      	cmp	r0, r3
 8007d6e:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d72:	d8f9      	bhi.n	8007d68 <__lshift+0xc8>
 8007d74:	e7ea      	b.n	8007d4c <__lshift+0xac>
 8007d76:	bf00      	nop
 8007d78:	080096a1 	.word	0x080096a1
 8007d7c:	0800972c 	.word	0x0800972c

08007d80 <__mcmp>:
 8007d80:	4603      	mov	r3, r0
 8007d82:	690a      	ldr	r2, [r1, #16]
 8007d84:	6900      	ldr	r0, [r0, #16]
 8007d86:	b530      	push	{r4, r5, lr}
 8007d88:	1a80      	subs	r0, r0, r2
 8007d8a:	d10d      	bne.n	8007da8 <__mcmp+0x28>
 8007d8c:	3314      	adds	r3, #20
 8007d8e:	3114      	adds	r1, #20
 8007d90:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007d94:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007d98:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007d9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007da0:	4295      	cmp	r5, r2
 8007da2:	d002      	beq.n	8007daa <__mcmp+0x2a>
 8007da4:	d304      	bcc.n	8007db0 <__mcmp+0x30>
 8007da6:	2001      	movs	r0, #1
 8007da8:	bd30      	pop	{r4, r5, pc}
 8007daa:	42a3      	cmp	r3, r4
 8007dac:	d3f4      	bcc.n	8007d98 <__mcmp+0x18>
 8007dae:	e7fb      	b.n	8007da8 <__mcmp+0x28>
 8007db0:	f04f 30ff 	mov.w	r0, #4294967295
 8007db4:	e7f8      	b.n	8007da8 <__mcmp+0x28>
	...

08007db8 <__mdiff>:
 8007db8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dbc:	460d      	mov	r5, r1
 8007dbe:	4607      	mov	r7, r0
 8007dc0:	4611      	mov	r1, r2
 8007dc2:	4628      	mov	r0, r5
 8007dc4:	4614      	mov	r4, r2
 8007dc6:	f7ff ffdb 	bl	8007d80 <__mcmp>
 8007dca:	1e06      	subs	r6, r0, #0
 8007dcc:	d111      	bne.n	8007df2 <__mdiff+0x3a>
 8007dce:	4631      	mov	r1, r6
 8007dd0:	4638      	mov	r0, r7
 8007dd2:	f7ff fd0d 	bl	80077f0 <_Balloc>
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	b928      	cbnz	r0, 8007de6 <__mdiff+0x2e>
 8007dda:	f240 2132 	movw	r1, #562	; 0x232
 8007dde:	4b3a      	ldr	r3, [pc, #232]	; (8007ec8 <__mdiff+0x110>)
 8007de0:	483a      	ldr	r0, [pc, #232]	; (8007ecc <__mdiff+0x114>)
 8007de2:	f7fe fabb 	bl	800635c <__assert_func>
 8007de6:	2301      	movs	r3, #1
 8007de8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007dec:	4610      	mov	r0, r2
 8007dee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007df2:	bfa4      	itt	ge
 8007df4:	4623      	movge	r3, r4
 8007df6:	462c      	movge	r4, r5
 8007df8:	4638      	mov	r0, r7
 8007dfa:	6861      	ldr	r1, [r4, #4]
 8007dfc:	bfa6      	itte	ge
 8007dfe:	461d      	movge	r5, r3
 8007e00:	2600      	movge	r6, #0
 8007e02:	2601      	movlt	r6, #1
 8007e04:	f7ff fcf4 	bl	80077f0 <_Balloc>
 8007e08:	4602      	mov	r2, r0
 8007e0a:	b918      	cbnz	r0, 8007e14 <__mdiff+0x5c>
 8007e0c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007e10:	4b2d      	ldr	r3, [pc, #180]	; (8007ec8 <__mdiff+0x110>)
 8007e12:	e7e5      	b.n	8007de0 <__mdiff+0x28>
 8007e14:	f102 0814 	add.w	r8, r2, #20
 8007e18:	46c2      	mov	sl, r8
 8007e1a:	f04f 0c00 	mov.w	ip, #0
 8007e1e:	6927      	ldr	r7, [r4, #16]
 8007e20:	60c6      	str	r6, [r0, #12]
 8007e22:	692e      	ldr	r6, [r5, #16]
 8007e24:	f104 0014 	add.w	r0, r4, #20
 8007e28:	f105 0914 	add.w	r9, r5, #20
 8007e2c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007e30:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007e34:	3410      	adds	r4, #16
 8007e36:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007e3a:	f859 3b04 	ldr.w	r3, [r9], #4
 8007e3e:	fa1f f18b 	uxth.w	r1, fp
 8007e42:	448c      	add	ip, r1
 8007e44:	b299      	uxth	r1, r3
 8007e46:	0c1b      	lsrs	r3, r3, #16
 8007e48:	ebac 0101 	sub.w	r1, ip, r1
 8007e4c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007e50:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007e54:	b289      	uxth	r1, r1
 8007e56:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007e5a:	454e      	cmp	r6, r9
 8007e5c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007e60:	f84a 3b04 	str.w	r3, [sl], #4
 8007e64:	d8e7      	bhi.n	8007e36 <__mdiff+0x7e>
 8007e66:	1b73      	subs	r3, r6, r5
 8007e68:	3b15      	subs	r3, #21
 8007e6a:	f023 0303 	bic.w	r3, r3, #3
 8007e6e:	3515      	adds	r5, #21
 8007e70:	3304      	adds	r3, #4
 8007e72:	42ae      	cmp	r6, r5
 8007e74:	bf38      	it	cc
 8007e76:	2304      	movcc	r3, #4
 8007e78:	4418      	add	r0, r3
 8007e7a:	4443      	add	r3, r8
 8007e7c:	461e      	mov	r6, r3
 8007e7e:	4605      	mov	r5, r0
 8007e80:	4575      	cmp	r5, lr
 8007e82:	d30e      	bcc.n	8007ea2 <__mdiff+0xea>
 8007e84:	f10e 0103 	add.w	r1, lr, #3
 8007e88:	1a09      	subs	r1, r1, r0
 8007e8a:	f021 0103 	bic.w	r1, r1, #3
 8007e8e:	3803      	subs	r0, #3
 8007e90:	4586      	cmp	lr, r0
 8007e92:	bf38      	it	cc
 8007e94:	2100      	movcc	r1, #0
 8007e96:	4419      	add	r1, r3
 8007e98:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007e9c:	b18b      	cbz	r3, 8007ec2 <__mdiff+0x10a>
 8007e9e:	6117      	str	r7, [r2, #16]
 8007ea0:	e7a4      	b.n	8007dec <__mdiff+0x34>
 8007ea2:	f855 8b04 	ldr.w	r8, [r5], #4
 8007ea6:	fa1f f188 	uxth.w	r1, r8
 8007eaa:	4461      	add	r1, ip
 8007eac:	140c      	asrs	r4, r1, #16
 8007eae:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007eb2:	b289      	uxth	r1, r1
 8007eb4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007eb8:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007ebc:	f846 1b04 	str.w	r1, [r6], #4
 8007ec0:	e7de      	b.n	8007e80 <__mdiff+0xc8>
 8007ec2:	3f01      	subs	r7, #1
 8007ec4:	e7e8      	b.n	8007e98 <__mdiff+0xe0>
 8007ec6:	bf00      	nop
 8007ec8:	080096a1 	.word	0x080096a1
 8007ecc:	0800972c 	.word	0x0800972c

08007ed0 <__ulp>:
 8007ed0:	4b11      	ldr	r3, [pc, #68]	; (8007f18 <__ulp+0x48>)
 8007ed2:	400b      	ands	r3, r1
 8007ed4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	dd02      	ble.n	8007ee2 <__ulp+0x12>
 8007edc:	2000      	movs	r0, #0
 8007ede:	4619      	mov	r1, r3
 8007ee0:	4770      	bx	lr
 8007ee2:	425b      	negs	r3, r3
 8007ee4:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007ee8:	f04f 0000 	mov.w	r0, #0
 8007eec:	f04f 0100 	mov.w	r1, #0
 8007ef0:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007ef4:	da04      	bge.n	8007f00 <__ulp+0x30>
 8007ef6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007efa:	fa43 f102 	asr.w	r1, r3, r2
 8007efe:	4770      	bx	lr
 8007f00:	f1a2 0314 	sub.w	r3, r2, #20
 8007f04:	2b1e      	cmp	r3, #30
 8007f06:	bfd6      	itet	le
 8007f08:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007f0c:	2301      	movgt	r3, #1
 8007f0e:	fa22 f303 	lsrle.w	r3, r2, r3
 8007f12:	4618      	mov	r0, r3
 8007f14:	4770      	bx	lr
 8007f16:	bf00      	nop
 8007f18:	7ff00000 	.word	0x7ff00000

08007f1c <__b2d>:
 8007f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f20:	6907      	ldr	r7, [r0, #16]
 8007f22:	f100 0914 	add.w	r9, r0, #20
 8007f26:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007f2a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007f2e:	f1a7 0804 	sub.w	r8, r7, #4
 8007f32:	4630      	mov	r0, r6
 8007f34:	f7ff fd4e 	bl	80079d4 <__hi0bits>
 8007f38:	f1c0 0320 	rsb	r3, r0, #32
 8007f3c:	280a      	cmp	r0, #10
 8007f3e:	600b      	str	r3, [r1, #0]
 8007f40:	491f      	ldr	r1, [pc, #124]	; (8007fc0 <__b2d+0xa4>)
 8007f42:	dc17      	bgt.n	8007f74 <__b2d+0x58>
 8007f44:	45c1      	cmp	r9, r8
 8007f46:	bf28      	it	cs
 8007f48:	2200      	movcs	r2, #0
 8007f4a:	f1c0 0c0b 	rsb	ip, r0, #11
 8007f4e:	fa26 f30c 	lsr.w	r3, r6, ip
 8007f52:	bf38      	it	cc
 8007f54:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007f58:	ea43 0501 	orr.w	r5, r3, r1
 8007f5c:	f100 0315 	add.w	r3, r0, #21
 8007f60:	fa06 f303 	lsl.w	r3, r6, r3
 8007f64:	fa22 f20c 	lsr.w	r2, r2, ip
 8007f68:	ea43 0402 	orr.w	r4, r3, r2
 8007f6c:	4620      	mov	r0, r4
 8007f6e:	4629      	mov	r1, r5
 8007f70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f74:	45c1      	cmp	r9, r8
 8007f76:	bf2e      	itee	cs
 8007f78:	2200      	movcs	r2, #0
 8007f7a:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007f7e:	f1a7 0808 	subcc.w	r8, r7, #8
 8007f82:	f1b0 030b 	subs.w	r3, r0, #11
 8007f86:	d016      	beq.n	8007fb6 <__b2d+0x9a>
 8007f88:	f1c3 0720 	rsb	r7, r3, #32
 8007f8c:	fa22 f107 	lsr.w	r1, r2, r7
 8007f90:	45c8      	cmp	r8, r9
 8007f92:	fa06 f603 	lsl.w	r6, r6, r3
 8007f96:	ea46 0601 	orr.w	r6, r6, r1
 8007f9a:	bf94      	ite	ls
 8007f9c:	2100      	movls	r1, #0
 8007f9e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007fa2:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8007fa6:	fa02 f003 	lsl.w	r0, r2, r3
 8007faa:	40f9      	lsrs	r1, r7
 8007fac:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007fb0:	ea40 0401 	orr.w	r4, r0, r1
 8007fb4:	e7da      	b.n	8007f6c <__b2d+0x50>
 8007fb6:	4614      	mov	r4, r2
 8007fb8:	ea46 0501 	orr.w	r5, r6, r1
 8007fbc:	e7d6      	b.n	8007f6c <__b2d+0x50>
 8007fbe:	bf00      	nop
 8007fc0:	3ff00000 	.word	0x3ff00000

08007fc4 <__d2b>:
 8007fc4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007fc8:	2101      	movs	r1, #1
 8007fca:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007fce:	4690      	mov	r8, r2
 8007fd0:	461d      	mov	r5, r3
 8007fd2:	f7ff fc0d 	bl	80077f0 <_Balloc>
 8007fd6:	4604      	mov	r4, r0
 8007fd8:	b930      	cbnz	r0, 8007fe8 <__d2b+0x24>
 8007fda:	4602      	mov	r2, r0
 8007fdc:	f240 310a 	movw	r1, #778	; 0x30a
 8007fe0:	4b24      	ldr	r3, [pc, #144]	; (8008074 <__d2b+0xb0>)
 8007fe2:	4825      	ldr	r0, [pc, #148]	; (8008078 <__d2b+0xb4>)
 8007fe4:	f7fe f9ba 	bl	800635c <__assert_func>
 8007fe8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007fec:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007ff0:	bb2d      	cbnz	r5, 800803e <__d2b+0x7a>
 8007ff2:	9301      	str	r3, [sp, #4]
 8007ff4:	f1b8 0300 	subs.w	r3, r8, #0
 8007ff8:	d026      	beq.n	8008048 <__d2b+0x84>
 8007ffa:	4668      	mov	r0, sp
 8007ffc:	9300      	str	r3, [sp, #0]
 8007ffe:	f7ff fd09 	bl	8007a14 <__lo0bits>
 8008002:	9900      	ldr	r1, [sp, #0]
 8008004:	b1f0      	cbz	r0, 8008044 <__d2b+0x80>
 8008006:	9a01      	ldr	r2, [sp, #4]
 8008008:	f1c0 0320 	rsb	r3, r0, #32
 800800c:	fa02 f303 	lsl.w	r3, r2, r3
 8008010:	430b      	orrs	r3, r1
 8008012:	40c2      	lsrs	r2, r0
 8008014:	6163      	str	r3, [r4, #20]
 8008016:	9201      	str	r2, [sp, #4]
 8008018:	9b01      	ldr	r3, [sp, #4]
 800801a:	2b00      	cmp	r3, #0
 800801c:	bf14      	ite	ne
 800801e:	2102      	movne	r1, #2
 8008020:	2101      	moveq	r1, #1
 8008022:	61a3      	str	r3, [r4, #24]
 8008024:	6121      	str	r1, [r4, #16]
 8008026:	b1c5      	cbz	r5, 800805a <__d2b+0x96>
 8008028:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800802c:	4405      	add	r5, r0
 800802e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008032:	603d      	str	r5, [r7, #0]
 8008034:	6030      	str	r0, [r6, #0]
 8008036:	4620      	mov	r0, r4
 8008038:	b002      	add	sp, #8
 800803a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800803e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008042:	e7d6      	b.n	8007ff2 <__d2b+0x2e>
 8008044:	6161      	str	r1, [r4, #20]
 8008046:	e7e7      	b.n	8008018 <__d2b+0x54>
 8008048:	a801      	add	r0, sp, #4
 800804a:	f7ff fce3 	bl	8007a14 <__lo0bits>
 800804e:	2101      	movs	r1, #1
 8008050:	9b01      	ldr	r3, [sp, #4]
 8008052:	6121      	str	r1, [r4, #16]
 8008054:	6163      	str	r3, [r4, #20]
 8008056:	3020      	adds	r0, #32
 8008058:	e7e5      	b.n	8008026 <__d2b+0x62>
 800805a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800805e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008062:	6038      	str	r0, [r7, #0]
 8008064:	6918      	ldr	r0, [r3, #16]
 8008066:	f7ff fcb5 	bl	80079d4 <__hi0bits>
 800806a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800806e:	6031      	str	r1, [r6, #0]
 8008070:	e7e1      	b.n	8008036 <__d2b+0x72>
 8008072:	bf00      	nop
 8008074:	080096a1 	.word	0x080096a1
 8008078:	0800972c 	.word	0x0800972c

0800807c <__ratio>:
 800807c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008080:	4688      	mov	r8, r1
 8008082:	4669      	mov	r1, sp
 8008084:	4681      	mov	r9, r0
 8008086:	f7ff ff49 	bl	8007f1c <__b2d>
 800808a:	460f      	mov	r7, r1
 800808c:	4604      	mov	r4, r0
 800808e:	460d      	mov	r5, r1
 8008090:	4640      	mov	r0, r8
 8008092:	a901      	add	r1, sp, #4
 8008094:	f7ff ff42 	bl	8007f1c <__b2d>
 8008098:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800809c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80080a0:	468b      	mov	fp, r1
 80080a2:	eba3 0c02 	sub.w	ip, r3, r2
 80080a6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80080aa:	1a9b      	subs	r3, r3, r2
 80080ac:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	bfd5      	itete	le
 80080b4:	460a      	movle	r2, r1
 80080b6:	462a      	movgt	r2, r5
 80080b8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80080bc:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80080c0:	bfd8      	it	le
 80080c2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80080c6:	465b      	mov	r3, fp
 80080c8:	4602      	mov	r2, r0
 80080ca:	4639      	mov	r1, r7
 80080cc:	4620      	mov	r0, r4
 80080ce:	f7f8 fbeb 	bl	80008a8 <__aeabi_ddiv>
 80080d2:	b003      	add	sp, #12
 80080d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080080d8 <__copybits>:
 80080d8:	3901      	subs	r1, #1
 80080da:	b570      	push	{r4, r5, r6, lr}
 80080dc:	1149      	asrs	r1, r1, #5
 80080de:	6914      	ldr	r4, [r2, #16]
 80080e0:	3101      	adds	r1, #1
 80080e2:	f102 0314 	add.w	r3, r2, #20
 80080e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80080ea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80080ee:	1f05      	subs	r5, r0, #4
 80080f0:	42a3      	cmp	r3, r4
 80080f2:	d30c      	bcc.n	800810e <__copybits+0x36>
 80080f4:	1aa3      	subs	r3, r4, r2
 80080f6:	3b11      	subs	r3, #17
 80080f8:	f023 0303 	bic.w	r3, r3, #3
 80080fc:	3211      	adds	r2, #17
 80080fe:	42a2      	cmp	r2, r4
 8008100:	bf88      	it	hi
 8008102:	2300      	movhi	r3, #0
 8008104:	4418      	add	r0, r3
 8008106:	2300      	movs	r3, #0
 8008108:	4288      	cmp	r0, r1
 800810a:	d305      	bcc.n	8008118 <__copybits+0x40>
 800810c:	bd70      	pop	{r4, r5, r6, pc}
 800810e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008112:	f845 6f04 	str.w	r6, [r5, #4]!
 8008116:	e7eb      	b.n	80080f0 <__copybits+0x18>
 8008118:	f840 3b04 	str.w	r3, [r0], #4
 800811c:	e7f4      	b.n	8008108 <__copybits+0x30>

0800811e <__any_on>:
 800811e:	f100 0214 	add.w	r2, r0, #20
 8008122:	6900      	ldr	r0, [r0, #16]
 8008124:	114b      	asrs	r3, r1, #5
 8008126:	4298      	cmp	r0, r3
 8008128:	b510      	push	{r4, lr}
 800812a:	db11      	blt.n	8008150 <__any_on+0x32>
 800812c:	dd0a      	ble.n	8008144 <__any_on+0x26>
 800812e:	f011 011f 	ands.w	r1, r1, #31
 8008132:	d007      	beq.n	8008144 <__any_on+0x26>
 8008134:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008138:	fa24 f001 	lsr.w	r0, r4, r1
 800813c:	fa00 f101 	lsl.w	r1, r0, r1
 8008140:	428c      	cmp	r4, r1
 8008142:	d10b      	bne.n	800815c <__any_on+0x3e>
 8008144:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008148:	4293      	cmp	r3, r2
 800814a:	d803      	bhi.n	8008154 <__any_on+0x36>
 800814c:	2000      	movs	r0, #0
 800814e:	bd10      	pop	{r4, pc}
 8008150:	4603      	mov	r3, r0
 8008152:	e7f7      	b.n	8008144 <__any_on+0x26>
 8008154:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008158:	2900      	cmp	r1, #0
 800815a:	d0f5      	beq.n	8008148 <__any_on+0x2a>
 800815c:	2001      	movs	r0, #1
 800815e:	e7f6      	b.n	800814e <__any_on+0x30>

08008160 <_calloc_r>:
 8008160:	b570      	push	{r4, r5, r6, lr}
 8008162:	fba1 5402 	umull	r5, r4, r1, r2
 8008166:	b934      	cbnz	r4, 8008176 <_calloc_r+0x16>
 8008168:	4629      	mov	r1, r5
 800816a:	f000 f875 	bl	8008258 <_malloc_r>
 800816e:	4606      	mov	r6, r0
 8008170:	b928      	cbnz	r0, 800817e <_calloc_r+0x1e>
 8008172:	4630      	mov	r0, r6
 8008174:	bd70      	pop	{r4, r5, r6, pc}
 8008176:	220c      	movs	r2, #12
 8008178:	2600      	movs	r6, #0
 800817a:	6002      	str	r2, [r0, #0]
 800817c:	e7f9      	b.n	8008172 <_calloc_r+0x12>
 800817e:	462a      	mov	r2, r5
 8008180:	4621      	mov	r1, r4
 8008182:	f7fc fd5b 	bl	8004c3c <memset>
 8008186:	e7f4      	b.n	8008172 <_calloc_r+0x12>

08008188 <_free_r>:
 8008188:	b538      	push	{r3, r4, r5, lr}
 800818a:	4605      	mov	r5, r0
 800818c:	2900      	cmp	r1, #0
 800818e:	d040      	beq.n	8008212 <_free_r+0x8a>
 8008190:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008194:	1f0c      	subs	r4, r1, #4
 8008196:	2b00      	cmp	r3, #0
 8008198:	bfb8      	it	lt
 800819a:	18e4      	addlt	r4, r4, r3
 800819c:	f000 feba 	bl	8008f14 <__malloc_lock>
 80081a0:	4a1c      	ldr	r2, [pc, #112]	; (8008214 <_free_r+0x8c>)
 80081a2:	6813      	ldr	r3, [r2, #0]
 80081a4:	b933      	cbnz	r3, 80081b4 <_free_r+0x2c>
 80081a6:	6063      	str	r3, [r4, #4]
 80081a8:	6014      	str	r4, [r2, #0]
 80081aa:	4628      	mov	r0, r5
 80081ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081b0:	f000 beb6 	b.w	8008f20 <__malloc_unlock>
 80081b4:	42a3      	cmp	r3, r4
 80081b6:	d908      	bls.n	80081ca <_free_r+0x42>
 80081b8:	6820      	ldr	r0, [r4, #0]
 80081ba:	1821      	adds	r1, r4, r0
 80081bc:	428b      	cmp	r3, r1
 80081be:	bf01      	itttt	eq
 80081c0:	6819      	ldreq	r1, [r3, #0]
 80081c2:	685b      	ldreq	r3, [r3, #4]
 80081c4:	1809      	addeq	r1, r1, r0
 80081c6:	6021      	streq	r1, [r4, #0]
 80081c8:	e7ed      	b.n	80081a6 <_free_r+0x1e>
 80081ca:	461a      	mov	r2, r3
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	b10b      	cbz	r3, 80081d4 <_free_r+0x4c>
 80081d0:	42a3      	cmp	r3, r4
 80081d2:	d9fa      	bls.n	80081ca <_free_r+0x42>
 80081d4:	6811      	ldr	r1, [r2, #0]
 80081d6:	1850      	adds	r0, r2, r1
 80081d8:	42a0      	cmp	r0, r4
 80081da:	d10b      	bne.n	80081f4 <_free_r+0x6c>
 80081dc:	6820      	ldr	r0, [r4, #0]
 80081de:	4401      	add	r1, r0
 80081e0:	1850      	adds	r0, r2, r1
 80081e2:	4283      	cmp	r3, r0
 80081e4:	6011      	str	r1, [r2, #0]
 80081e6:	d1e0      	bne.n	80081aa <_free_r+0x22>
 80081e8:	6818      	ldr	r0, [r3, #0]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	4401      	add	r1, r0
 80081ee:	6011      	str	r1, [r2, #0]
 80081f0:	6053      	str	r3, [r2, #4]
 80081f2:	e7da      	b.n	80081aa <_free_r+0x22>
 80081f4:	d902      	bls.n	80081fc <_free_r+0x74>
 80081f6:	230c      	movs	r3, #12
 80081f8:	602b      	str	r3, [r5, #0]
 80081fa:	e7d6      	b.n	80081aa <_free_r+0x22>
 80081fc:	6820      	ldr	r0, [r4, #0]
 80081fe:	1821      	adds	r1, r4, r0
 8008200:	428b      	cmp	r3, r1
 8008202:	bf01      	itttt	eq
 8008204:	6819      	ldreq	r1, [r3, #0]
 8008206:	685b      	ldreq	r3, [r3, #4]
 8008208:	1809      	addeq	r1, r1, r0
 800820a:	6021      	streq	r1, [r4, #0]
 800820c:	6063      	str	r3, [r4, #4]
 800820e:	6054      	str	r4, [r2, #4]
 8008210:	e7cb      	b.n	80081aa <_free_r+0x22>
 8008212:	bd38      	pop	{r3, r4, r5, pc}
 8008214:	20001070 	.word	0x20001070

08008218 <sbrk_aligned>:
 8008218:	b570      	push	{r4, r5, r6, lr}
 800821a:	4e0e      	ldr	r6, [pc, #56]	; (8008254 <sbrk_aligned+0x3c>)
 800821c:	460c      	mov	r4, r1
 800821e:	6831      	ldr	r1, [r6, #0]
 8008220:	4605      	mov	r5, r0
 8008222:	b911      	cbnz	r1, 800822a <sbrk_aligned+0x12>
 8008224:	f000 fb46 	bl	80088b4 <_sbrk_r>
 8008228:	6030      	str	r0, [r6, #0]
 800822a:	4621      	mov	r1, r4
 800822c:	4628      	mov	r0, r5
 800822e:	f000 fb41 	bl	80088b4 <_sbrk_r>
 8008232:	1c43      	adds	r3, r0, #1
 8008234:	d00a      	beq.n	800824c <sbrk_aligned+0x34>
 8008236:	1cc4      	adds	r4, r0, #3
 8008238:	f024 0403 	bic.w	r4, r4, #3
 800823c:	42a0      	cmp	r0, r4
 800823e:	d007      	beq.n	8008250 <sbrk_aligned+0x38>
 8008240:	1a21      	subs	r1, r4, r0
 8008242:	4628      	mov	r0, r5
 8008244:	f000 fb36 	bl	80088b4 <_sbrk_r>
 8008248:	3001      	adds	r0, #1
 800824a:	d101      	bne.n	8008250 <sbrk_aligned+0x38>
 800824c:	f04f 34ff 	mov.w	r4, #4294967295
 8008250:	4620      	mov	r0, r4
 8008252:	bd70      	pop	{r4, r5, r6, pc}
 8008254:	20001074 	.word	0x20001074

08008258 <_malloc_r>:
 8008258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800825c:	1ccd      	adds	r5, r1, #3
 800825e:	f025 0503 	bic.w	r5, r5, #3
 8008262:	3508      	adds	r5, #8
 8008264:	2d0c      	cmp	r5, #12
 8008266:	bf38      	it	cc
 8008268:	250c      	movcc	r5, #12
 800826a:	2d00      	cmp	r5, #0
 800826c:	4607      	mov	r7, r0
 800826e:	db01      	blt.n	8008274 <_malloc_r+0x1c>
 8008270:	42a9      	cmp	r1, r5
 8008272:	d905      	bls.n	8008280 <_malloc_r+0x28>
 8008274:	230c      	movs	r3, #12
 8008276:	2600      	movs	r6, #0
 8008278:	603b      	str	r3, [r7, #0]
 800827a:	4630      	mov	r0, r6
 800827c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008280:	4e2e      	ldr	r6, [pc, #184]	; (800833c <_malloc_r+0xe4>)
 8008282:	f000 fe47 	bl	8008f14 <__malloc_lock>
 8008286:	6833      	ldr	r3, [r6, #0]
 8008288:	461c      	mov	r4, r3
 800828a:	bb34      	cbnz	r4, 80082da <_malloc_r+0x82>
 800828c:	4629      	mov	r1, r5
 800828e:	4638      	mov	r0, r7
 8008290:	f7ff ffc2 	bl	8008218 <sbrk_aligned>
 8008294:	1c43      	adds	r3, r0, #1
 8008296:	4604      	mov	r4, r0
 8008298:	d14d      	bne.n	8008336 <_malloc_r+0xde>
 800829a:	6834      	ldr	r4, [r6, #0]
 800829c:	4626      	mov	r6, r4
 800829e:	2e00      	cmp	r6, #0
 80082a0:	d140      	bne.n	8008324 <_malloc_r+0xcc>
 80082a2:	6823      	ldr	r3, [r4, #0]
 80082a4:	4631      	mov	r1, r6
 80082a6:	4638      	mov	r0, r7
 80082a8:	eb04 0803 	add.w	r8, r4, r3
 80082ac:	f000 fb02 	bl	80088b4 <_sbrk_r>
 80082b0:	4580      	cmp	r8, r0
 80082b2:	d13a      	bne.n	800832a <_malloc_r+0xd2>
 80082b4:	6821      	ldr	r1, [r4, #0]
 80082b6:	3503      	adds	r5, #3
 80082b8:	1a6d      	subs	r5, r5, r1
 80082ba:	f025 0503 	bic.w	r5, r5, #3
 80082be:	3508      	adds	r5, #8
 80082c0:	2d0c      	cmp	r5, #12
 80082c2:	bf38      	it	cc
 80082c4:	250c      	movcc	r5, #12
 80082c6:	4638      	mov	r0, r7
 80082c8:	4629      	mov	r1, r5
 80082ca:	f7ff ffa5 	bl	8008218 <sbrk_aligned>
 80082ce:	3001      	adds	r0, #1
 80082d0:	d02b      	beq.n	800832a <_malloc_r+0xd2>
 80082d2:	6823      	ldr	r3, [r4, #0]
 80082d4:	442b      	add	r3, r5
 80082d6:	6023      	str	r3, [r4, #0]
 80082d8:	e00e      	b.n	80082f8 <_malloc_r+0xa0>
 80082da:	6822      	ldr	r2, [r4, #0]
 80082dc:	1b52      	subs	r2, r2, r5
 80082de:	d41e      	bmi.n	800831e <_malloc_r+0xc6>
 80082e0:	2a0b      	cmp	r2, #11
 80082e2:	d916      	bls.n	8008312 <_malloc_r+0xba>
 80082e4:	1961      	adds	r1, r4, r5
 80082e6:	42a3      	cmp	r3, r4
 80082e8:	6025      	str	r5, [r4, #0]
 80082ea:	bf18      	it	ne
 80082ec:	6059      	strne	r1, [r3, #4]
 80082ee:	6863      	ldr	r3, [r4, #4]
 80082f0:	bf08      	it	eq
 80082f2:	6031      	streq	r1, [r6, #0]
 80082f4:	5162      	str	r2, [r4, r5]
 80082f6:	604b      	str	r3, [r1, #4]
 80082f8:	4638      	mov	r0, r7
 80082fa:	f104 060b 	add.w	r6, r4, #11
 80082fe:	f000 fe0f 	bl	8008f20 <__malloc_unlock>
 8008302:	f026 0607 	bic.w	r6, r6, #7
 8008306:	1d23      	adds	r3, r4, #4
 8008308:	1af2      	subs	r2, r6, r3
 800830a:	d0b6      	beq.n	800827a <_malloc_r+0x22>
 800830c:	1b9b      	subs	r3, r3, r6
 800830e:	50a3      	str	r3, [r4, r2]
 8008310:	e7b3      	b.n	800827a <_malloc_r+0x22>
 8008312:	6862      	ldr	r2, [r4, #4]
 8008314:	42a3      	cmp	r3, r4
 8008316:	bf0c      	ite	eq
 8008318:	6032      	streq	r2, [r6, #0]
 800831a:	605a      	strne	r2, [r3, #4]
 800831c:	e7ec      	b.n	80082f8 <_malloc_r+0xa0>
 800831e:	4623      	mov	r3, r4
 8008320:	6864      	ldr	r4, [r4, #4]
 8008322:	e7b2      	b.n	800828a <_malloc_r+0x32>
 8008324:	4634      	mov	r4, r6
 8008326:	6876      	ldr	r6, [r6, #4]
 8008328:	e7b9      	b.n	800829e <_malloc_r+0x46>
 800832a:	230c      	movs	r3, #12
 800832c:	4638      	mov	r0, r7
 800832e:	603b      	str	r3, [r7, #0]
 8008330:	f000 fdf6 	bl	8008f20 <__malloc_unlock>
 8008334:	e7a1      	b.n	800827a <_malloc_r+0x22>
 8008336:	6025      	str	r5, [r4, #0]
 8008338:	e7de      	b.n	80082f8 <_malloc_r+0xa0>
 800833a:	bf00      	nop
 800833c:	20001070 	.word	0x20001070

08008340 <__ssputs_r>:
 8008340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008344:	688e      	ldr	r6, [r1, #8]
 8008346:	4682      	mov	sl, r0
 8008348:	429e      	cmp	r6, r3
 800834a:	460c      	mov	r4, r1
 800834c:	4690      	mov	r8, r2
 800834e:	461f      	mov	r7, r3
 8008350:	d838      	bhi.n	80083c4 <__ssputs_r+0x84>
 8008352:	898a      	ldrh	r2, [r1, #12]
 8008354:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008358:	d032      	beq.n	80083c0 <__ssputs_r+0x80>
 800835a:	6825      	ldr	r5, [r4, #0]
 800835c:	6909      	ldr	r1, [r1, #16]
 800835e:	3301      	adds	r3, #1
 8008360:	eba5 0901 	sub.w	r9, r5, r1
 8008364:	6965      	ldr	r5, [r4, #20]
 8008366:	444b      	add	r3, r9
 8008368:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800836c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008370:	106d      	asrs	r5, r5, #1
 8008372:	429d      	cmp	r5, r3
 8008374:	bf38      	it	cc
 8008376:	461d      	movcc	r5, r3
 8008378:	0553      	lsls	r3, r2, #21
 800837a:	d531      	bpl.n	80083e0 <__ssputs_r+0xa0>
 800837c:	4629      	mov	r1, r5
 800837e:	f7ff ff6b 	bl	8008258 <_malloc_r>
 8008382:	4606      	mov	r6, r0
 8008384:	b950      	cbnz	r0, 800839c <__ssputs_r+0x5c>
 8008386:	230c      	movs	r3, #12
 8008388:	f04f 30ff 	mov.w	r0, #4294967295
 800838c:	f8ca 3000 	str.w	r3, [sl]
 8008390:	89a3      	ldrh	r3, [r4, #12]
 8008392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008396:	81a3      	strh	r3, [r4, #12]
 8008398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800839c:	464a      	mov	r2, r9
 800839e:	6921      	ldr	r1, [r4, #16]
 80083a0:	f7ff fa18 	bl	80077d4 <memcpy>
 80083a4:	89a3      	ldrh	r3, [r4, #12]
 80083a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80083aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083ae:	81a3      	strh	r3, [r4, #12]
 80083b0:	6126      	str	r6, [r4, #16]
 80083b2:	444e      	add	r6, r9
 80083b4:	6026      	str	r6, [r4, #0]
 80083b6:	463e      	mov	r6, r7
 80083b8:	6165      	str	r5, [r4, #20]
 80083ba:	eba5 0509 	sub.w	r5, r5, r9
 80083be:	60a5      	str	r5, [r4, #8]
 80083c0:	42be      	cmp	r6, r7
 80083c2:	d900      	bls.n	80083c6 <__ssputs_r+0x86>
 80083c4:	463e      	mov	r6, r7
 80083c6:	4632      	mov	r2, r6
 80083c8:	4641      	mov	r1, r8
 80083ca:	6820      	ldr	r0, [r4, #0]
 80083cc:	f000 fd88 	bl	8008ee0 <memmove>
 80083d0:	68a3      	ldr	r3, [r4, #8]
 80083d2:	2000      	movs	r0, #0
 80083d4:	1b9b      	subs	r3, r3, r6
 80083d6:	60a3      	str	r3, [r4, #8]
 80083d8:	6823      	ldr	r3, [r4, #0]
 80083da:	4433      	add	r3, r6
 80083dc:	6023      	str	r3, [r4, #0]
 80083de:	e7db      	b.n	8008398 <__ssputs_r+0x58>
 80083e0:	462a      	mov	r2, r5
 80083e2:	f000 fda3 	bl	8008f2c <_realloc_r>
 80083e6:	4606      	mov	r6, r0
 80083e8:	2800      	cmp	r0, #0
 80083ea:	d1e1      	bne.n	80083b0 <__ssputs_r+0x70>
 80083ec:	4650      	mov	r0, sl
 80083ee:	6921      	ldr	r1, [r4, #16]
 80083f0:	f7ff feca 	bl	8008188 <_free_r>
 80083f4:	e7c7      	b.n	8008386 <__ssputs_r+0x46>
	...

080083f8 <_svfiprintf_r>:
 80083f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fc:	4698      	mov	r8, r3
 80083fe:	898b      	ldrh	r3, [r1, #12]
 8008400:	4607      	mov	r7, r0
 8008402:	061b      	lsls	r3, r3, #24
 8008404:	460d      	mov	r5, r1
 8008406:	4614      	mov	r4, r2
 8008408:	b09d      	sub	sp, #116	; 0x74
 800840a:	d50e      	bpl.n	800842a <_svfiprintf_r+0x32>
 800840c:	690b      	ldr	r3, [r1, #16]
 800840e:	b963      	cbnz	r3, 800842a <_svfiprintf_r+0x32>
 8008410:	2140      	movs	r1, #64	; 0x40
 8008412:	f7ff ff21 	bl	8008258 <_malloc_r>
 8008416:	6028      	str	r0, [r5, #0]
 8008418:	6128      	str	r0, [r5, #16]
 800841a:	b920      	cbnz	r0, 8008426 <_svfiprintf_r+0x2e>
 800841c:	230c      	movs	r3, #12
 800841e:	603b      	str	r3, [r7, #0]
 8008420:	f04f 30ff 	mov.w	r0, #4294967295
 8008424:	e0d1      	b.n	80085ca <_svfiprintf_r+0x1d2>
 8008426:	2340      	movs	r3, #64	; 0x40
 8008428:	616b      	str	r3, [r5, #20]
 800842a:	2300      	movs	r3, #0
 800842c:	9309      	str	r3, [sp, #36]	; 0x24
 800842e:	2320      	movs	r3, #32
 8008430:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008434:	2330      	movs	r3, #48	; 0x30
 8008436:	f04f 0901 	mov.w	r9, #1
 800843a:	f8cd 800c 	str.w	r8, [sp, #12]
 800843e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80085e4 <_svfiprintf_r+0x1ec>
 8008442:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008446:	4623      	mov	r3, r4
 8008448:	469a      	mov	sl, r3
 800844a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800844e:	b10a      	cbz	r2, 8008454 <_svfiprintf_r+0x5c>
 8008450:	2a25      	cmp	r2, #37	; 0x25
 8008452:	d1f9      	bne.n	8008448 <_svfiprintf_r+0x50>
 8008454:	ebba 0b04 	subs.w	fp, sl, r4
 8008458:	d00b      	beq.n	8008472 <_svfiprintf_r+0x7a>
 800845a:	465b      	mov	r3, fp
 800845c:	4622      	mov	r2, r4
 800845e:	4629      	mov	r1, r5
 8008460:	4638      	mov	r0, r7
 8008462:	f7ff ff6d 	bl	8008340 <__ssputs_r>
 8008466:	3001      	adds	r0, #1
 8008468:	f000 80aa 	beq.w	80085c0 <_svfiprintf_r+0x1c8>
 800846c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800846e:	445a      	add	r2, fp
 8008470:	9209      	str	r2, [sp, #36]	; 0x24
 8008472:	f89a 3000 	ldrb.w	r3, [sl]
 8008476:	2b00      	cmp	r3, #0
 8008478:	f000 80a2 	beq.w	80085c0 <_svfiprintf_r+0x1c8>
 800847c:	2300      	movs	r3, #0
 800847e:	f04f 32ff 	mov.w	r2, #4294967295
 8008482:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008486:	f10a 0a01 	add.w	sl, sl, #1
 800848a:	9304      	str	r3, [sp, #16]
 800848c:	9307      	str	r3, [sp, #28]
 800848e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008492:	931a      	str	r3, [sp, #104]	; 0x68
 8008494:	4654      	mov	r4, sl
 8008496:	2205      	movs	r2, #5
 8008498:	f814 1b01 	ldrb.w	r1, [r4], #1
 800849c:	4851      	ldr	r0, [pc, #324]	; (80085e4 <_svfiprintf_r+0x1ec>)
 800849e:	f7ff f98b 	bl	80077b8 <memchr>
 80084a2:	9a04      	ldr	r2, [sp, #16]
 80084a4:	b9d8      	cbnz	r0, 80084de <_svfiprintf_r+0xe6>
 80084a6:	06d0      	lsls	r0, r2, #27
 80084a8:	bf44      	itt	mi
 80084aa:	2320      	movmi	r3, #32
 80084ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084b0:	0711      	lsls	r1, r2, #28
 80084b2:	bf44      	itt	mi
 80084b4:	232b      	movmi	r3, #43	; 0x2b
 80084b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084ba:	f89a 3000 	ldrb.w	r3, [sl]
 80084be:	2b2a      	cmp	r3, #42	; 0x2a
 80084c0:	d015      	beq.n	80084ee <_svfiprintf_r+0xf6>
 80084c2:	4654      	mov	r4, sl
 80084c4:	2000      	movs	r0, #0
 80084c6:	f04f 0c0a 	mov.w	ip, #10
 80084ca:	9a07      	ldr	r2, [sp, #28]
 80084cc:	4621      	mov	r1, r4
 80084ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084d2:	3b30      	subs	r3, #48	; 0x30
 80084d4:	2b09      	cmp	r3, #9
 80084d6:	d94e      	bls.n	8008576 <_svfiprintf_r+0x17e>
 80084d8:	b1b0      	cbz	r0, 8008508 <_svfiprintf_r+0x110>
 80084da:	9207      	str	r2, [sp, #28]
 80084dc:	e014      	b.n	8008508 <_svfiprintf_r+0x110>
 80084de:	eba0 0308 	sub.w	r3, r0, r8
 80084e2:	fa09 f303 	lsl.w	r3, r9, r3
 80084e6:	4313      	orrs	r3, r2
 80084e8:	46a2      	mov	sl, r4
 80084ea:	9304      	str	r3, [sp, #16]
 80084ec:	e7d2      	b.n	8008494 <_svfiprintf_r+0x9c>
 80084ee:	9b03      	ldr	r3, [sp, #12]
 80084f0:	1d19      	adds	r1, r3, #4
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	9103      	str	r1, [sp, #12]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	bfbb      	ittet	lt
 80084fa:	425b      	neglt	r3, r3
 80084fc:	f042 0202 	orrlt.w	r2, r2, #2
 8008500:	9307      	strge	r3, [sp, #28]
 8008502:	9307      	strlt	r3, [sp, #28]
 8008504:	bfb8      	it	lt
 8008506:	9204      	strlt	r2, [sp, #16]
 8008508:	7823      	ldrb	r3, [r4, #0]
 800850a:	2b2e      	cmp	r3, #46	; 0x2e
 800850c:	d10c      	bne.n	8008528 <_svfiprintf_r+0x130>
 800850e:	7863      	ldrb	r3, [r4, #1]
 8008510:	2b2a      	cmp	r3, #42	; 0x2a
 8008512:	d135      	bne.n	8008580 <_svfiprintf_r+0x188>
 8008514:	9b03      	ldr	r3, [sp, #12]
 8008516:	3402      	adds	r4, #2
 8008518:	1d1a      	adds	r2, r3, #4
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	9203      	str	r2, [sp, #12]
 800851e:	2b00      	cmp	r3, #0
 8008520:	bfb8      	it	lt
 8008522:	f04f 33ff 	movlt.w	r3, #4294967295
 8008526:	9305      	str	r3, [sp, #20]
 8008528:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80085e8 <_svfiprintf_r+0x1f0>
 800852c:	2203      	movs	r2, #3
 800852e:	4650      	mov	r0, sl
 8008530:	7821      	ldrb	r1, [r4, #0]
 8008532:	f7ff f941 	bl	80077b8 <memchr>
 8008536:	b140      	cbz	r0, 800854a <_svfiprintf_r+0x152>
 8008538:	2340      	movs	r3, #64	; 0x40
 800853a:	eba0 000a 	sub.w	r0, r0, sl
 800853e:	fa03 f000 	lsl.w	r0, r3, r0
 8008542:	9b04      	ldr	r3, [sp, #16]
 8008544:	3401      	adds	r4, #1
 8008546:	4303      	orrs	r3, r0
 8008548:	9304      	str	r3, [sp, #16]
 800854a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800854e:	2206      	movs	r2, #6
 8008550:	4826      	ldr	r0, [pc, #152]	; (80085ec <_svfiprintf_r+0x1f4>)
 8008552:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008556:	f7ff f92f 	bl	80077b8 <memchr>
 800855a:	2800      	cmp	r0, #0
 800855c:	d038      	beq.n	80085d0 <_svfiprintf_r+0x1d8>
 800855e:	4b24      	ldr	r3, [pc, #144]	; (80085f0 <_svfiprintf_r+0x1f8>)
 8008560:	bb1b      	cbnz	r3, 80085aa <_svfiprintf_r+0x1b2>
 8008562:	9b03      	ldr	r3, [sp, #12]
 8008564:	3307      	adds	r3, #7
 8008566:	f023 0307 	bic.w	r3, r3, #7
 800856a:	3308      	adds	r3, #8
 800856c:	9303      	str	r3, [sp, #12]
 800856e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008570:	4433      	add	r3, r6
 8008572:	9309      	str	r3, [sp, #36]	; 0x24
 8008574:	e767      	b.n	8008446 <_svfiprintf_r+0x4e>
 8008576:	460c      	mov	r4, r1
 8008578:	2001      	movs	r0, #1
 800857a:	fb0c 3202 	mla	r2, ip, r2, r3
 800857e:	e7a5      	b.n	80084cc <_svfiprintf_r+0xd4>
 8008580:	2300      	movs	r3, #0
 8008582:	f04f 0c0a 	mov.w	ip, #10
 8008586:	4619      	mov	r1, r3
 8008588:	3401      	adds	r4, #1
 800858a:	9305      	str	r3, [sp, #20]
 800858c:	4620      	mov	r0, r4
 800858e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008592:	3a30      	subs	r2, #48	; 0x30
 8008594:	2a09      	cmp	r2, #9
 8008596:	d903      	bls.n	80085a0 <_svfiprintf_r+0x1a8>
 8008598:	2b00      	cmp	r3, #0
 800859a:	d0c5      	beq.n	8008528 <_svfiprintf_r+0x130>
 800859c:	9105      	str	r1, [sp, #20]
 800859e:	e7c3      	b.n	8008528 <_svfiprintf_r+0x130>
 80085a0:	4604      	mov	r4, r0
 80085a2:	2301      	movs	r3, #1
 80085a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80085a8:	e7f0      	b.n	800858c <_svfiprintf_r+0x194>
 80085aa:	ab03      	add	r3, sp, #12
 80085ac:	9300      	str	r3, [sp, #0]
 80085ae:	462a      	mov	r2, r5
 80085b0:	4638      	mov	r0, r7
 80085b2:	4b10      	ldr	r3, [pc, #64]	; (80085f4 <_svfiprintf_r+0x1fc>)
 80085b4:	a904      	add	r1, sp, #16
 80085b6:	f7fc fbe7 	bl	8004d88 <_printf_float>
 80085ba:	1c42      	adds	r2, r0, #1
 80085bc:	4606      	mov	r6, r0
 80085be:	d1d6      	bne.n	800856e <_svfiprintf_r+0x176>
 80085c0:	89ab      	ldrh	r3, [r5, #12]
 80085c2:	065b      	lsls	r3, r3, #25
 80085c4:	f53f af2c 	bmi.w	8008420 <_svfiprintf_r+0x28>
 80085c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80085ca:	b01d      	add	sp, #116	; 0x74
 80085cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085d0:	ab03      	add	r3, sp, #12
 80085d2:	9300      	str	r3, [sp, #0]
 80085d4:	462a      	mov	r2, r5
 80085d6:	4638      	mov	r0, r7
 80085d8:	4b06      	ldr	r3, [pc, #24]	; (80085f4 <_svfiprintf_r+0x1fc>)
 80085da:	a904      	add	r1, sp, #16
 80085dc:	f7fc fe70 	bl	80052c0 <_printf_i>
 80085e0:	e7eb      	b.n	80085ba <_svfiprintf_r+0x1c2>
 80085e2:	bf00      	nop
 80085e4:	08009884 	.word	0x08009884
 80085e8:	0800988a 	.word	0x0800988a
 80085ec:	0800988e 	.word	0x0800988e
 80085f0:	08004d89 	.word	0x08004d89
 80085f4:	08008341 	.word	0x08008341

080085f8 <__sfputc_r>:
 80085f8:	6893      	ldr	r3, [r2, #8]
 80085fa:	b410      	push	{r4}
 80085fc:	3b01      	subs	r3, #1
 80085fe:	2b00      	cmp	r3, #0
 8008600:	6093      	str	r3, [r2, #8]
 8008602:	da07      	bge.n	8008614 <__sfputc_r+0x1c>
 8008604:	6994      	ldr	r4, [r2, #24]
 8008606:	42a3      	cmp	r3, r4
 8008608:	db01      	blt.n	800860e <__sfputc_r+0x16>
 800860a:	290a      	cmp	r1, #10
 800860c:	d102      	bne.n	8008614 <__sfputc_r+0x1c>
 800860e:	bc10      	pop	{r4}
 8008610:	f000 b974 	b.w	80088fc <__swbuf_r>
 8008614:	6813      	ldr	r3, [r2, #0]
 8008616:	1c58      	adds	r0, r3, #1
 8008618:	6010      	str	r0, [r2, #0]
 800861a:	7019      	strb	r1, [r3, #0]
 800861c:	4608      	mov	r0, r1
 800861e:	bc10      	pop	{r4}
 8008620:	4770      	bx	lr

08008622 <__sfputs_r>:
 8008622:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008624:	4606      	mov	r6, r0
 8008626:	460f      	mov	r7, r1
 8008628:	4614      	mov	r4, r2
 800862a:	18d5      	adds	r5, r2, r3
 800862c:	42ac      	cmp	r4, r5
 800862e:	d101      	bne.n	8008634 <__sfputs_r+0x12>
 8008630:	2000      	movs	r0, #0
 8008632:	e007      	b.n	8008644 <__sfputs_r+0x22>
 8008634:	463a      	mov	r2, r7
 8008636:	4630      	mov	r0, r6
 8008638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800863c:	f7ff ffdc 	bl	80085f8 <__sfputc_r>
 8008640:	1c43      	adds	r3, r0, #1
 8008642:	d1f3      	bne.n	800862c <__sfputs_r+0xa>
 8008644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008648 <_vfiprintf_r>:
 8008648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800864c:	460d      	mov	r5, r1
 800864e:	4614      	mov	r4, r2
 8008650:	4698      	mov	r8, r3
 8008652:	4606      	mov	r6, r0
 8008654:	b09d      	sub	sp, #116	; 0x74
 8008656:	b118      	cbz	r0, 8008660 <_vfiprintf_r+0x18>
 8008658:	6983      	ldr	r3, [r0, #24]
 800865a:	b90b      	cbnz	r3, 8008660 <_vfiprintf_r+0x18>
 800865c:	f000 fb3a 	bl	8008cd4 <__sinit>
 8008660:	4b89      	ldr	r3, [pc, #548]	; (8008888 <_vfiprintf_r+0x240>)
 8008662:	429d      	cmp	r5, r3
 8008664:	d11b      	bne.n	800869e <_vfiprintf_r+0x56>
 8008666:	6875      	ldr	r5, [r6, #4]
 8008668:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800866a:	07d9      	lsls	r1, r3, #31
 800866c:	d405      	bmi.n	800867a <_vfiprintf_r+0x32>
 800866e:	89ab      	ldrh	r3, [r5, #12]
 8008670:	059a      	lsls	r2, r3, #22
 8008672:	d402      	bmi.n	800867a <_vfiprintf_r+0x32>
 8008674:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008676:	f000 fbcb 	bl	8008e10 <__retarget_lock_acquire_recursive>
 800867a:	89ab      	ldrh	r3, [r5, #12]
 800867c:	071b      	lsls	r3, r3, #28
 800867e:	d501      	bpl.n	8008684 <_vfiprintf_r+0x3c>
 8008680:	692b      	ldr	r3, [r5, #16]
 8008682:	b9eb      	cbnz	r3, 80086c0 <_vfiprintf_r+0x78>
 8008684:	4629      	mov	r1, r5
 8008686:	4630      	mov	r0, r6
 8008688:	f000 f998 	bl	80089bc <__swsetup_r>
 800868c:	b1c0      	cbz	r0, 80086c0 <_vfiprintf_r+0x78>
 800868e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008690:	07dc      	lsls	r4, r3, #31
 8008692:	d50e      	bpl.n	80086b2 <_vfiprintf_r+0x6a>
 8008694:	f04f 30ff 	mov.w	r0, #4294967295
 8008698:	b01d      	add	sp, #116	; 0x74
 800869a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800869e:	4b7b      	ldr	r3, [pc, #492]	; (800888c <_vfiprintf_r+0x244>)
 80086a0:	429d      	cmp	r5, r3
 80086a2:	d101      	bne.n	80086a8 <_vfiprintf_r+0x60>
 80086a4:	68b5      	ldr	r5, [r6, #8]
 80086a6:	e7df      	b.n	8008668 <_vfiprintf_r+0x20>
 80086a8:	4b79      	ldr	r3, [pc, #484]	; (8008890 <_vfiprintf_r+0x248>)
 80086aa:	429d      	cmp	r5, r3
 80086ac:	bf08      	it	eq
 80086ae:	68f5      	ldreq	r5, [r6, #12]
 80086b0:	e7da      	b.n	8008668 <_vfiprintf_r+0x20>
 80086b2:	89ab      	ldrh	r3, [r5, #12]
 80086b4:	0598      	lsls	r0, r3, #22
 80086b6:	d4ed      	bmi.n	8008694 <_vfiprintf_r+0x4c>
 80086b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086ba:	f000 fbaa 	bl	8008e12 <__retarget_lock_release_recursive>
 80086be:	e7e9      	b.n	8008694 <_vfiprintf_r+0x4c>
 80086c0:	2300      	movs	r3, #0
 80086c2:	9309      	str	r3, [sp, #36]	; 0x24
 80086c4:	2320      	movs	r3, #32
 80086c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086ca:	2330      	movs	r3, #48	; 0x30
 80086cc:	f04f 0901 	mov.w	r9, #1
 80086d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80086d4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008894 <_vfiprintf_r+0x24c>
 80086d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086dc:	4623      	mov	r3, r4
 80086de:	469a      	mov	sl, r3
 80086e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086e4:	b10a      	cbz	r2, 80086ea <_vfiprintf_r+0xa2>
 80086e6:	2a25      	cmp	r2, #37	; 0x25
 80086e8:	d1f9      	bne.n	80086de <_vfiprintf_r+0x96>
 80086ea:	ebba 0b04 	subs.w	fp, sl, r4
 80086ee:	d00b      	beq.n	8008708 <_vfiprintf_r+0xc0>
 80086f0:	465b      	mov	r3, fp
 80086f2:	4622      	mov	r2, r4
 80086f4:	4629      	mov	r1, r5
 80086f6:	4630      	mov	r0, r6
 80086f8:	f7ff ff93 	bl	8008622 <__sfputs_r>
 80086fc:	3001      	adds	r0, #1
 80086fe:	f000 80aa 	beq.w	8008856 <_vfiprintf_r+0x20e>
 8008702:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008704:	445a      	add	r2, fp
 8008706:	9209      	str	r2, [sp, #36]	; 0x24
 8008708:	f89a 3000 	ldrb.w	r3, [sl]
 800870c:	2b00      	cmp	r3, #0
 800870e:	f000 80a2 	beq.w	8008856 <_vfiprintf_r+0x20e>
 8008712:	2300      	movs	r3, #0
 8008714:	f04f 32ff 	mov.w	r2, #4294967295
 8008718:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800871c:	f10a 0a01 	add.w	sl, sl, #1
 8008720:	9304      	str	r3, [sp, #16]
 8008722:	9307      	str	r3, [sp, #28]
 8008724:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008728:	931a      	str	r3, [sp, #104]	; 0x68
 800872a:	4654      	mov	r4, sl
 800872c:	2205      	movs	r2, #5
 800872e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008732:	4858      	ldr	r0, [pc, #352]	; (8008894 <_vfiprintf_r+0x24c>)
 8008734:	f7ff f840 	bl	80077b8 <memchr>
 8008738:	9a04      	ldr	r2, [sp, #16]
 800873a:	b9d8      	cbnz	r0, 8008774 <_vfiprintf_r+0x12c>
 800873c:	06d1      	lsls	r1, r2, #27
 800873e:	bf44      	itt	mi
 8008740:	2320      	movmi	r3, #32
 8008742:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008746:	0713      	lsls	r3, r2, #28
 8008748:	bf44      	itt	mi
 800874a:	232b      	movmi	r3, #43	; 0x2b
 800874c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008750:	f89a 3000 	ldrb.w	r3, [sl]
 8008754:	2b2a      	cmp	r3, #42	; 0x2a
 8008756:	d015      	beq.n	8008784 <_vfiprintf_r+0x13c>
 8008758:	4654      	mov	r4, sl
 800875a:	2000      	movs	r0, #0
 800875c:	f04f 0c0a 	mov.w	ip, #10
 8008760:	9a07      	ldr	r2, [sp, #28]
 8008762:	4621      	mov	r1, r4
 8008764:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008768:	3b30      	subs	r3, #48	; 0x30
 800876a:	2b09      	cmp	r3, #9
 800876c:	d94e      	bls.n	800880c <_vfiprintf_r+0x1c4>
 800876e:	b1b0      	cbz	r0, 800879e <_vfiprintf_r+0x156>
 8008770:	9207      	str	r2, [sp, #28]
 8008772:	e014      	b.n	800879e <_vfiprintf_r+0x156>
 8008774:	eba0 0308 	sub.w	r3, r0, r8
 8008778:	fa09 f303 	lsl.w	r3, r9, r3
 800877c:	4313      	orrs	r3, r2
 800877e:	46a2      	mov	sl, r4
 8008780:	9304      	str	r3, [sp, #16]
 8008782:	e7d2      	b.n	800872a <_vfiprintf_r+0xe2>
 8008784:	9b03      	ldr	r3, [sp, #12]
 8008786:	1d19      	adds	r1, r3, #4
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	9103      	str	r1, [sp, #12]
 800878c:	2b00      	cmp	r3, #0
 800878e:	bfbb      	ittet	lt
 8008790:	425b      	neglt	r3, r3
 8008792:	f042 0202 	orrlt.w	r2, r2, #2
 8008796:	9307      	strge	r3, [sp, #28]
 8008798:	9307      	strlt	r3, [sp, #28]
 800879a:	bfb8      	it	lt
 800879c:	9204      	strlt	r2, [sp, #16]
 800879e:	7823      	ldrb	r3, [r4, #0]
 80087a0:	2b2e      	cmp	r3, #46	; 0x2e
 80087a2:	d10c      	bne.n	80087be <_vfiprintf_r+0x176>
 80087a4:	7863      	ldrb	r3, [r4, #1]
 80087a6:	2b2a      	cmp	r3, #42	; 0x2a
 80087a8:	d135      	bne.n	8008816 <_vfiprintf_r+0x1ce>
 80087aa:	9b03      	ldr	r3, [sp, #12]
 80087ac:	3402      	adds	r4, #2
 80087ae:	1d1a      	adds	r2, r3, #4
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	9203      	str	r2, [sp, #12]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	bfb8      	it	lt
 80087b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80087bc:	9305      	str	r3, [sp, #20]
 80087be:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008898 <_vfiprintf_r+0x250>
 80087c2:	2203      	movs	r2, #3
 80087c4:	4650      	mov	r0, sl
 80087c6:	7821      	ldrb	r1, [r4, #0]
 80087c8:	f7fe fff6 	bl	80077b8 <memchr>
 80087cc:	b140      	cbz	r0, 80087e0 <_vfiprintf_r+0x198>
 80087ce:	2340      	movs	r3, #64	; 0x40
 80087d0:	eba0 000a 	sub.w	r0, r0, sl
 80087d4:	fa03 f000 	lsl.w	r0, r3, r0
 80087d8:	9b04      	ldr	r3, [sp, #16]
 80087da:	3401      	adds	r4, #1
 80087dc:	4303      	orrs	r3, r0
 80087de:	9304      	str	r3, [sp, #16]
 80087e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087e4:	2206      	movs	r2, #6
 80087e6:	482d      	ldr	r0, [pc, #180]	; (800889c <_vfiprintf_r+0x254>)
 80087e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087ec:	f7fe ffe4 	bl	80077b8 <memchr>
 80087f0:	2800      	cmp	r0, #0
 80087f2:	d03f      	beq.n	8008874 <_vfiprintf_r+0x22c>
 80087f4:	4b2a      	ldr	r3, [pc, #168]	; (80088a0 <_vfiprintf_r+0x258>)
 80087f6:	bb1b      	cbnz	r3, 8008840 <_vfiprintf_r+0x1f8>
 80087f8:	9b03      	ldr	r3, [sp, #12]
 80087fa:	3307      	adds	r3, #7
 80087fc:	f023 0307 	bic.w	r3, r3, #7
 8008800:	3308      	adds	r3, #8
 8008802:	9303      	str	r3, [sp, #12]
 8008804:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008806:	443b      	add	r3, r7
 8008808:	9309      	str	r3, [sp, #36]	; 0x24
 800880a:	e767      	b.n	80086dc <_vfiprintf_r+0x94>
 800880c:	460c      	mov	r4, r1
 800880e:	2001      	movs	r0, #1
 8008810:	fb0c 3202 	mla	r2, ip, r2, r3
 8008814:	e7a5      	b.n	8008762 <_vfiprintf_r+0x11a>
 8008816:	2300      	movs	r3, #0
 8008818:	f04f 0c0a 	mov.w	ip, #10
 800881c:	4619      	mov	r1, r3
 800881e:	3401      	adds	r4, #1
 8008820:	9305      	str	r3, [sp, #20]
 8008822:	4620      	mov	r0, r4
 8008824:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008828:	3a30      	subs	r2, #48	; 0x30
 800882a:	2a09      	cmp	r2, #9
 800882c:	d903      	bls.n	8008836 <_vfiprintf_r+0x1ee>
 800882e:	2b00      	cmp	r3, #0
 8008830:	d0c5      	beq.n	80087be <_vfiprintf_r+0x176>
 8008832:	9105      	str	r1, [sp, #20]
 8008834:	e7c3      	b.n	80087be <_vfiprintf_r+0x176>
 8008836:	4604      	mov	r4, r0
 8008838:	2301      	movs	r3, #1
 800883a:	fb0c 2101 	mla	r1, ip, r1, r2
 800883e:	e7f0      	b.n	8008822 <_vfiprintf_r+0x1da>
 8008840:	ab03      	add	r3, sp, #12
 8008842:	9300      	str	r3, [sp, #0]
 8008844:	462a      	mov	r2, r5
 8008846:	4630      	mov	r0, r6
 8008848:	4b16      	ldr	r3, [pc, #88]	; (80088a4 <_vfiprintf_r+0x25c>)
 800884a:	a904      	add	r1, sp, #16
 800884c:	f7fc fa9c 	bl	8004d88 <_printf_float>
 8008850:	4607      	mov	r7, r0
 8008852:	1c78      	adds	r0, r7, #1
 8008854:	d1d6      	bne.n	8008804 <_vfiprintf_r+0x1bc>
 8008856:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008858:	07d9      	lsls	r1, r3, #31
 800885a:	d405      	bmi.n	8008868 <_vfiprintf_r+0x220>
 800885c:	89ab      	ldrh	r3, [r5, #12]
 800885e:	059a      	lsls	r2, r3, #22
 8008860:	d402      	bmi.n	8008868 <_vfiprintf_r+0x220>
 8008862:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008864:	f000 fad5 	bl	8008e12 <__retarget_lock_release_recursive>
 8008868:	89ab      	ldrh	r3, [r5, #12]
 800886a:	065b      	lsls	r3, r3, #25
 800886c:	f53f af12 	bmi.w	8008694 <_vfiprintf_r+0x4c>
 8008870:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008872:	e711      	b.n	8008698 <_vfiprintf_r+0x50>
 8008874:	ab03      	add	r3, sp, #12
 8008876:	9300      	str	r3, [sp, #0]
 8008878:	462a      	mov	r2, r5
 800887a:	4630      	mov	r0, r6
 800887c:	4b09      	ldr	r3, [pc, #36]	; (80088a4 <_vfiprintf_r+0x25c>)
 800887e:	a904      	add	r1, sp, #16
 8008880:	f7fc fd1e 	bl	80052c0 <_printf_i>
 8008884:	e7e4      	b.n	8008850 <_vfiprintf_r+0x208>
 8008886:	bf00      	nop
 8008888:	080098b8 	.word	0x080098b8
 800888c:	080098d8 	.word	0x080098d8
 8008890:	08009898 	.word	0x08009898
 8008894:	08009884 	.word	0x08009884
 8008898:	0800988a 	.word	0x0800988a
 800889c:	0800988e 	.word	0x0800988e
 80088a0:	08004d89 	.word	0x08004d89
 80088a4:	08008623 	.word	0x08008623

080088a8 <nan>:
 80088a8:	2000      	movs	r0, #0
 80088aa:	4901      	ldr	r1, [pc, #4]	; (80088b0 <nan+0x8>)
 80088ac:	4770      	bx	lr
 80088ae:	bf00      	nop
 80088b0:	7ff80000 	.word	0x7ff80000

080088b4 <_sbrk_r>:
 80088b4:	b538      	push	{r3, r4, r5, lr}
 80088b6:	2300      	movs	r3, #0
 80088b8:	4d05      	ldr	r5, [pc, #20]	; (80088d0 <_sbrk_r+0x1c>)
 80088ba:	4604      	mov	r4, r0
 80088bc:	4608      	mov	r0, r1
 80088be:	602b      	str	r3, [r5, #0]
 80088c0:	f7f9 feb4 	bl	800262c <_sbrk>
 80088c4:	1c43      	adds	r3, r0, #1
 80088c6:	d102      	bne.n	80088ce <_sbrk_r+0x1a>
 80088c8:	682b      	ldr	r3, [r5, #0]
 80088ca:	b103      	cbz	r3, 80088ce <_sbrk_r+0x1a>
 80088cc:	6023      	str	r3, [r4, #0]
 80088ce:	bd38      	pop	{r3, r4, r5, pc}
 80088d0:	2000107c 	.word	0x2000107c

080088d4 <strncmp>:
 80088d4:	4603      	mov	r3, r0
 80088d6:	b510      	push	{r4, lr}
 80088d8:	b172      	cbz	r2, 80088f8 <strncmp+0x24>
 80088da:	3901      	subs	r1, #1
 80088dc:	1884      	adds	r4, r0, r2
 80088de:	f813 0b01 	ldrb.w	r0, [r3], #1
 80088e2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80088e6:	4290      	cmp	r0, r2
 80088e8:	d101      	bne.n	80088ee <strncmp+0x1a>
 80088ea:	42a3      	cmp	r3, r4
 80088ec:	d101      	bne.n	80088f2 <strncmp+0x1e>
 80088ee:	1a80      	subs	r0, r0, r2
 80088f0:	bd10      	pop	{r4, pc}
 80088f2:	2800      	cmp	r0, #0
 80088f4:	d1f3      	bne.n	80088de <strncmp+0xa>
 80088f6:	e7fa      	b.n	80088ee <strncmp+0x1a>
 80088f8:	4610      	mov	r0, r2
 80088fa:	e7f9      	b.n	80088f0 <strncmp+0x1c>

080088fc <__swbuf_r>:
 80088fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088fe:	460e      	mov	r6, r1
 8008900:	4614      	mov	r4, r2
 8008902:	4605      	mov	r5, r0
 8008904:	b118      	cbz	r0, 800890e <__swbuf_r+0x12>
 8008906:	6983      	ldr	r3, [r0, #24]
 8008908:	b90b      	cbnz	r3, 800890e <__swbuf_r+0x12>
 800890a:	f000 f9e3 	bl	8008cd4 <__sinit>
 800890e:	4b21      	ldr	r3, [pc, #132]	; (8008994 <__swbuf_r+0x98>)
 8008910:	429c      	cmp	r4, r3
 8008912:	d12b      	bne.n	800896c <__swbuf_r+0x70>
 8008914:	686c      	ldr	r4, [r5, #4]
 8008916:	69a3      	ldr	r3, [r4, #24]
 8008918:	60a3      	str	r3, [r4, #8]
 800891a:	89a3      	ldrh	r3, [r4, #12]
 800891c:	071a      	lsls	r2, r3, #28
 800891e:	d52f      	bpl.n	8008980 <__swbuf_r+0x84>
 8008920:	6923      	ldr	r3, [r4, #16]
 8008922:	b36b      	cbz	r3, 8008980 <__swbuf_r+0x84>
 8008924:	6923      	ldr	r3, [r4, #16]
 8008926:	6820      	ldr	r0, [r4, #0]
 8008928:	b2f6      	uxtb	r6, r6
 800892a:	1ac0      	subs	r0, r0, r3
 800892c:	6963      	ldr	r3, [r4, #20]
 800892e:	4637      	mov	r7, r6
 8008930:	4283      	cmp	r3, r0
 8008932:	dc04      	bgt.n	800893e <__swbuf_r+0x42>
 8008934:	4621      	mov	r1, r4
 8008936:	4628      	mov	r0, r5
 8008938:	f000 f938 	bl	8008bac <_fflush_r>
 800893c:	bb30      	cbnz	r0, 800898c <__swbuf_r+0x90>
 800893e:	68a3      	ldr	r3, [r4, #8]
 8008940:	3001      	adds	r0, #1
 8008942:	3b01      	subs	r3, #1
 8008944:	60a3      	str	r3, [r4, #8]
 8008946:	6823      	ldr	r3, [r4, #0]
 8008948:	1c5a      	adds	r2, r3, #1
 800894a:	6022      	str	r2, [r4, #0]
 800894c:	701e      	strb	r6, [r3, #0]
 800894e:	6963      	ldr	r3, [r4, #20]
 8008950:	4283      	cmp	r3, r0
 8008952:	d004      	beq.n	800895e <__swbuf_r+0x62>
 8008954:	89a3      	ldrh	r3, [r4, #12]
 8008956:	07db      	lsls	r3, r3, #31
 8008958:	d506      	bpl.n	8008968 <__swbuf_r+0x6c>
 800895a:	2e0a      	cmp	r6, #10
 800895c:	d104      	bne.n	8008968 <__swbuf_r+0x6c>
 800895e:	4621      	mov	r1, r4
 8008960:	4628      	mov	r0, r5
 8008962:	f000 f923 	bl	8008bac <_fflush_r>
 8008966:	b988      	cbnz	r0, 800898c <__swbuf_r+0x90>
 8008968:	4638      	mov	r0, r7
 800896a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800896c:	4b0a      	ldr	r3, [pc, #40]	; (8008998 <__swbuf_r+0x9c>)
 800896e:	429c      	cmp	r4, r3
 8008970:	d101      	bne.n	8008976 <__swbuf_r+0x7a>
 8008972:	68ac      	ldr	r4, [r5, #8]
 8008974:	e7cf      	b.n	8008916 <__swbuf_r+0x1a>
 8008976:	4b09      	ldr	r3, [pc, #36]	; (800899c <__swbuf_r+0xa0>)
 8008978:	429c      	cmp	r4, r3
 800897a:	bf08      	it	eq
 800897c:	68ec      	ldreq	r4, [r5, #12]
 800897e:	e7ca      	b.n	8008916 <__swbuf_r+0x1a>
 8008980:	4621      	mov	r1, r4
 8008982:	4628      	mov	r0, r5
 8008984:	f000 f81a 	bl	80089bc <__swsetup_r>
 8008988:	2800      	cmp	r0, #0
 800898a:	d0cb      	beq.n	8008924 <__swbuf_r+0x28>
 800898c:	f04f 37ff 	mov.w	r7, #4294967295
 8008990:	e7ea      	b.n	8008968 <__swbuf_r+0x6c>
 8008992:	bf00      	nop
 8008994:	080098b8 	.word	0x080098b8
 8008998:	080098d8 	.word	0x080098d8
 800899c:	08009898 	.word	0x08009898

080089a0 <__ascii_wctomb>:
 80089a0:	4603      	mov	r3, r0
 80089a2:	4608      	mov	r0, r1
 80089a4:	b141      	cbz	r1, 80089b8 <__ascii_wctomb+0x18>
 80089a6:	2aff      	cmp	r2, #255	; 0xff
 80089a8:	d904      	bls.n	80089b4 <__ascii_wctomb+0x14>
 80089aa:	228a      	movs	r2, #138	; 0x8a
 80089ac:	f04f 30ff 	mov.w	r0, #4294967295
 80089b0:	601a      	str	r2, [r3, #0]
 80089b2:	4770      	bx	lr
 80089b4:	2001      	movs	r0, #1
 80089b6:	700a      	strb	r2, [r1, #0]
 80089b8:	4770      	bx	lr
	...

080089bc <__swsetup_r>:
 80089bc:	4b32      	ldr	r3, [pc, #200]	; (8008a88 <__swsetup_r+0xcc>)
 80089be:	b570      	push	{r4, r5, r6, lr}
 80089c0:	681d      	ldr	r5, [r3, #0]
 80089c2:	4606      	mov	r6, r0
 80089c4:	460c      	mov	r4, r1
 80089c6:	b125      	cbz	r5, 80089d2 <__swsetup_r+0x16>
 80089c8:	69ab      	ldr	r3, [r5, #24]
 80089ca:	b913      	cbnz	r3, 80089d2 <__swsetup_r+0x16>
 80089cc:	4628      	mov	r0, r5
 80089ce:	f000 f981 	bl	8008cd4 <__sinit>
 80089d2:	4b2e      	ldr	r3, [pc, #184]	; (8008a8c <__swsetup_r+0xd0>)
 80089d4:	429c      	cmp	r4, r3
 80089d6:	d10f      	bne.n	80089f8 <__swsetup_r+0x3c>
 80089d8:	686c      	ldr	r4, [r5, #4]
 80089da:	89a3      	ldrh	r3, [r4, #12]
 80089dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089e0:	0719      	lsls	r1, r3, #28
 80089e2:	d42c      	bmi.n	8008a3e <__swsetup_r+0x82>
 80089e4:	06dd      	lsls	r5, r3, #27
 80089e6:	d411      	bmi.n	8008a0c <__swsetup_r+0x50>
 80089e8:	2309      	movs	r3, #9
 80089ea:	6033      	str	r3, [r6, #0]
 80089ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80089f0:	f04f 30ff 	mov.w	r0, #4294967295
 80089f4:	81a3      	strh	r3, [r4, #12]
 80089f6:	e03e      	b.n	8008a76 <__swsetup_r+0xba>
 80089f8:	4b25      	ldr	r3, [pc, #148]	; (8008a90 <__swsetup_r+0xd4>)
 80089fa:	429c      	cmp	r4, r3
 80089fc:	d101      	bne.n	8008a02 <__swsetup_r+0x46>
 80089fe:	68ac      	ldr	r4, [r5, #8]
 8008a00:	e7eb      	b.n	80089da <__swsetup_r+0x1e>
 8008a02:	4b24      	ldr	r3, [pc, #144]	; (8008a94 <__swsetup_r+0xd8>)
 8008a04:	429c      	cmp	r4, r3
 8008a06:	bf08      	it	eq
 8008a08:	68ec      	ldreq	r4, [r5, #12]
 8008a0a:	e7e6      	b.n	80089da <__swsetup_r+0x1e>
 8008a0c:	0758      	lsls	r0, r3, #29
 8008a0e:	d512      	bpl.n	8008a36 <__swsetup_r+0x7a>
 8008a10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a12:	b141      	cbz	r1, 8008a26 <__swsetup_r+0x6a>
 8008a14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a18:	4299      	cmp	r1, r3
 8008a1a:	d002      	beq.n	8008a22 <__swsetup_r+0x66>
 8008a1c:	4630      	mov	r0, r6
 8008a1e:	f7ff fbb3 	bl	8008188 <_free_r>
 8008a22:	2300      	movs	r3, #0
 8008a24:	6363      	str	r3, [r4, #52]	; 0x34
 8008a26:	89a3      	ldrh	r3, [r4, #12]
 8008a28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a2c:	81a3      	strh	r3, [r4, #12]
 8008a2e:	2300      	movs	r3, #0
 8008a30:	6063      	str	r3, [r4, #4]
 8008a32:	6923      	ldr	r3, [r4, #16]
 8008a34:	6023      	str	r3, [r4, #0]
 8008a36:	89a3      	ldrh	r3, [r4, #12]
 8008a38:	f043 0308 	orr.w	r3, r3, #8
 8008a3c:	81a3      	strh	r3, [r4, #12]
 8008a3e:	6923      	ldr	r3, [r4, #16]
 8008a40:	b94b      	cbnz	r3, 8008a56 <__swsetup_r+0x9a>
 8008a42:	89a3      	ldrh	r3, [r4, #12]
 8008a44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a4c:	d003      	beq.n	8008a56 <__swsetup_r+0x9a>
 8008a4e:	4621      	mov	r1, r4
 8008a50:	4630      	mov	r0, r6
 8008a52:	f000 fa05 	bl	8008e60 <__smakebuf_r>
 8008a56:	89a0      	ldrh	r0, [r4, #12]
 8008a58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a5c:	f010 0301 	ands.w	r3, r0, #1
 8008a60:	d00a      	beq.n	8008a78 <__swsetup_r+0xbc>
 8008a62:	2300      	movs	r3, #0
 8008a64:	60a3      	str	r3, [r4, #8]
 8008a66:	6963      	ldr	r3, [r4, #20]
 8008a68:	425b      	negs	r3, r3
 8008a6a:	61a3      	str	r3, [r4, #24]
 8008a6c:	6923      	ldr	r3, [r4, #16]
 8008a6e:	b943      	cbnz	r3, 8008a82 <__swsetup_r+0xc6>
 8008a70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008a74:	d1ba      	bne.n	80089ec <__swsetup_r+0x30>
 8008a76:	bd70      	pop	{r4, r5, r6, pc}
 8008a78:	0781      	lsls	r1, r0, #30
 8008a7a:	bf58      	it	pl
 8008a7c:	6963      	ldrpl	r3, [r4, #20]
 8008a7e:	60a3      	str	r3, [r4, #8]
 8008a80:	e7f4      	b.n	8008a6c <__swsetup_r+0xb0>
 8008a82:	2000      	movs	r0, #0
 8008a84:	e7f7      	b.n	8008a76 <__swsetup_r+0xba>
 8008a86:	bf00      	nop
 8008a88:	200000a4 	.word	0x200000a4
 8008a8c:	080098b8 	.word	0x080098b8
 8008a90:	080098d8 	.word	0x080098d8
 8008a94:	08009898 	.word	0x08009898

08008a98 <abort>:
 8008a98:	2006      	movs	r0, #6
 8008a9a:	b508      	push	{r3, lr}
 8008a9c:	f000 fa9e 	bl	8008fdc <raise>
 8008aa0:	2001      	movs	r0, #1
 8008aa2:	f7f9 fd50 	bl	8002546 <_exit>
	...

08008aa8 <__sflush_r>:
 8008aa8:	898a      	ldrh	r2, [r1, #12]
 8008aaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aac:	4605      	mov	r5, r0
 8008aae:	0710      	lsls	r0, r2, #28
 8008ab0:	460c      	mov	r4, r1
 8008ab2:	d457      	bmi.n	8008b64 <__sflush_r+0xbc>
 8008ab4:	684b      	ldr	r3, [r1, #4]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	dc04      	bgt.n	8008ac4 <__sflush_r+0x1c>
 8008aba:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	dc01      	bgt.n	8008ac4 <__sflush_r+0x1c>
 8008ac0:	2000      	movs	r0, #0
 8008ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ac4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ac6:	2e00      	cmp	r6, #0
 8008ac8:	d0fa      	beq.n	8008ac0 <__sflush_r+0x18>
 8008aca:	2300      	movs	r3, #0
 8008acc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ad0:	682f      	ldr	r7, [r5, #0]
 8008ad2:	602b      	str	r3, [r5, #0]
 8008ad4:	d032      	beq.n	8008b3c <__sflush_r+0x94>
 8008ad6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008ad8:	89a3      	ldrh	r3, [r4, #12]
 8008ada:	075a      	lsls	r2, r3, #29
 8008adc:	d505      	bpl.n	8008aea <__sflush_r+0x42>
 8008ade:	6863      	ldr	r3, [r4, #4]
 8008ae0:	1ac0      	subs	r0, r0, r3
 8008ae2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ae4:	b10b      	cbz	r3, 8008aea <__sflush_r+0x42>
 8008ae6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ae8:	1ac0      	subs	r0, r0, r3
 8008aea:	2300      	movs	r3, #0
 8008aec:	4602      	mov	r2, r0
 8008aee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008af0:	4628      	mov	r0, r5
 8008af2:	6a21      	ldr	r1, [r4, #32]
 8008af4:	47b0      	blx	r6
 8008af6:	1c43      	adds	r3, r0, #1
 8008af8:	89a3      	ldrh	r3, [r4, #12]
 8008afa:	d106      	bne.n	8008b0a <__sflush_r+0x62>
 8008afc:	6829      	ldr	r1, [r5, #0]
 8008afe:	291d      	cmp	r1, #29
 8008b00:	d82c      	bhi.n	8008b5c <__sflush_r+0xb4>
 8008b02:	4a29      	ldr	r2, [pc, #164]	; (8008ba8 <__sflush_r+0x100>)
 8008b04:	40ca      	lsrs	r2, r1
 8008b06:	07d6      	lsls	r6, r2, #31
 8008b08:	d528      	bpl.n	8008b5c <__sflush_r+0xb4>
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	6062      	str	r2, [r4, #4]
 8008b0e:	6922      	ldr	r2, [r4, #16]
 8008b10:	04d9      	lsls	r1, r3, #19
 8008b12:	6022      	str	r2, [r4, #0]
 8008b14:	d504      	bpl.n	8008b20 <__sflush_r+0x78>
 8008b16:	1c42      	adds	r2, r0, #1
 8008b18:	d101      	bne.n	8008b1e <__sflush_r+0x76>
 8008b1a:	682b      	ldr	r3, [r5, #0]
 8008b1c:	b903      	cbnz	r3, 8008b20 <__sflush_r+0x78>
 8008b1e:	6560      	str	r0, [r4, #84]	; 0x54
 8008b20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b22:	602f      	str	r7, [r5, #0]
 8008b24:	2900      	cmp	r1, #0
 8008b26:	d0cb      	beq.n	8008ac0 <__sflush_r+0x18>
 8008b28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b2c:	4299      	cmp	r1, r3
 8008b2e:	d002      	beq.n	8008b36 <__sflush_r+0x8e>
 8008b30:	4628      	mov	r0, r5
 8008b32:	f7ff fb29 	bl	8008188 <_free_r>
 8008b36:	2000      	movs	r0, #0
 8008b38:	6360      	str	r0, [r4, #52]	; 0x34
 8008b3a:	e7c2      	b.n	8008ac2 <__sflush_r+0x1a>
 8008b3c:	6a21      	ldr	r1, [r4, #32]
 8008b3e:	2301      	movs	r3, #1
 8008b40:	4628      	mov	r0, r5
 8008b42:	47b0      	blx	r6
 8008b44:	1c41      	adds	r1, r0, #1
 8008b46:	d1c7      	bne.n	8008ad8 <__sflush_r+0x30>
 8008b48:	682b      	ldr	r3, [r5, #0]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d0c4      	beq.n	8008ad8 <__sflush_r+0x30>
 8008b4e:	2b1d      	cmp	r3, #29
 8008b50:	d001      	beq.n	8008b56 <__sflush_r+0xae>
 8008b52:	2b16      	cmp	r3, #22
 8008b54:	d101      	bne.n	8008b5a <__sflush_r+0xb2>
 8008b56:	602f      	str	r7, [r5, #0]
 8008b58:	e7b2      	b.n	8008ac0 <__sflush_r+0x18>
 8008b5a:	89a3      	ldrh	r3, [r4, #12]
 8008b5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b60:	81a3      	strh	r3, [r4, #12]
 8008b62:	e7ae      	b.n	8008ac2 <__sflush_r+0x1a>
 8008b64:	690f      	ldr	r7, [r1, #16]
 8008b66:	2f00      	cmp	r7, #0
 8008b68:	d0aa      	beq.n	8008ac0 <__sflush_r+0x18>
 8008b6a:	0793      	lsls	r3, r2, #30
 8008b6c:	bf18      	it	ne
 8008b6e:	2300      	movne	r3, #0
 8008b70:	680e      	ldr	r6, [r1, #0]
 8008b72:	bf08      	it	eq
 8008b74:	694b      	ldreq	r3, [r1, #20]
 8008b76:	1bf6      	subs	r6, r6, r7
 8008b78:	600f      	str	r7, [r1, #0]
 8008b7a:	608b      	str	r3, [r1, #8]
 8008b7c:	2e00      	cmp	r6, #0
 8008b7e:	dd9f      	ble.n	8008ac0 <__sflush_r+0x18>
 8008b80:	4633      	mov	r3, r6
 8008b82:	463a      	mov	r2, r7
 8008b84:	4628      	mov	r0, r5
 8008b86:	6a21      	ldr	r1, [r4, #32]
 8008b88:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008b8c:	47e0      	blx	ip
 8008b8e:	2800      	cmp	r0, #0
 8008b90:	dc06      	bgt.n	8008ba0 <__sflush_r+0xf8>
 8008b92:	89a3      	ldrh	r3, [r4, #12]
 8008b94:	f04f 30ff 	mov.w	r0, #4294967295
 8008b98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b9c:	81a3      	strh	r3, [r4, #12]
 8008b9e:	e790      	b.n	8008ac2 <__sflush_r+0x1a>
 8008ba0:	4407      	add	r7, r0
 8008ba2:	1a36      	subs	r6, r6, r0
 8008ba4:	e7ea      	b.n	8008b7c <__sflush_r+0xd4>
 8008ba6:	bf00      	nop
 8008ba8:	20400001 	.word	0x20400001

08008bac <_fflush_r>:
 8008bac:	b538      	push	{r3, r4, r5, lr}
 8008bae:	690b      	ldr	r3, [r1, #16]
 8008bb0:	4605      	mov	r5, r0
 8008bb2:	460c      	mov	r4, r1
 8008bb4:	b913      	cbnz	r3, 8008bbc <_fflush_r+0x10>
 8008bb6:	2500      	movs	r5, #0
 8008bb8:	4628      	mov	r0, r5
 8008bba:	bd38      	pop	{r3, r4, r5, pc}
 8008bbc:	b118      	cbz	r0, 8008bc6 <_fflush_r+0x1a>
 8008bbe:	6983      	ldr	r3, [r0, #24]
 8008bc0:	b90b      	cbnz	r3, 8008bc6 <_fflush_r+0x1a>
 8008bc2:	f000 f887 	bl	8008cd4 <__sinit>
 8008bc6:	4b14      	ldr	r3, [pc, #80]	; (8008c18 <_fflush_r+0x6c>)
 8008bc8:	429c      	cmp	r4, r3
 8008bca:	d11b      	bne.n	8008c04 <_fflush_r+0x58>
 8008bcc:	686c      	ldr	r4, [r5, #4]
 8008bce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d0ef      	beq.n	8008bb6 <_fflush_r+0xa>
 8008bd6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008bd8:	07d0      	lsls	r0, r2, #31
 8008bda:	d404      	bmi.n	8008be6 <_fflush_r+0x3a>
 8008bdc:	0599      	lsls	r1, r3, #22
 8008bde:	d402      	bmi.n	8008be6 <_fflush_r+0x3a>
 8008be0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008be2:	f000 f915 	bl	8008e10 <__retarget_lock_acquire_recursive>
 8008be6:	4628      	mov	r0, r5
 8008be8:	4621      	mov	r1, r4
 8008bea:	f7ff ff5d 	bl	8008aa8 <__sflush_r>
 8008bee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008bf0:	4605      	mov	r5, r0
 8008bf2:	07da      	lsls	r2, r3, #31
 8008bf4:	d4e0      	bmi.n	8008bb8 <_fflush_r+0xc>
 8008bf6:	89a3      	ldrh	r3, [r4, #12]
 8008bf8:	059b      	lsls	r3, r3, #22
 8008bfa:	d4dd      	bmi.n	8008bb8 <_fflush_r+0xc>
 8008bfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bfe:	f000 f908 	bl	8008e12 <__retarget_lock_release_recursive>
 8008c02:	e7d9      	b.n	8008bb8 <_fflush_r+0xc>
 8008c04:	4b05      	ldr	r3, [pc, #20]	; (8008c1c <_fflush_r+0x70>)
 8008c06:	429c      	cmp	r4, r3
 8008c08:	d101      	bne.n	8008c0e <_fflush_r+0x62>
 8008c0a:	68ac      	ldr	r4, [r5, #8]
 8008c0c:	e7df      	b.n	8008bce <_fflush_r+0x22>
 8008c0e:	4b04      	ldr	r3, [pc, #16]	; (8008c20 <_fflush_r+0x74>)
 8008c10:	429c      	cmp	r4, r3
 8008c12:	bf08      	it	eq
 8008c14:	68ec      	ldreq	r4, [r5, #12]
 8008c16:	e7da      	b.n	8008bce <_fflush_r+0x22>
 8008c18:	080098b8 	.word	0x080098b8
 8008c1c:	080098d8 	.word	0x080098d8
 8008c20:	08009898 	.word	0x08009898

08008c24 <std>:
 8008c24:	2300      	movs	r3, #0
 8008c26:	b510      	push	{r4, lr}
 8008c28:	4604      	mov	r4, r0
 8008c2a:	e9c0 3300 	strd	r3, r3, [r0]
 8008c2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c32:	6083      	str	r3, [r0, #8]
 8008c34:	8181      	strh	r1, [r0, #12]
 8008c36:	6643      	str	r3, [r0, #100]	; 0x64
 8008c38:	81c2      	strh	r2, [r0, #14]
 8008c3a:	6183      	str	r3, [r0, #24]
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	2208      	movs	r2, #8
 8008c40:	305c      	adds	r0, #92	; 0x5c
 8008c42:	f7fb fffb 	bl	8004c3c <memset>
 8008c46:	4b05      	ldr	r3, [pc, #20]	; (8008c5c <std+0x38>)
 8008c48:	6224      	str	r4, [r4, #32]
 8008c4a:	6263      	str	r3, [r4, #36]	; 0x24
 8008c4c:	4b04      	ldr	r3, [pc, #16]	; (8008c60 <std+0x3c>)
 8008c4e:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c50:	4b04      	ldr	r3, [pc, #16]	; (8008c64 <std+0x40>)
 8008c52:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c54:	4b04      	ldr	r3, [pc, #16]	; (8008c68 <std+0x44>)
 8008c56:	6323      	str	r3, [r4, #48]	; 0x30
 8008c58:	bd10      	pop	{r4, pc}
 8008c5a:	bf00      	nop
 8008c5c:	08009015 	.word	0x08009015
 8008c60:	08009037 	.word	0x08009037
 8008c64:	0800906f 	.word	0x0800906f
 8008c68:	08009093 	.word	0x08009093

08008c6c <_cleanup_r>:
 8008c6c:	4901      	ldr	r1, [pc, #4]	; (8008c74 <_cleanup_r+0x8>)
 8008c6e:	f000 b8af 	b.w	8008dd0 <_fwalk_reent>
 8008c72:	bf00      	nop
 8008c74:	08008bad 	.word	0x08008bad

08008c78 <__sfmoreglue>:
 8008c78:	2268      	movs	r2, #104	; 0x68
 8008c7a:	b570      	push	{r4, r5, r6, lr}
 8008c7c:	1e4d      	subs	r5, r1, #1
 8008c7e:	4355      	muls	r5, r2
 8008c80:	460e      	mov	r6, r1
 8008c82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008c86:	f7ff fae7 	bl	8008258 <_malloc_r>
 8008c8a:	4604      	mov	r4, r0
 8008c8c:	b140      	cbz	r0, 8008ca0 <__sfmoreglue+0x28>
 8008c8e:	2100      	movs	r1, #0
 8008c90:	e9c0 1600 	strd	r1, r6, [r0]
 8008c94:	300c      	adds	r0, #12
 8008c96:	60a0      	str	r0, [r4, #8]
 8008c98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008c9c:	f7fb ffce 	bl	8004c3c <memset>
 8008ca0:	4620      	mov	r0, r4
 8008ca2:	bd70      	pop	{r4, r5, r6, pc}

08008ca4 <__sfp_lock_acquire>:
 8008ca4:	4801      	ldr	r0, [pc, #4]	; (8008cac <__sfp_lock_acquire+0x8>)
 8008ca6:	f000 b8b3 	b.w	8008e10 <__retarget_lock_acquire_recursive>
 8008caa:	bf00      	nop
 8008cac:	20001079 	.word	0x20001079

08008cb0 <__sfp_lock_release>:
 8008cb0:	4801      	ldr	r0, [pc, #4]	; (8008cb8 <__sfp_lock_release+0x8>)
 8008cb2:	f000 b8ae 	b.w	8008e12 <__retarget_lock_release_recursive>
 8008cb6:	bf00      	nop
 8008cb8:	20001079 	.word	0x20001079

08008cbc <__sinit_lock_acquire>:
 8008cbc:	4801      	ldr	r0, [pc, #4]	; (8008cc4 <__sinit_lock_acquire+0x8>)
 8008cbe:	f000 b8a7 	b.w	8008e10 <__retarget_lock_acquire_recursive>
 8008cc2:	bf00      	nop
 8008cc4:	2000107a 	.word	0x2000107a

08008cc8 <__sinit_lock_release>:
 8008cc8:	4801      	ldr	r0, [pc, #4]	; (8008cd0 <__sinit_lock_release+0x8>)
 8008cca:	f000 b8a2 	b.w	8008e12 <__retarget_lock_release_recursive>
 8008cce:	bf00      	nop
 8008cd0:	2000107a 	.word	0x2000107a

08008cd4 <__sinit>:
 8008cd4:	b510      	push	{r4, lr}
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	f7ff fff0 	bl	8008cbc <__sinit_lock_acquire>
 8008cdc:	69a3      	ldr	r3, [r4, #24]
 8008cde:	b11b      	cbz	r3, 8008ce8 <__sinit+0x14>
 8008ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ce4:	f7ff bff0 	b.w	8008cc8 <__sinit_lock_release>
 8008ce8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008cec:	6523      	str	r3, [r4, #80]	; 0x50
 8008cee:	4b13      	ldr	r3, [pc, #76]	; (8008d3c <__sinit+0x68>)
 8008cf0:	4a13      	ldr	r2, [pc, #76]	; (8008d40 <__sinit+0x6c>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	62a2      	str	r2, [r4, #40]	; 0x28
 8008cf6:	42a3      	cmp	r3, r4
 8008cf8:	bf08      	it	eq
 8008cfa:	2301      	moveq	r3, #1
 8008cfc:	4620      	mov	r0, r4
 8008cfe:	bf08      	it	eq
 8008d00:	61a3      	streq	r3, [r4, #24]
 8008d02:	f000 f81f 	bl	8008d44 <__sfp>
 8008d06:	6060      	str	r0, [r4, #4]
 8008d08:	4620      	mov	r0, r4
 8008d0a:	f000 f81b 	bl	8008d44 <__sfp>
 8008d0e:	60a0      	str	r0, [r4, #8]
 8008d10:	4620      	mov	r0, r4
 8008d12:	f000 f817 	bl	8008d44 <__sfp>
 8008d16:	2200      	movs	r2, #0
 8008d18:	2104      	movs	r1, #4
 8008d1a:	60e0      	str	r0, [r4, #12]
 8008d1c:	6860      	ldr	r0, [r4, #4]
 8008d1e:	f7ff ff81 	bl	8008c24 <std>
 8008d22:	2201      	movs	r2, #1
 8008d24:	2109      	movs	r1, #9
 8008d26:	68a0      	ldr	r0, [r4, #8]
 8008d28:	f7ff ff7c 	bl	8008c24 <std>
 8008d2c:	2202      	movs	r2, #2
 8008d2e:	2112      	movs	r1, #18
 8008d30:	68e0      	ldr	r0, [r4, #12]
 8008d32:	f7ff ff77 	bl	8008c24 <std>
 8008d36:	2301      	movs	r3, #1
 8008d38:	61a3      	str	r3, [r4, #24]
 8008d3a:	e7d1      	b.n	8008ce0 <__sinit+0xc>
 8008d3c:	08009400 	.word	0x08009400
 8008d40:	08008c6d 	.word	0x08008c6d

08008d44 <__sfp>:
 8008d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d46:	4607      	mov	r7, r0
 8008d48:	f7ff ffac 	bl	8008ca4 <__sfp_lock_acquire>
 8008d4c:	4b1e      	ldr	r3, [pc, #120]	; (8008dc8 <__sfp+0x84>)
 8008d4e:	681e      	ldr	r6, [r3, #0]
 8008d50:	69b3      	ldr	r3, [r6, #24]
 8008d52:	b913      	cbnz	r3, 8008d5a <__sfp+0x16>
 8008d54:	4630      	mov	r0, r6
 8008d56:	f7ff ffbd 	bl	8008cd4 <__sinit>
 8008d5a:	3648      	adds	r6, #72	; 0x48
 8008d5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008d60:	3b01      	subs	r3, #1
 8008d62:	d503      	bpl.n	8008d6c <__sfp+0x28>
 8008d64:	6833      	ldr	r3, [r6, #0]
 8008d66:	b30b      	cbz	r3, 8008dac <__sfp+0x68>
 8008d68:	6836      	ldr	r6, [r6, #0]
 8008d6a:	e7f7      	b.n	8008d5c <__sfp+0x18>
 8008d6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008d70:	b9d5      	cbnz	r5, 8008da8 <__sfp+0x64>
 8008d72:	4b16      	ldr	r3, [pc, #88]	; (8008dcc <__sfp+0x88>)
 8008d74:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008d78:	60e3      	str	r3, [r4, #12]
 8008d7a:	6665      	str	r5, [r4, #100]	; 0x64
 8008d7c:	f000 f847 	bl	8008e0e <__retarget_lock_init_recursive>
 8008d80:	f7ff ff96 	bl	8008cb0 <__sfp_lock_release>
 8008d84:	2208      	movs	r2, #8
 8008d86:	4629      	mov	r1, r5
 8008d88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008d8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008d90:	6025      	str	r5, [r4, #0]
 8008d92:	61a5      	str	r5, [r4, #24]
 8008d94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008d98:	f7fb ff50 	bl	8004c3c <memset>
 8008d9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008da0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008da4:	4620      	mov	r0, r4
 8008da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008da8:	3468      	adds	r4, #104	; 0x68
 8008daa:	e7d9      	b.n	8008d60 <__sfp+0x1c>
 8008dac:	2104      	movs	r1, #4
 8008dae:	4638      	mov	r0, r7
 8008db0:	f7ff ff62 	bl	8008c78 <__sfmoreglue>
 8008db4:	4604      	mov	r4, r0
 8008db6:	6030      	str	r0, [r6, #0]
 8008db8:	2800      	cmp	r0, #0
 8008dba:	d1d5      	bne.n	8008d68 <__sfp+0x24>
 8008dbc:	f7ff ff78 	bl	8008cb0 <__sfp_lock_release>
 8008dc0:	230c      	movs	r3, #12
 8008dc2:	603b      	str	r3, [r7, #0]
 8008dc4:	e7ee      	b.n	8008da4 <__sfp+0x60>
 8008dc6:	bf00      	nop
 8008dc8:	08009400 	.word	0x08009400
 8008dcc:	ffff0001 	.word	0xffff0001

08008dd0 <_fwalk_reent>:
 8008dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dd4:	4606      	mov	r6, r0
 8008dd6:	4688      	mov	r8, r1
 8008dd8:	2700      	movs	r7, #0
 8008dda:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008dde:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008de2:	f1b9 0901 	subs.w	r9, r9, #1
 8008de6:	d505      	bpl.n	8008df4 <_fwalk_reent+0x24>
 8008de8:	6824      	ldr	r4, [r4, #0]
 8008dea:	2c00      	cmp	r4, #0
 8008dec:	d1f7      	bne.n	8008dde <_fwalk_reent+0xe>
 8008dee:	4638      	mov	r0, r7
 8008df0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008df4:	89ab      	ldrh	r3, [r5, #12]
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d907      	bls.n	8008e0a <_fwalk_reent+0x3a>
 8008dfa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008dfe:	3301      	adds	r3, #1
 8008e00:	d003      	beq.n	8008e0a <_fwalk_reent+0x3a>
 8008e02:	4629      	mov	r1, r5
 8008e04:	4630      	mov	r0, r6
 8008e06:	47c0      	blx	r8
 8008e08:	4307      	orrs	r7, r0
 8008e0a:	3568      	adds	r5, #104	; 0x68
 8008e0c:	e7e9      	b.n	8008de2 <_fwalk_reent+0x12>

08008e0e <__retarget_lock_init_recursive>:
 8008e0e:	4770      	bx	lr

08008e10 <__retarget_lock_acquire_recursive>:
 8008e10:	4770      	bx	lr

08008e12 <__retarget_lock_release_recursive>:
 8008e12:	4770      	bx	lr

08008e14 <__swhatbuf_r>:
 8008e14:	b570      	push	{r4, r5, r6, lr}
 8008e16:	460e      	mov	r6, r1
 8008e18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e1c:	4614      	mov	r4, r2
 8008e1e:	2900      	cmp	r1, #0
 8008e20:	461d      	mov	r5, r3
 8008e22:	b096      	sub	sp, #88	; 0x58
 8008e24:	da08      	bge.n	8008e38 <__swhatbuf_r+0x24>
 8008e26:	2200      	movs	r2, #0
 8008e28:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008e2c:	602a      	str	r2, [r5, #0]
 8008e2e:	061a      	lsls	r2, r3, #24
 8008e30:	d410      	bmi.n	8008e54 <__swhatbuf_r+0x40>
 8008e32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e36:	e00e      	b.n	8008e56 <__swhatbuf_r+0x42>
 8008e38:	466a      	mov	r2, sp
 8008e3a:	f000 f951 	bl	80090e0 <_fstat_r>
 8008e3e:	2800      	cmp	r0, #0
 8008e40:	dbf1      	blt.n	8008e26 <__swhatbuf_r+0x12>
 8008e42:	9a01      	ldr	r2, [sp, #4]
 8008e44:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008e48:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008e4c:	425a      	negs	r2, r3
 8008e4e:	415a      	adcs	r2, r3
 8008e50:	602a      	str	r2, [r5, #0]
 8008e52:	e7ee      	b.n	8008e32 <__swhatbuf_r+0x1e>
 8008e54:	2340      	movs	r3, #64	; 0x40
 8008e56:	2000      	movs	r0, #0
 8008e58:	6023      	str	r3, [r4, #0]
 8008e5a:	b016      	add	sp, #88	; 0x58
 8008e5c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008e60 <__smakebuf_r>:
 8008e60:	898b      	ldrh	r3, [r1, #12]
 8008e62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008e64:	079d      	lsls	r5, r3, #30
 8008e66:	4606      	mov	r6, r0
 8008e68:	460c      	mov	r4, r1
 8008e6a:	d507      	bpl.n	8008e7c <__smakebuf_r+0x1c>
 8008e6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008e70:	6023      	str	r3, [r4, #0]
 8008e72:	6123      	str	r3, [r4, #16]
 8008e74:	2301      	movs	r3, #1
 8008e76:	6163      	str	r3, [r4, #20]
 8008e78:	b002      	add	sp, #8
 8008e7a:	bd70      	pop	{r4, r5, r6, pc}
 8008e7c:	466a      	mov	r2, sp
 8008e7e:	ab01      	add	r3, sp, #4
 8008e80:	f7ff ffc8 	bl	8008e14 <__swhatbuf_r>
 8008e84:	9900      	ldr	r1, [sp, #0]
 8008e86:	4605      	mov	r5, r0
 8008e88:	4630      	mov	r0, r6
 8008e8a:	f7ff f9e5 	bl	8008258 <_malloc_r>
 8008e8e:	b948      	cbnz	r0, 8008ea4 <__smakebuf_r+0x44>
 8008e90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e94:	059a      	lsls	r2, r3, #22
 8008e96:	d4ef      	bmi.n	8008e78 <__smakebuf_r+0x18>
 8008e98:	f023 0303 	bic.w	r3, r3, #3
 8008e9c:	f043 0302 	orr.w	r3, r3, #2
 8008ea0:	81a3      	strh	r3, [r4, #12]
 8008ea2:	e7e3      	b.n	8008e6c <__smakebuf_r+0xc>
 8008ea4:	4b0d      	ldr	r3, [pc, #52]	; (8008edc <__smakebuf_r+0x7c>)
 8008ea6:	62b3      	str	r3, [r6, #40]	; 0x28
 8008ea8:	89a3      	ldrh	r3, [r4, #12]
 8008eaa:	6020      	str	r0, [r4, #0]
 8008eac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008eb0:	81a3      	strh	r3, [r4, #12]
 8008eb2:	9b00      	ldr	r3, [sp, #0]
 8008eb4:	6120      	str	r0, [r4, #16]
 8008eb6:	6163      	str	r3, [r4, #20]
 8008eb8:	9b01      	ldr	r3, [sp, #4]
 8008eba:	b15b      	cbz	r3, 8008ed4 <__smakebuf_r+0x74>
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ec2:	f000 f91f 	bl	8009104 <_isatty_r>
 8008ec6:	b128      	cbz	r0, 8008ed4 <__smakebuf_r+0x74>
 8008ec8:	89a3      	ldrh	r3, [r4, #12]
 8008eca:	f023 0303 	bic.w	r3, r3, #3
 8008ece:	f043 0301 	orr.w	r3, r3, #1
 8008ed2:	81a3      	strh	r3, [r4, #12]
 8008ed4:	89a0      	ldrh	r0, [r4, #12]
 8008ed6:	4305      	orrs	r5, r0
 8008ed8:	81a5      	strh	r5, [r4, #12]
 8008eda:	e7cd      	b.n	8008e78 <__smakebuf_r+0x18>
 8008edc:	08008c6d 	.word	0x08008c6d

08008ee0 <memmove>:
 8008ee0:	4288      	cmp	r0, r1
 8008ee2:	b510      	push	{r4, lr}
 8008ee4:	eb01 0402 	add.w	r4, r1, r2
 8008ee8:	d902      	bls.n	8008ef0 <memmove+0x10>
 8008eea:	4284      	cmp	r4, r0
 8008eec:	4623      	mov	r3, r4
 8008eee:	d807      	bhi.n	8008f00 <memmove+0x20>
 8008ef0:	1e43      	subs	r3, r0, #1
 8008ef2:	42a1      	cmp	r1, r4
 8008ef4:	d008      	beq.n	8008f08 <memmove+0x28>
 8008ef6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008efa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008efe:	e7f8      	b.n	8008ef2 <memmove+0x12>
 8008f00:	4601      	mov	r1, r0
 8008f02:	4402      	add	r2, r0
 8008f04:	428a      	cmp	r2, r1
 8008f06:	d100      	bne.n	8008f0a <memmove+0x2a>
 8008f08:	bd10      	pop	{r4, pc}
 8008f0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f12:	e7f7      	b.n	8008f04 <memmove+0x24>

08008f14 <__malloc_lock>:
 8008f14:	4801      	ldr	r0, [pc, #4]	; (8008f1c <__malloc_lock+0x8>)
 8008f16:	f7ff bf7b 	b.w	8008e10 <__retarget_lock_acquire_recursive>
 8008f1a:	bf00      	nop
 8008f1c:	20001078 	.word	0x20001078

08008f20 <__malloc_unlock>:
 8008f20:	4801      	ldr	r0, [pc, #4]	; (8008f28 <__malloc_unlock+0x8>)
 8008f22:	f7ff bf76 	b.w	8008e12 <__retarget_lock_release_recursive>
 8008f26:	bf00      	nop
 8008f28:	20001078 	.word	0x20001078

08008f2c <_realloc_r>:
 8008f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f30:	4680      	mov	r8, r0
 8008f32:	4614      	mov	r4, r2
 8008f34:	460e      	mov	r6, r1
 8008f36:	b921      	cbnz	r1, 8008f42 <_realloc_r+0x16>
 8008f38:	4611      	mov	r1, r2
 8008f3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f3e:	f7ff b98b 	b.w	8008258 <_malloc_r>
 8008f42:	b92a      	cbnz	r2, 8008f50 <_realloc_r+0x24>
 8008f44:	f7ff f920 	bl	8008188 <_free_r>
 8008f48:	4625      	mov	r5, r4
 8008f4a:	4628      	mov	r0, r5
 8008f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f50:	f000 f8fa 	bl	8009148 <_malloc_usable_size_r>
 8008f54:	4284      	cmp	r4, r0
 8008f56:	4607      	mov	r7, r0
 8008f58:	d802      	bhi.n	8008f60 <_realloc_r+0x34>
 8008f5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f5e:	d812      	bhi.n	8008f86 <_realloc_r+0x5a>
 8008f60:	4621      	mov	r1, r4
 8008f62:	4640      	mov	r0, r8
 8008f64:	f7ff f978 	bl	8008258 <_malloc_r>
 8008f68:	4605      	mov	r5, r0
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	d0ed      	beq.n	8008f4a <_realloc_r+0x1e>
 8008f6e:	42bc      	cmp	r4, r7
 8008f70:	4622      	mov	r2, r4
 8008f72:	4631      	mov	r1, r6
 8008f74:	bf28      	it	cs
 8008f76:	463a      	movcs	r2, r7
 8008f78:	f7fe fc2c 	bl	80077d4 <memcpy>
 8008f7c:	4631      	mov	r1, r6
 8008f7e:	4640      	mov	r0, r8
 8008f80:	f7ff f902 	bl	8008188 <_free_r>
 8008f84:	e7e1      	b.n	8008f4a <_realloc_r+0x1e>
 8008f86:	4635      	mov	r5, r6
 8008f88:	e7df      	b.n	8008f4a <_realloc_r+0x1e>

08008f8a <_raise_r>:
 8008f8a:	291f      	cmp	r1, #31
 8008f8c:	b538      	push	{r3, r4, r5, lr}
 8008f8e:	4604      	mov	r4, r0
 8008f90:	460d      	mov	r5, r1
 8008f92:	d904      	bls.n	8008f9e <_raise_r+0x14>
 8008f94:	2316      	movs	r3, #22
 8008f96:	6003      	str	r3, [r0, #0]
 8008f98:	f04f 30ff 	mov.w	r0, #4294967295
 8008f9c:	bd38      	pop	{r3, r4, r5, pc}
 8008f9e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008fa0:	b112      	cbz	r2, 8008fa8 <_raise_r+0x1e>
 8008fa2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008fa6:	b94b      	cbnz	r3, 8008fbc <_raise_r+0x32>
 8008fa8:	4620      	mov	r0, r4
 8008faa:	f000 f831 	bl	8009010 <_getpid_r>
 8008fae:	462a      	mov	r2, r5
 8008fb0:	4601      	mov	r1, r0
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fb8:	f000 b818 	b.w	8008fec <_kill_r>
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	d00a      	beq.n	8008fd6 <_raise_r+0x4c>
 8008fc0:	1c59      	adds	r1, r3, #1
 8008fc2:	d103      	bne.n	8008fcc <_raise_r+0x42>
 8008fc4:	2316      	movs	r3, #22
 8008fc6:	6003      	str	r3, [r0, #0]
 8008fc8:	2001      	movs	r0, #1
 8008fca:	e7e7      	b.n	8008f9c <_raise_r+0x12>
 8008fcc:	2400      	movs	r4, #0
 8008fce:	4628      	mov	r0, r5
 8008fd0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008fd4:	4798      	blx	r3
 8008fd6:	2000      	movs	r0, #0
 8008fd8:	e7e0      	b.n	8008f9c <_raise_r+0x12>
	...

08008fdc <raise>:
 8008fdc:	4b02      	ldr	r3, [pc, #8]	; (8008fe8 <raise+0xc>)
 8008fde:	4601      	mov	r1, r0
 8008fe0:	6818      	ldr	r0, [r3, #0]
 8008fe2:	f7ff bfd2 	b.w	8008f8a <_raise_r>
 8008fe6:	bf00      	nop
 8008fe8:	200000a4 	.word	0x200000a4

08008fec <_kill_r>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	2300      	movs	r3, #0
 8008ff0:	4d06      	ldr	r5, [pc, #24]	; (800900c <_kill_r+0x20>)
 8008ff2:	4604      	mov	r4, r0
 8008ff4:	4608      	mov	r0, r1
 8008ff6:	4611      	mov	r1, r2
 8008ff8:	602b      	str	r3, [r5, #0]
 8008ffa:	f7f9 fa94 	bl	8002526 <_kill>
 8008ffe:	1c43      	adds	r3, r0, #1
 8009000:	d102      	bne.n	8009008 <_kill_r+0x1c>
 8009002:	682b      	ldr	r3, [r5, #0]
 8009004:	b103      	cbz	r3, 8009008 <_kill_r+0x1c>
 8009006:	6023      	str	r3, [r4, #0]
 8009008:	bd38      	pop	{r3, r4, r5, pc}
 800900a:	bf00      	nop
 800900c:	2000107c 	.word	0x2000107c

08009010 <_getpid_r>:
 8009010:	f7f9 ba82 	b.w	8002518 <_getpid>

08009014 <__sread>:
 8009014:	b510      	push	{r4, lr}
 8009016:	460c      	mov	r4, r1
 8009018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800901c:	f000 f89c 	bl	8009158 <_read_r>
 8009020:	2800      	cmp	r0, #0
 8009022:	bfab      	itete	ge
 8009024:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009026:	89a3      	ldrhlt	r3, [r4, #12]
 8009028:	181b      	addge	r3, r3, r0
 800902a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800902e:	bfac      	ite	ge
 8009030:	6563      	strge	r3, [r4, #84]	; 0x54
 8009032:	81a3      	strhlt	r3, [r4, #12]
 8009034:	bd10      	pop	{r4, pc}

08009036 <__swrite>:
 8009036:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800903a:	461f      	mov	r7, r3
 800903c:	898b      	ldrh	r3, [r1, #12]
 800903e:	4605      	mov	r5, r0
 8009040:	05db      	lsls	r3, r3, #23
 8009042:	460c      	mov	r4, r1
 8009044:	4616      	mov	r6, r2
 8009046:	d505      	bpl.n	8009054 <__swrite+0x1e>
 8009048:	2302      	movs	r3, #2
 800904a:	2200      	movs	r2, #0
 800904c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009050:	f000 f868 	bl	8009124 <_lseek_r>
 8009054:	89a3      	ldrh	r3, [r4, #12]
 8009056:	4632      	mov	r2, r6
 8009058:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800905c:	81a3      	strh	r3, [r4, #12]
 800905e:	4628      	mov	r0, r5
 8009060:	463b      	mov	r3, r7
 8009062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009066:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800906a:	f000 b817 	b.w	800909c <_write_r>

0800906e <__sseek>:
 800906e:	b510      	push	{r4, lr}
 8009070:	460c      	mov	r4, r1
 8009072:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009076:	f000 f855 	bl	8009124 <_lseek_r>
 800907a:	1c43      	adds	r3, r0, #1
 800907c:	89a3      	ldrh	r3, [r4, #12]
 800907e:	bf15      	itete	ne
 8009080:	6560      	strne	r0, [r4, #84]	; 0x54
 8009082:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009086:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800908a:	81a3      	strheq	r3, [r4, #12]
 800908c:	bf18      	it	ne
 800908e:	81a3      	strhne	r3, [r4, #12]
 8009090:	bd10      	pop	{r4, pc}

08009092 <__sclose>:
 8009092:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009096:	f000 b813 	b.w	80090c0 <_close_r>
	...

0800909c <_write_r>:
 800909c:	b538      	push	{r3, r4, r5, lr}
 800909e:	4604      	mov	r4, r0
 80090a0:	4608      	mov	r0, r1
 80090a2:	4611      	mov	r1, r2
 80090a4:	2200      	movs	r2, #0
 80090a6:	4d05      	ldr	r5, [pc, #20]	; (80090bc <_write_r+0x20>)
 80090a8:	602a      	str	r2, [r5, #0]
 80090aa:	461a      	mov	r2, r3
 80090ac:	f7f9 fa72 	bl	8002594 <_write>
 80090b0:	1c43      	adds	r3, r0, #1
 80090b2:	d102      	bne.n	80090ba <_write_r+0x1e>
 80090b4:	682b      	ldr	r3, [r5, #0]
 80090b6:	b103      	cbz	r3, 80090ba <_write_r+0x1e>
 80090b8:	6023      	str	r3, [r4, #0]
 80090ba:	bd38      	pop	{r3, r4, r5, pc}
 80090bc:	2000107c 	.word	0x2000107c

080090c0 <_close_r>:
 80090c0:	b538      	push	{r3, r4, r5, lr}
 80090c2:	2300      	movs	r3, #0
 80090c4:	4d05      	ldr	r5, [pc, #20]	; (80090dc <_close_r+0x1c>)
 80090c6:	4604      	mov	r4, r0
 80090c8:	4608      	mov	r0, r1
 80090ca:	602b      	str	r3, [r5, #0]
 80090cc:	f7f9 fa7e 	bl	80025cc <_close>
 80090d0:	1c43      	adds	r3, r0, #1
 80090d2:	d102      	bne.n	80090da <_close_r+0x1a>
 80090d4:	682b      	ldr	r3, [r5, #0]
 80090d6:	b103      	cbz	r3, 80090da <_close_r+0x1a>
 80090d8:	6023      	str	r3, [r4, #0]
 80090da:	bd38      	pop	{r3, r4, r5, pc}
 80090dc:	2000107c 	.word	0x2000107c

080090e0 <_fstat_r>:
 80090e0:	b538      	push	{r3, r4, r5, lr}
 80090e2:	2300      	movs	r3, #0
 80090e4:	4d06      	ldr	r5, [pc, #24]	; (8009100 <_fstat_r+0x20>)
 80090e6:	4604      	mov	r4, r0
 80090e8:	4608      	mov	r0, r1
 80090ea:	4611      	mov	r1, r2
 80090ec:	602b      	str	r3, [r5, #0]
 80090ee:	f7f9 fa78 	bl	80025e2 <_fstat>
 80090f2:	1c43      	adds	r3, r0, #1
 80090f4:	d102      	bne.n	80090fc <_fstat_r+0x1c>
 80090f6:	682b      	ldr	r3, [r5, #0]
 80090f8:	b103      	cbz	r3, 80090fc <_fstat_r+0x1c>
 80090fa:	6023      	str	r3, [r4, #0]
 80090fc:	bd38      	pop	{r3, r4, r5, pc}
 80090fe:	bf00      	nop
 8009100:	2000107c 	.word	0x2000107c

08009104 <_isatty_r>:
 8009104:	b538      	push	{r3, r4, r5, lr}
 8009106:	2300      	movs	r3, #0
 8009108:	4d05      	ldr	r5, [pc, #20]	; (8009120 <_isatty_r+0x1c>)
 800910a:	4604      	mov	r4, r0
 800910c:	4608      	mov	r0, r1
 800910e:	602b      	str	r3, [r5, #0]
 8009110:	f7f9 fa76 	bl	8002600 <_isatty>
 8009114:	1c43      	adds	r3, r0, #1
 8009116:	d102      	bne.n	800911e <_isatty_r+0x1a>
 8009118:	682b      	ldr	r3, [r5, #0]
 800911a:	b103      	cbz	r3, 800911e <_isatty_r+0x1a>
 800911c:	6023      	str	r3, [r4, #0]
 800911e:	bd38      	pop	{r3, r4, r5, pc}
 8009120:	2000107c 	.word	0x2000107c

08009124 <_lseek_r>:
 8009124:	b538      	push	{r3, r4, r5, lr}
 8009126:	4604      	mov	r4, r0
 8009128:	4608      	mov	r0, r1
 800912a:	4611      	mov	r1, r2
 800912c:	2200      	movs	r2, #0
 800912e:	4d05      	ldr	r5, [pc, #20]	; (8009144 <_lseek_r+0x20>)
 8009130:	602a      	str	r2, [r5, #0]
 8009132:	461a      	mov	r2, r3
 8009134:	f7f9 fa6e 	bl	8002614 <_lseek>
 8009138:	1c43      	adds	r3, r0, #1
 800913a:	d102      	bne.n	8009142 <_lseek_r+0x1e>
 800913c:	682b      	ldr	r3, [r5, #0]
 800913e:	b103      	cbz	r3, 8009142 <_lseek_r+0x1e>
 8009140:	6023      	str	r3, [r4, #0]
 8009142:	bd38      	pop	{r3, r4, r5, pc}
 8009144:	2000107c 	.word	0x2000107c

08009148 <_malloc_usable_size_r>:
 8009148:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800914c:	1f18      	subs	r0, r3, #4
 800914e:	2b00      	cmp	r3, #0
 8009150:	bfbc      	itt	lt
 8009152:	580b      	ldrlt	r3, [r1, r0]
 8009154:	18c0      	addlt	r0, r0, r3
 8009156:	4770      	bx	lr

08009158 <_read_r>:
 8009158:	b538      	push	{r3, r4, r5, lr}
 800915a:	4604      	mov	r4, r0
 800915c:	4608      	mov	r0, r1
 800915e:	4611      	mov	r1, r2
 8009160:	2200      	movs	r2, #0
 8009162:	4d05      	ldr	r5, [pc, #20]	; (8009178 <_read_r+0x20>)
 8009164:	602a      	str	r2, [r5, #0]
 8009166:	461a      	mov	r2, r3
 8009168:	f7f9 f9f7 	bl	800255a <_read>
 800916c:	1c43      	adds	r3, r0, #1
 800916e:	d102      	bne.n	8009176 <_read_r+0x1e>
 8009170:	682b      	ldr	r3, [r5, #0]
 8009172:	b103      	cbz	r3, 8009176 <_read_r+0x1e>
 8009174:	6023      	str	r3, [r4, #0]
 8009176:	bd38      	pop	{r3, r4, r5, pc}
 8009178:	2000107c 	.word	0x2000107c

0800917c <_init>:
 800917c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800917e:	bf00      	nop
 8009180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009182:	bc08      	pop	{r3}
 8009184:	469e      	mov	lr, r3
 8009186:	4770      	bx	lr

08009188 <_fini>:
 8009188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800918a:	bf00      	nop
 800918c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800918e:	bc08      	pop	{r3}
 8009190:	469e      	mov	lr, r3
 8009192:	4770      	bx	lr
