---
layout: page
title: Publication
permalink: /publication/
---

## Conference
## Journal
**Xun Jiao**, Abbas Rahimi, Yu Jiang, Jianguo Wang, Hamed Fatemi, Jose Pineda de Gyvez, and Rajesh Gupta
CLIM: A Cross-level Workload-aware Timing Error Prediction Model for Functional Units. [PDF](http://www.ece.villanova.edu/~xjiao/paper/TC.pdf) 
IEEE Transactions on Computers (TC) 2017 .

  - Yu Jiang , Hehua Zhang , Xiaoyu Song, **Xun Jiao**, William N. N. Hung, and Jiaguang Sun.
  Bayesian Network Based Reliability Analysis of PLC Systems. [PDF](http://www.ece.villanova.edu/~xjiao/paper/TIE.pdf)
  IEEE Transaction on Industry Electronics (TIE) 2013.

Xibing Zhao, Hehua Zhang, Yu Jiang, Songzheng Song, **Xun Jiao**, and Ming Gu.
An Effective Heuristic Based Approach for partitiong. [PDF](http://www.ece.villanova.edu/~xjiao/paper/HINDAWI.pdf)
Hindawi, Journal of Applied Mathematics, 2013.
Conference:

**Xun Jiao**, Vahideh Akhlaghi, Yu Jiang, and Rajesh Gupta
Energy-Efficient Neural Networks using Approximate Computation Reuse. [PDF](http://mesl.ucsd.edu/site/pubs/Xun_DATE2018.pdf)
in Proc. IEEE/ACM Design, Automation, and Test in Europe (DATE), Dresden, Germany, 2018 .

Mingzhe Wang, Jie Liang, Yuanliang Chen, Yu Jiang, **Xun Jiao**, Han Liu, Xibin Zhao, Jiaguang Sun
SAFL: increasing and accelerating testing coverage with symbolic execution and guided fuzzing. [PDF](http://www.ece.villanova.edu/~xjiao/papers/ICSE18.pdf)
in Proc. International Conference on Software Engineering (ICSE-Tool), Gothenburg, Sweden, 2018 .

**Xun Jiao**, Mulong Luo, Jeng-Hau Lin, and Rajesh Gupta
An Assessment of Vulnerability of Hardware Neural Networks to Dynamic Voltage and Temperature Variations. [PDF](http://mesl.ucsd.edu/site/pubs/Xun_ICCAD17.pdf)
in Proc. IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Irvine, USA 2017 .

**Xun Jiao**, Vincent Camus, Mattia Cacciotti, Yu Jiang, Christian Enz, and Rajesh Gupta
Combining Structural and Timing Error in Overclocked Inexact Speculative Adders. [PDF](http://mesl.ucsd.edu/site/pubs/Xun_DATE17b.pdf)
in Proc. IEEE/ACM Design, Automation, and Test in Europe (DATE), Lausanne, Switzerland 2017 .

**Xun Jiao**, Yu Jiang, Abbas Rahimi, and Rajesh Gupta
SLoT: A Supervised Learning Model to Predict Dynamic Timing Errors of Functional Units. [PDF](http://mesl.ucsd.edu/site/pubs/Xun_DATE17a.pdf)
in Proc. IEEE/ACM Design, Automation, and Test in Europe (DATE), Lausanne, Switzerland 2017 .

**Xun Jiao**, Yu Jiang, Abbas Rahimi, and Rajesh Gupta
WILD: A Workload-Based Learning Model to Predict Dynamic Delay of Functional Units. [PDF](http://mesl.ucsd.edu/site/pubs/Xun_ICCD16.pdf)
in Proc. IEEE International Conference on Computer Design (ICCD), Phoenix, USA 2016 .

**Xun Jiao**, Abbas Rahimi, Balakrishnan Narayanaswamy, Hamed Fatemi, Jose Pineda de Gyvez, and Rajesh Gupta.
Supervised Learning Based Model for Predicting Variability-Induced Timing Errors. [PDF](http://mesl.ucsd.edu/site/pubs/Xun_NEWCAS15.pdf)
in Proc. IEEE International NEW Circuits And Systems (NEWCAS) conference, Grenoble, France 2015

Yu Jiang, Hehua Zhang, **Xun Jiao**, Xiaoyu Song, William N.Hung, Ming Gu, and Jiaguang Sun.
Uncertain Model and Algorithm for Hardware/Software Partitioning. [PDF](http://www.ece.villanova.edu/~xjiao/paper/ISVLSI.pdf)
in Proc. IEEE Computer Society Annual Symposium on VLSI (ISVLSI),2012.

Hehua Zhang, Yu Jiang, **Xun Jiao**, Xiaoyu Song, William N.Hung, and Ming Gu. 
Reliability Analysis of PLC Systems by Bayesian Network. [PDF](http://www.ece.villanova.edu/~xjiao/paper/SERE.pdf)
in Proc. International Conference on Software Security and Reliability (SERE) 2012 .
