Fitter report for clk_card
Fri Jan 13 18:53:00 2006
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Device Options
  5. Fitter Netlist Optimizations
  6. Fitter Equations
  7. Floorplan View
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. PLL Summary
 15. PLL Usage
 16. Output Pin Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Interconnect Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+--------------------------------------------------------------------------+
; Fitter Summary                                                           ;
+--------------------------+-----------------------------------------------+
; Fitter Status            ; Successful - Fri Jan 13 18:53:00 2006         ;
; Quartus II Version       ; 4.1 Build 208 09/10/2004 SP 2 SJ Full Version ;
; Revision Name            ; clk_card                                      ;
; Top-level Entity Name    ; clk_card                                      ;
; Family                   ; Stratix                                       ;
; Device                   ; EP1S30F780C5                                  ;
; Timing Models            ; Production                                    ;
; Total logic elements     ; 9,112 / 32,470 ( 28 % )                       ;
; Total pins               ; 109 / 598 ( 18 % )                            ;
; Total memory bits        ; 677,888 / 3,317,184 ( 20 % )                  ;
; DSP block 9-bit elements ; 8 / 96 ( 8 % )                                ;
; Total PLLs               ; 1 / 6 ( 16 % )                                ;
; Total DLLs               ; 0 / 2 ( 0 % )                                 ;
+--------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                      ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Option                                             ; Setting                        ; Default Value                  ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Device                                             ; EP1S30F780C5                   ;                                ;
; Perform Physical Synthesis for Combinational Logic ; On                             ; Off                            ;
; Perform Register Duplication                       ; On                             ; Off                            ;
; Perform Register Retiming                          ; On                             ; Off                            ;
; Physical Synthesis Effort Level                    ; Extra                          ; Normal                         ;
; Optimize Hold Timing                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Timing                                    ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing         ; On                             ; On                             ;
; Limit to One Fitting Attempt                       ; Off                            ; Off                            ;
; Final Placement Optimizations                      ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                      ; 1                              ; 1                              ;
; Slow Slew Rate                                     ; Off                            ; Off                            ;
; PCI I/O                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                 ; Off                            ; Off                            ;
; Auto Packed Registers -- Stratix/Stratix GX        ; Auto                           ; Auto                           ;
; Auto Delay Chains                                  ; On                             ; On                             ;
; Auto Merge PLLs                                    ; On                             ; On                             ;
; Logic Cell Insertion -- Logic Duplication          ; Auto                           ; Auto                           ;
; Auto Register Duplication                          ; Off                            ; Off                            ;
; Auto Global Clock                                  ; On                             ; On                             ;
; Auto Global Register Control Signals               ; On                             ; On                             ;
+----------------------------------------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Auto-restart configuration after error       ; On                  ;
; Release clears before tri-states             ; Off                 ;
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Passive Serial      ;
; Reserve Data[0] pin after configuration      ; As input tri-stated ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node                                                                                                                                                                                                                                                    ; Action           ; Operation          ; Reason              ; Node Port ; Destination Node                                                                                                                                                                                                                      ; Destination Port ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~10                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~10_DUP_COMB_523                                                                                                                                                                 ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[30]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[30]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[30]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[29]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[29]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[29]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[28]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[28]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[28]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[27]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[27]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[27]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[26]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[26]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[26]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[25]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[25]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[25]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[24]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[24]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[24]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[23]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[23]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[23]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[22]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[22]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[22]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[21]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[21]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[21]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[20]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[20]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[20]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[19]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[19]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[19]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[18]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[18]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[18]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[17]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[17]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[17]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[16]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[16]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[16]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[15]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[15]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[15]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[14]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[14]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[14]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[13]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[13]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[13]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[12]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[12]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[12]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[11]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[11]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[11]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[10]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[10]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[10]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[9]                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[9]~_DUP_COMB                                                                                                                                                                      ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[9]                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[8]                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[8]~_DUP_COMB                                                                                                                                                                      ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[8]                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[7]                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[7]~_DUP_COMB                                                                                                                                                                      ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[7]                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[5]                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[5]~_DUP_COMB                                                                                                                                                                      ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[4]                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[4]~_DUP_COMB                                                                                                                                                                      ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[4]                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[3]                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[3]~_DUP_COMB                                                                                                                                                                      ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[2]                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[2]~_DUP_COMB                                                                                                                                                                      ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[2]                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[1]                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[1]~_DUP_COMB                                                                                                                                                                      ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[1]                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[0]                                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[0]~_DUP_COMB                                                                                                                                                                      ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[31]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[31]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[30]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[30]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[29]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[29]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[28]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[28]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[27]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[27]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[26]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[26]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[25]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[25]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[24]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[24]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[23]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[23]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[22]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[22]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[21]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[21]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[20]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[20]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[19]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[19]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[18]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[18]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[17]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[17]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[16]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[16]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[15]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[15]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[14]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[14]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[13]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[13]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[12]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[12]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[11]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[11]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[10]                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[10]~_DUP_COMB                                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[9]                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[9]~_DUP_COMB                                                                                                                                                                        ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[8]                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[8]~_DUP_COMB                                                                                                                                                                        ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[7]                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[7]~_DUP_COMB                                                                                                                                                                        ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[6]                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[6]~_DUP_COMB                                                                                                                                                                        ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[4]                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[4]~_DUP_COMB                                                                                                                                                                        ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[2]                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[2]~_DUP_COMB                                                                                                                                                                        ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[1]                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_data[1]~_DUP_COMB                                                                                                                                                                        ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[31]                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[31]~_DUP_COMB                                                                                                                                                                     ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_data[31]                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~1                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~3                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|add_sub_cella[1]~1  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~11                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~12                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~1                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~3                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|add_sub_cella[1]~1 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~11               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~12               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~1                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~3                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|add_sub_cella[1]~1 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~11               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~12               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~1                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~3                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|add_sub_cella[1]~1 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~11               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~12               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~1                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~3                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|add_sub_cella[1]~1 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~11               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~12               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~1                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~3                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|add_sub_cella[1]~1 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~11               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~12               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~1                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~3                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|add_sub_cella[1]~1 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~11               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~12               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~1                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~3                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|add_sub_cella[1]~1 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~11               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~12               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~1                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~3                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|add_sub_cella[1]~1  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~12                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|add_sub_tf8:add_sub3|_~1                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|add_sub_tf8:add_sub3|add_sub_cella[1]~1                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|add_sub_tf8:add_sub3|_~23                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|add_sub_tf8:add_sub3|_~24                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|add_sub_cvb:add_sub16|_~1                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|add_sub_cvb:add_sub16|_~3                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|add_sub_cvb:add_sub16|add_sub_cella[1]~1                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|add_sub_cvb:add_sub15|_~1                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|add_sub_cvb:add_sub15|add_sub_cella[1]~1                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~1                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~3                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|add_sub_cella[1]~1                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~12                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~465                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[6]~487                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[13]~520                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~550                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[17]~677                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[1]~698                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[24]~709                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[8]~731                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|add~19                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|current_state~24                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|data_o[22]~133                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|data_o[6]~135                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|data_o[13]~137                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|data_o[20]~143                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|data_o[1]~147                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|data_o[24]~151                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|data_o[8]~153                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|data_buf_write~72                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|data_buf_write~72                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|data_buf_write~72                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|data_buf_write~72                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|data_buf_write~72                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|data_buf_write~72                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|data_buf_write~72                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|data_buf_write~72                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|data_buf_write~72                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|data_buf_write~72                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~428                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~428_DUP_COMB_521                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~428                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~428_DUP_COMB_527                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~428                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~428_DUP_COMB_541                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~429                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~429_DUP_COMB                                                                                                                                                                    ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~429                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~429_DUP_COMB_465                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~430                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~430_DUP_COMB                                                                                                                                                                    ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~430                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~430_DUP_COMB_459                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~431                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~431_DUP_COMB                                                                                                                                                                    ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~431                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~431_DUP_COMB_511                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_COMB                                                                                                                                                                    ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~438                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~438_DUP_COMB_501                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~438                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~438_DUP_COMB_531                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~439                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~439_DUP_COMB                                                                                                                                                                    ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~441                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~441_DUP_COMB_499                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~441                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~441_DUP_COMB_515                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~442                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~442_DUP_COMB                                                                                                                                                                    ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~442                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~442_DUP_COMB_463                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~442                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~442_DUP_COMB_497                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~442                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~442_DUP_COMB_505                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~442                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~442_DUP_COMB_509                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~443                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~443_DUP_COMB                                                                                                                                                                    ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~443                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~443_DUP_COMB_539                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~444                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~444_DUP_COMB                                                                                                                                                                    ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~444                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~444_DUP_COMB_537                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~446                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~446_DUP_COMB                                                                                                                                                                    ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~447                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~447_DUP_COMB                                                                                                                                                                    ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448_DUP_COMB                                                                                                                                                                    ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448_DUP_COMB_451                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448_DUP_COMB_453                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448_DUP_COMB_455                                                                                                                                                                ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[31]~8026                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[31]~8026                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[31]~8026_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[31]~8033                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[31]~8034                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[31]~8035                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[31]~8035                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[31]~8035_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[7]~8044                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[7]~8051                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[7]~8052                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[7]~8053                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[7]~8053                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[7]~8053_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[15]~8062                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[15]~8069                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[15]~8070                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[15]~8071                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[23]~8080                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[23]~8087                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[23]~8088                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[23]~8089                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[14]~8105                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[14]~8106                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[14]~8107                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[14]~8107_DUP_COMB_8487                                                                                                                         ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[6]~8111                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[6]~8111_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[6]~8114                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[6]~8114_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[6]~8120                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[6]~8120_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[6]~8121                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[6]~8121_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[6]~8121                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8122                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8122_DUP_COMB_8481                                                                                                                         ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8123                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8123_DUP_COMB_8479                                                                                                                         ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8130                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8130                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8130_DUP_COMB_8477                                                                                                                         ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8137                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8138                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8139                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8139                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8139_DUP_COMB_8475                                                                                                                         ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8140                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8140_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8141                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8141_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8142                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8142_DUP_COMB_8483                                                                                                                         ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8143                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8143_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8143                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8143_DUP_COMB_8493                                                                                                                         ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8144                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8144_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8144                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[13]~8149                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[13]~8149_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[13]~8149                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8158                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8158_DUP_COMB_8485                                                                                                                         ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8158                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8165                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8166                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8167                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8167_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8167                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[29]~8169                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[29]~8170                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[29]~8172                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[5]~8181                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[5]~8190                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[28]~8199                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[28]~8199_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[28]~8199                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[28]~8208                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[28]~8208_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[28]~8208                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[12]~8223                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[12]~8223_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[12]~8226                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[12]~8226_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~8227                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~8227_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~8230                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~8230                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~8230_DUP_COMB_8491                                                                                                                         ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~8230                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~8231                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~8231                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~8231_DUP_COMB_8489                                                                                                                         ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~8231                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[27]~8245                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[27]~8252                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[27]~8253                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[27]~8254                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[11]~8263                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[11]~8263_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[11]~8263                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[11]~8270                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[11]~8271                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[11]~8272                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[11]~8272_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[11]~8272                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[19]~8281                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[19]~8290                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[3]~8306                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[3]~8307                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[3]~8308                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[3]~8308_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[2]~8317                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[2]~8317                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[2]~8317_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[2]~8317                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[2]~8324                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[2]~8325                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[18]~8335                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[18]~8335_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[18]~8335                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[18]~8344                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[18]~8344_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[18]~8344                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[10]~8353                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[10]~8353                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[10]~8353_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[10]~8353                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[10]~8362                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[10]~8362                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[10]~8362_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[10]~8362                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[26]~8371                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[26]~8378                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[26]~8379                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[25]~8389                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[25]~8396                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[25]~8397                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[25]~8398                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[1]~8399                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[1]~8402                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[1]~8403                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[1]~8403                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[1]~8403_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[1]~8403                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8412                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8412                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8412_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8412                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8419                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8420                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8421                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8421                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8421_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[24]~8427                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[24]~8427_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[24]~8429                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[24]~8429_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[24]~8430                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[24]~8430_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[24]~8431                                                                                                                                                         ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[24]~8431_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[24]~8431                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[8]~8436                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[8]~8436_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[8]~8436                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[16]~8452                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[16]~8453                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8457                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8457_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8458                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8458_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8463                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8463_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8463                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8472                                                                                                                                                          ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8472_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8472                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|size_o[15]~3927                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[10]~83                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[10]~83                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[10]~693                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[10]~693                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[30]~694                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[30]~694                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[20]~695                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[20]~695                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[11]~696                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[11]~696                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[29]~697                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[29]~697                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[12]~698                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[12]~698                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[29]~280                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[29]~280                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[25]~281                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[25]~281                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[21]~282                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[21]~282                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[17]~283                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[17]~283                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[13]~284                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[13]~284                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[9]~285                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[9]~285                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[5]~286                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[5]~286                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[8]~699                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[8]~699                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[3]~700                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[3]~700                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[7]~0                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[7]~0                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[7]~0                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[7]~0                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[7]~0                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[7]~0                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[7]~0                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[7]~0                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[6]~1                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[6]~1                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[6]~1                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[6]~1                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[6]~1                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[6]~1                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[6]~1                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[6]~1                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[5]~2                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[5]~2                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[5]~2                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[5]~2                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[5]~2                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[5]~2                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[5]~2                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[5]~2                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[4]~3                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[4]~3                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[4]~3                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[4]~3                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[4]~3                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[4]~3                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[4]~3                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[4]~3                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[3]~4                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[3]~4                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[3]~4                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[3]~4                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[3]~4                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[3]~4                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[3]~4                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[3]~4                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[2]~5                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[2]~5                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[2]~5                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[2]~5                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[2]~5                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[2]~5                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[2]~5                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[2]~5                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[1]~6                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[1]~6                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[1]~6                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[1]~6                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_0[2]~19                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_0[2]~21                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_0[2]~21                                                                                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[2]~8326_DUP_COMB                                                                                                                               ; COMBOUT          ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_0[2]~21                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_0[2]~22                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[15]~96                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[15]~96                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[16]~7009                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[16]~7009                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_3[2]~27                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_3[2]~27                                                                                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[26]~8380_DUP_COMB                                                                                                                              ; COMBOUT          ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_3[2]~28                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_3[3]~61                                                                                                                                                                              ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[27]~8254_DUP_COMB_8495                                                                                                                         ; COMBOUT          ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_3[3]~62                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_1[3]~59                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_1[3]~60                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~36             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[0]~33             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~36             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~37              ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[0]~33              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~24                            ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23_DUP_COMB ; COMBOUT          ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~36              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[0]~33              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~36              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[0]~33             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~36             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[15]~97                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[15]~97                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[0]~33             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[3]~82                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[3]~82                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[1]~6                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[1]~6                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[1]~6                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[1]~6                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[0]~7                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[0]~7                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[0]~7                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[0]~7                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[0]~7                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[0]~7                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[0]~7                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[0]~7                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~163                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~163                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[7]~701                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[7]~701                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[15]~702                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[15]~702                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[6]~703                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[6]~703                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[14]~704                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[14]~704                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~36             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[13]~705                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[13]~705                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[5]~706                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[5]~706                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[1]~707                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[1]~707                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[9]~708                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[9]~708                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:cmd_type_reg|reg_o[0]~1                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:cmd_type_reg|reg_o[0]~1                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[6]~164                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[6]~164                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[3]~165                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[3]~165                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[2]~166                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[2]~166                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[0]~709                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[0]~709                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~308                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~308                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[23]~287                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[23]~287                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[7]~288                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[7]~288                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[15]~289                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[15]~289                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[30]~290                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[30]~290                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[14]~291                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[14]~291                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[6]~292                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[6]~292                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[4]~293                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[4]~293                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[12]~294                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[12]~294                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[11]~295                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[11]~295                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[19]~296                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[19]~296                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[26]~297                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[26]~297                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[10]~298                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[10]~298                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[8]~299                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[8]~299                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[16]~300                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[16]~300                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[24]~301                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[24]~301                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[0]~32                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[0]~32                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[5]~1710                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[5]~1710                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[0]~110                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[0]~110                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[6]~111                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[6]~111                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[2]~112                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[2]~112                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[1]~167                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[1]~167                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[4]~16                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[4]~16                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[9]~17                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[9]~17                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[2]~18                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[2]~18                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[11]~19                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[11]~19                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[12]~20                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[12]~20                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[3]~21                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[3]~21                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[15]~22                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[15]~22                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[13]~23                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[13]~23                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[14]~24                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[14]~24                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:cmd_type_reg|reg_o[0]~11                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:cmd_type_reg|reg_o[0]~11                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[1]~33                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[1]~33                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~164                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~164                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_c3d:a_fefifo5|llreq~1                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_c3d:a_fefifo5|llreq~1                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[2]~710                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[2]~710                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[4]~711                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[4]~711                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|data_clk_reg~1                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|data_clk_reg~1                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~298                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~298                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[2]~34                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[2]~34                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[7]~11                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[7]~11                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[6]~12                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[6]~12                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[5]~13                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[5]~13                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[4]~14                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[4]~14                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[3]~15                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[3]~15                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[10]~16                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[10]~16                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[2]~17                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[2]~17                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[1]~18                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[1]~18                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[9]~19                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[9]~19                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[0]~20                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[0]~20                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[8]~21                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[8]~21                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[3]~35                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[3]~35                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[2]~14                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[2]~14                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[4]~8                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[4]~8                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[1]~9                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[1]~9                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[4]~36                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[4]~36                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[5]~37                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[5]~37                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[6]~38                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[6]~38                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[0]~22                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[7]~39                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[7]~39                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[0]~34                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[0]~34                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[1]~35                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[1]~35                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state~94                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state~94                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[8]~40                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[8]~40                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[9]~41                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[9]~41                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[10]~42                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[10]~42                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[11]~43                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[11]~43                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[12]~44                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[12]~44                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[13]~45                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[13]~45                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[14]~46                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[14]~46                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[15]~47                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[15]~47                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[16]~48                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[16]~48                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[17]~49                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[17]~49                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[18]~7010                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[18]~7010                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[18]~50                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[18]~50                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[19]~51                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[19]~51                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[20]~7011                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[20]~7011                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[20]~52                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[20]~52                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[21]~53                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[21]~53                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[22]~7012                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[22]~7012                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[22]~54                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[22]~54                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[23]~55                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[23]~55                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[24]~7013                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[24]~7013                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[24]~56                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[24]~56                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[25]~57                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[25]~57                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[26]~7014                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[26]~7014                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[26]~58                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[26]~58                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[27]~59                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[27]~59                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[28]~7015                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[28]~7015                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[28]~60                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[28]~60                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[29]~61                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[29]~61                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[30]~7016                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[30]~7016                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[30]~62                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[30]~62                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[31]~63                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[31]~63                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[0]~168                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[0]~168                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[1]~113                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[1]~113                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[14]~98                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[14]~98                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[30]~99                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[30]~99                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[10]~100                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[10]~100                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[0]~32                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[11]~101                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[11]~101                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[27]~102                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[27]~102                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[9]~103                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[9]~103                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[8]~104                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[8]~104                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~34                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[4]~105                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[4]~105                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~35                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[7]~106                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[7]~106                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~24                                                                                                 ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23_DUP_COMB                                                                      ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[5]~107                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[5]~107                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[0]~32             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~34             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[0]~32             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~34             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[0]~33             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[1]~36             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2|safe_q[0]~33             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3|_~89               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[6]~108                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[6]~108                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[26]~109                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[26]~109                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[3]~110                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[3]~110                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[13]~111                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[13]~111                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[12]~112                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[12]~112                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[28]~113                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[28]~113                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[0]~114                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[0]~114                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[29]~115                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[29]~115                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[2]~116                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[2]~116                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[31]~117                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[31]~117                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[1]~118                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter|safe_q[1]~118                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[4]~48                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[1]~49                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[9]~50                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[8]~51                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[8]~51                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[2]~52                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[0]~53                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[11]~54                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[10]~55                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[12]~56                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[5]~57                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[3]~58                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[15]~59                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[13]~60                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[13]~60                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[7]~61                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[14]~62                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter|safe_q[6]~63                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8144_DUP_COMB                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[2]~8326_DUP_COMB                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23_DUP_COMB                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dffe10a[1]~23_DUP_COMB                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_COMB                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_NODE_DUP_COMB                                                                                                                                                           ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_COMB                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_NODE_DUP_COMB_461                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_COMB                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_NODE_DUP_COMB_467                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_COMB                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_NODE_DUP_COMB_503                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_COMB                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_NODE_DUP_COMB_507                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448_DUP_COMB                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~447_DUP_COMB                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~447_DUP_NODE_DUP_COMB                                                                                                                                                           ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~447_DUP_COMB                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~447_DUP_NODE_DUP_COMB_457                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~447_DUP_COMB                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~447_DUP_NODE_DUP_COMB_529                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448_DUP_COMB_451                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448_DUP_NODE_450_DUP_COMB                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448_DUP_COMB_451                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448_DUP_COMB_453                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[18]~8344_DUP_COMB                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[28]~8208_DUP_COMB                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_1[6]~106                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8472_DUP_COMB                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[6]~8121_DUP_COMB                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[0]~8463_DUP_COMB                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~447_DUP_NODE_DUP_COMB                                                                                                                                                                             ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~447_DUP_NODE_DUP_NODE_DUP_COMB_519                                                                                                                                              ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~447_DUP_NODE_DUP_COMB                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448_DUP_COMB_455                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~443_DUP_COMB                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~443_DUP_NODE_DUP_COMB_525                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~448_DUP_NODE_450_DUP_COMB                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~444_DUP_COMB                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~444_DUP_NODE_DUP_COMB                                                                                                                                                           ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~444_DUP_COMB                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~444_DUP_NODE_DUP_COMB_533                                                                                                                                                       ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_NODE_DUP_COMB                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8167_DUP_COMB                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~430_DUP_COMB_459                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~430_DUP_NODE_458_DUP_COMB_513                                                                                                                                                   ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_NODE_DUP_COMB_461                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~429_DUP_COMB_465                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~429_DUP_NODE_464_DUP_COMB_517                                                                                                                                                   ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~429_DUP_COMB_465                                                                                                                                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~429_DUP_NODE_464_DUP_COMB_535                                                                                                                                                   ; COMBOUT          ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_NODE_DUP_COMB_467                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[3]~100                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[3]~100                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[10]~101                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[10]~101                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[10]~864                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[10]~864                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[30]~865                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[30]~865                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[20]~866                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[20]~866                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[11]~867                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[11]~867                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[29]~868                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[29]~868                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[12]~869                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[12]~869                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[29]~478                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[29]~478                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[25]~479                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[25]~479                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[21]~480                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[21]~480                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[17]~481                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[17]~481                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[13]~482                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[13]~482                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[9]~483                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[9]~483                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[5]~484                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[5]~484                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[8]~870                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[8]~870                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[3]~871                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[3]~871                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[7]~72                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[7]~72                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[7]~72                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[7]~72                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[7]~72                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[7]~72                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[7]~72                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[7]~72                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[6]~73                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[6]~73                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[6]~73                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[6]~73                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[6]~73                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[6]~73                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[22]~8143_DUP_COMB                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_NODE_DUP_COMB_503                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~442_DUP_COMB_505                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~437_DUP_NODE_DUP_COMB_507                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8158_DUP_COMB_8485                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|new_frame_period~429_DUP_NODE_464_DUP_COMB_517                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[21]~341                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[21]~341                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[22]~7084                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[22]~7084                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[22]~342                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[22]~342                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[23]~343                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[23]~343                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[24]~7085                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[24]~7085                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[24]~344                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[24]~344                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[25]~345                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[25]~345                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[26]~7086                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[26]~7086                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[26]~346                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[26]~346                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[27]~347                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[27]~347                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[28]~7087                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[28]~7087                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[28]~348                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[28]~348                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[29]~349                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[29]~349                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[30]~7088                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[30]~7088                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[30]~350                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[30]~350                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[31]~351                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[31]~351                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[0]~213                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[0]~213                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[1]~149                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[1]~149                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[6]~73                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[6]~73                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[5]~74                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[5]~74                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[5]~74                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[5]~74                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[5]~74                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[5]~74                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[5]~74                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[5]~74                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[4]~75                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[4]~75                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[4]~75                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[4]~75                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[4]~75                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[4]~75                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[4]~75                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[4]~75                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[3]~76                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[3]~76                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[3]~76                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[3]~76                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[3]~76                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[3]~76                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[3]~76                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[3]~76                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[2]~77                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[2]~77                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[2]~77                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[2]~77                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[2]~77                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[2]~77                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[2]~77                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[2]~77                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[1]~78                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[1]~78                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[1]~78                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[1]~78                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[1]~78                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[1]~78                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[1]~78                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[1]~78                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[0]~79                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[0]~79                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[0]~79                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[0]~79                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[0]~79                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[0]~79                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[0]~79                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[0]~79                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~181                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~181                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[7]~872                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[7]~872                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[15]~873                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[15]~873                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[6]~874                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[6]~874                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[14]~875                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[14]~875                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[13]~876                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[13]~876                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[5]~877                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[5]~877                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[1]~878                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[1]~878                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[9]~879                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[9]~879                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:cmd_type_reg|reg_o[0]~10                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:cmd_type_reg|reg_o[0]~10                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[6]~209                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[6]~209                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[3]~210                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[3]~210                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[2]~211                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[2]~211                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[0]~880                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[0]~880                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~317                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~317                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[23]~485                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[23]~485                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[7]~486                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[7]~486                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[15]~487                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[15]~487                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[30]~488                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[30]~488                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[14]~489                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[14]~489                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[6]~490                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[6]~490                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[4]~491                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[4]~491                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[12]~492                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[12]~492                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[11]~493                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[11]~493                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[19]~494                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[19]~494                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[26]~495                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[26]~495                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[10]~496                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[10]~496                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[8]~497                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[8]~497                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[16]~498                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[16]~498                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[24]~499                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[24]~499                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[0]~320                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[0]~320                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[5]~1719                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[5]~1719                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[0]~146                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[0]~146                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[6]~147                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[6]~147                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[2]~148                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[2]~148                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[1]~212                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[1]~212                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[4]~97                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[4]~97                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[9]~98                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[9]~98                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[2]~99                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[2]~99                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[11]~100                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[11]~100                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[12]~101                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[12]~101                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[3]~102                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[3]~102                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[15]~103                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[15]~103                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[13]~104                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[13]~104                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[14]~105                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[14]~105                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:cmd_type_reg|reg_o[0]~20                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:cmd_type_reg|reg_o[0]~20                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[1]~321                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[1]~321                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~182                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~182                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_c3d:a_fefifo5|llreq~10                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_c3d:a_fefifo5|llreq~10                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[2]~881                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[2]~881                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[4]~882                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[4]~882                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|data_clk_reg~10                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|data_clk_reg~10                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~307                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~307                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[2]~322                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[2]~322                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[7]~110                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[7]~110                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[6]~111                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[6]~111                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[5]~112                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[5]~112                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[4]~113                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[4]~113                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[3]~114                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[3]~114                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[10]~115                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[10]~115                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[2]~116                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[2]~116                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[1]~117                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[1]~117                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[9]~118                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[9]~118                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[0]~119                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[0]~119                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[8]~120                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[8]~120                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[3]~323                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[3]~323                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[2]~23                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[2]~23                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[4]~26                                               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[4]~26                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[1]~27                                               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[1]~27                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[4]~324                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[4]~324                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[5]~325                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[5]~325                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[6]~326                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[6]~326                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[7]~327                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[7]~327                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[0]~52                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[0]~52                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[1]~53                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[1]~53                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state~103                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state~103                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[8]~328                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[8]~328                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[9]~329                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[9]~329                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[10]~330                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[10]~330                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[11]~331                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[11]~331                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[12]~332                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[12]~332                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[13]~333                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[13]~333                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[14]~334                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[14]~334                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[15]~335                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[15]~335                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[16]~7081                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[16]~7081                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[16]~336                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[16]~336                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[17]~337                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[17]~337                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[18]~7082                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[18]~7082                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[18]~338                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[18]~338                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[19]~339                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[19]~339                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[20]~7083                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[20]~7083                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[20]~340                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[20]~340                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[8]~8436_DUP_COMB                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_3[6]~102                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|wordN_2[0]~103                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[13]~8149_DUP_COMB                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[1]~8403_DUP_COMB                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[18]~8335_DUP_COMB                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[11]~8263_DUP_COMB                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[10]~8353_DUP_COMB                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[2]~8317_DUP_COMB                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[28]~8199_DUP_COMB                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[3]~112                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[3]~112                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[10]~113                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[10]~113                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[10]~978                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[10]~978                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[30]~979                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[30]~979                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[20]~980                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[20]~980                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[11]~981                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[11]~981                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[29]~982                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[29]~982                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[12]~983                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[12]~983                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[29]~610                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[29]~610                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[25]~611                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[25]~611                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[21]~612                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[21]~612                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[17]~613                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[17]~613                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[13]~614                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[13]~614                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[9]~615                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[9]~615                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[5]~616                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[5]~616                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[8]~984                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[8]~984                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[3]~985                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[3]~985                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[7]~120                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[7]~120                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[7]~120                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[7]~120                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[7]~120                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[7]~120                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[7]~120                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[7]~120                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[6]~121                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[6]~121                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[6]~121                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[6]~121                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[6]~121                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[6]~121                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[6]~121                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[6]~121                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[5]~122                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[5]~122                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[5]~122                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[5]~122                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[5]~122                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[5]~122                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[5]~122                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[5]~122                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[4]~123                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[4]~123                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[4]~123                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[4]~123                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[4]~123                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[4]~123                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[4]~123                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[4]~123                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[3]~124                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[3]~124                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[3]~124                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[3]~124                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[3]~124                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[3]~124                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[3]~124                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[3]~124                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[2]~125                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[2]~125                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[2]~125                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[2]~125                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[2]~125                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[2]~125                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[2]~125                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[2]~125                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[1]~126                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[1]~126                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[1]~126                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[1]~126                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[1]~126                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[1]~126                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[1]~126                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[1]~126                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[0]~127                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[0]~127                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[0]~127                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[0]~127                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[0]~127                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[0]~127                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[0]~127                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[0]~127                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~193                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~193                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[7]~986                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[7]~986                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[15]~987                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[15]~987                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[6]~988                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[6]~988                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[14]~989                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[14]~989                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[13]~990                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[13]~990                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[5]~991                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[5]~991                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[1]~992                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[1]~992                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[9]~993                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[9]~993                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:cmd_type_reg|reg_o[0]~16                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:cmd_type_reg|reg_o[0]~16                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[6]~239                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[6]~239                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[3]~240                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[3]~240                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[2]~241                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[2]~241                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[0]~994                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[0]~994                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~323                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~323                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[23]~617                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[23]~617                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[7]~618                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[7]~618                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[15]~619                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[15]~619                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[30]~620                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[30]~620                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[14]~621                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[14]~621                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[6]~622                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[6]~622                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[4]~623                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[4]~623                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[12]~624                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[12]~624                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[11]~625                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[11]~625                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[19]~626                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[19]~626                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[26]~627                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[26]~627                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[10]~628                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[10]~628                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[8]~629                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[8]~629                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[16]~630                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[16]~630                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[24]~631                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[24]~631                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[0]~512                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[0]~512                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[5]~1725                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[5]~1725                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[0]~170                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[0]~170                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[6]~171                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[6]~171                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[2]~172                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[2]~172                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[1]~242                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[1]~242                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[4]~151                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[4]~151                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[9]~152                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[9]~152                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[2]~153                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[2]~153                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[11]~154                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[11]~154                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[12]~155                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[12]~155                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[3]~156                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[3]~156                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[15]~157                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[15]~157                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[13]~158                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[13]~158                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[14]~159                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[14]~159                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:cmd_type_reg|reg_o[0]~26                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:cmd_type_reg|reg_o[0]~26                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[1]~513                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[1]~513                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~194                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~194                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_c3d:a_fefifo5|llreq~16                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_c3d:a_fefifo5|llreq~16                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[2]~995                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[2]~995                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[4]~996                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[4]~996                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|data_clk_reg~16                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|data_clk_reg~16                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~313                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~313                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[2]~514                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[2]~514                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[7]~176                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[7]~176                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[6]~177                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[6]~177                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[5]~178                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[5]~178                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[4]~179                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[4]~179                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[3]~180                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[3]~180                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[10]~181                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[10]~181                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[2]~182                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[2]~182                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[1]~183                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[1]~183                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[9]~184                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[9]~184                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[0]~185                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[0]~185                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[8]~186                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[8]~186                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[3]~515                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[3]~515                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[2]~29                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[2]~29                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[4]~38                                               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[4]~38                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[1]~39                                               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[1]~39                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[4]~516                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[4]~516                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[5]~517                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[5]~517                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[6]~518                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[6]~518                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[7]~519                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[7]~519                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[0]~64                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[0]~64                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[1]~65                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[1]~65                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state~109                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state~109                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[8]~520                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[8]~520                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[9]~521                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[9]~521                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[10]~522                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[10]~522                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[11]~523                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[11]~523                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[12]~524                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[12]~524                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[13]~525                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[13]~525                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[14]~526                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[14]~526                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[15]~527                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[15]~527                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[16]~7129                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[16]~7129                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[16]~528                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[16]~528                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[17]~529                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[17]~529                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[18]~7130                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[18]~7130                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[18]~530                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[18]~530                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[19]~531                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[19]~531                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[20]~7131                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[20]~7131                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[20]~532                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[20]~532                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[21]~533                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[21]~533                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[22]~7132                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[22]~7132                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[22]~534                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[22]~534                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[23]~535                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[23]~535                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[24]~7133                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[24]~7133                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[24]~536                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[24]~536                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[25]~537                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[25]~537                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[26]~7134                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[26]~7134                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[26]~538                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[26]~538                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[27]~539                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[27]~539                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[28]~7135                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[28]~7135                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[28]~540                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[28]~540                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[29]~541                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[29]~541                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[30]~7136                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[30]~7136                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[30]~542                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[30]~542                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[31]~543                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[31]~543                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[0]~243                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[0]~243                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[1]~173                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[1]~173                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[3]~106                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[3]~106                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[10]~107                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; cc_reset:cc_reset0|rst_shift_reg[10]~107                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[10]~921                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[10]~921                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[30]~922                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[30]~922                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[20]~923                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[20]~923                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[11]~924                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[11]~924                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[29]~925                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[29]~925                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[12]~926                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[12]~926                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[29]~544                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[29]~544                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[25]~545                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[25]~545                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[21]~546                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[21]~546                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[17]~547                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[17]~547                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[13]~548                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[13]~548                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[9]~549                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[9]~549                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[5]~550                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[5]~550                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[8]~927                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[8]~927                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[3]~928                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[3]~928                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[7]~96                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[7]~96                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[7]~96                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[7]~96                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[7]~96                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[7]~96                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[7]~96                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[7]~96                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[6]~97                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[6]~97                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[6]~97                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[6]~97                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[6]~97                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[6]~97                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[6]~97                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[6]~97                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[5]~98                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[5]~98                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[5]~98                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[5]~98                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[5]~98                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[5]~98                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[5]~98                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[5]~98                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[4]~99                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[4]~99                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[4]~99                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[4]~99                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[4]~99                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[4]~99                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[4]~99                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[4]~99                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[3]~100                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[3]~100                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[3]~100                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[3]~100                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[3]~100                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[3]~100                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[3]~100                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[3]~100                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[2]~101                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[2]~101                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[2]~101                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[2]~101                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[2]~101                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[2]~101                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[2]~101                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[2]~101                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[1]~102                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[1]~102                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[1]~102                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[1]~102                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[1]~102                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[1]~102                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[1]~102                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[1]~102                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[0]~103                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_2[0]~103                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[0]~103                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_0[0]~103                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[0]~103                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_1[0]~103                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[0]~103                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3[0]~103                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~187                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~187                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[7]~929                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[7]~929                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[15]~930                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[15]~930                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[6]~931                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[6]~931                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[14]~932                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[14]~932                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[13]~933                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[13]~933                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[5]~934                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[5]~934                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[1]~935                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[1]~935                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[9]~936                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[9]~936                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:cmd_type_reg|reg_o[0]~13                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:cmd_type_reg|reg_o[0]~13                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[6]~224                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[6]~224                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[3]~225                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[3]~225                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[2]~226                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[2]~226                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[0]~937                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[0]~937                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~320                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~320                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[23]~551                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[23]~551                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[7]~552                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[7]~552                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[15]~553                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[15]~553                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[30]~554                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[30]~554                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[14]~555                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[14]~555                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[6]~556                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[6]~556                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[4]~557                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[4]~557                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[12]~558                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[12]~558                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[11]~559                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[11]~559                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[19]~560                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[19]~560                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[26]~561                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[26]~561                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[10]~562                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[10]~562                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[8]~563                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[8]~563                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[16]~564                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[16]~564                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[24]~565                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg|reg_o[24]~565                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[0]~416                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[0]~416                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[5]~1722                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[5]~1722                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[0]~158                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[0]~158                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[6]~159                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[6]~159                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[2]~160                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[2]~160                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[1]~227                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[1]~227                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[4]~124                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[4]~124                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[9]~125                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[9]~125                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[2]~126                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[2]~126                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[11]~127                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[11]~127                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[12]~128                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[12]~128                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[3]~129                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[3]~129                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[15]~130                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[15]~130                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[13]~131                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[13]~131                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[14]~132                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|sync_num[14]~132                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:cmd_type_reg|reg_o[0]~23                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:cmd_type_reg|reg_o[0]~23                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[1]~417                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[1]~417                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~188                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~188                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_c3d:a_fefifo5|llreq~13                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_c3d:a_fefifo5|llreq~13                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[2]~938                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[2]~938                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[4]~939                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|cmd_code[4]~939                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|data_clk_reg~13                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|data_clk_reg~13                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~310                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~310                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[2]~418                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[2]~418                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[7]~143                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[7]~143                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[6]~144                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[6]~144                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[5]~145                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[5]~145                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[4]~146                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[4]~146                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[3]~147                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[3]~147                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[10]~148                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[10]~148                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[2]~149                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[2]~149                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[1]~150                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[1]~150                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[9]~151                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[9]~151                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[0]~152                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[0]~152                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[8]~153                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t|reg_o[8]~153                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[3]~419                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[3]~419                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[2]~26                                              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[2]~26                                              ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[4]~32                                               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[4]~32                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[1]~33                                               ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23|dffe26a[1]~33                                               ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[4]~420                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[4]~420                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[5]~421                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[5]~421                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[6]~422                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[6]~422                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[7]~423                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[7]~423                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[0]~58                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[0]~58                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[1]~59                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dffe10a[1]~59                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state~106                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state~106                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[8]~424                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[8]~424                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[9]~425                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[9]~425                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[10]~426                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[10]~426                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[11]~427                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[11]~427                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[12]~428                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[12]~428                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[13]~429                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[13]~429                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[14]~430                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[14]~430                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[15]~431                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[15]~431                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[16]~7105                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[16]~7105                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[16]~432                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[16]~432                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[17]~433                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[17]~433                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[18]~7106                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[18]~7106                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[18]~434                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[18]~434                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[19]~435                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[19]~435                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[20]~7107                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[20]~7107                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[20]~436                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[20]~436                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[21]~437                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[21]~437                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[22]~7108                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[22]~7108                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[22]~438                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[22]~438                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[23]~439                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[23]~439                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[24]~7109                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[24]~7109                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[24]~440                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[24]~440                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[25]~441                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[25]~441                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[26]~7110                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[26]~7110                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[26]~442                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[26]~442                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[27]~443                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[27]~443                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[28]~7111                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[28]~7111                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[28]~444                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[28]~444                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[29]~445                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[29]~445                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[30]~7112                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx_word[30]~7112                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[30]~446                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[30]~446                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[31]~447                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|crc_reg[31]~447                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[0]~228                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg|reg_o[0]~228                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[1]~161                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t|reg_o[1]~161                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[24]~8431_DUP_COMB                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[2]~8498                                                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[14]~8500                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[14]~8502                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8504                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[21]~8506                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[15]~8508                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[15]~8510                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[11]~8512                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[11]~8514                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[23]~8516                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[23]~8518                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[7]~8520                                                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[7]~8522                                                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[27]~8524                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[27]~8526                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[3]~8528                                                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[3]~8530                                                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[25]~8532                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[25]~8534                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8536                                                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8538                                                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[26]~8540                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[26]~8542                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[31]~8544                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[31]~8546                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8548                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8550                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[16]~8552                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[16]~8554                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[17]~8556                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; sync_gen:sync_gen0|sync_gen_core:sgc|current_state~121                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[9]~8421_DUP_COMB                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[20]~8231_DUP_COMB_8489                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[10]~8362_DUP_COMB                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[2]~8496                                                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization ;           ;                                                                                                                                                                                                                                       ;                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in C:/scuba2_repository/cards/clk_card/clk_card/synth_rev_A_AA/clk_card.fit.eqn.


+----------------+
; Floorplan View ;
+----------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/scuba2_repository/cards/clk_card/clk_card/synth_rev_A_AA/clk_card.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+--------------------------------+-------------------------------------------+
; Resource                       ; Usage                                     ;
+--------------------------------+-------------------------------------------+
; Logic cells                    ; 9,112 / 32,470 ( 28 % )                   ;
; Registers                      ; 4,002 / 35,978 ( 11 % )                   ;
; Total LABs                     ; 1,228 / 3,247 ( 37 % )                    ;
; Logic elements in carry chains ; 1460                                      ;
; User inserted logic cells      ; 0                                         ;
; Virtual pins                   ; 0                                         ;
; I/O pins                       ; 109 / 598 ( 18 % )                        ;
;     -- Clock pins              ; 1 / 16 ( 6 % )                            ;
; Global signals                 ; 7                                         ;
; M512s                          ; 14 / 295 ( 4 % )                          ;
; M4Ks                           ; 171 / 171 ( 100 % )                       ;
; M-RAMs                         ; 0 / 4 ( 0 % )                             ;
; Total memory bits              ; 677,888 / 3,317,184 ( 20 % )              ;
; Total RAM block bits           ; 796,032 / 3,317,184 ( 23 % )              ;
; DSP block 9-bit elements       ; 8 / 96 ( 8 % )                            ;
; Global clocks                  ; 7 / 16 ( 43 % )                           ;
; Regional clocks                ; 0 / 16 ( 0 % )                            ;
; Fast regional clocks           ; 0 / 32 ( 0 % )                            ;
; DIFFIOCLKs                     ; 0 / 32 ( 0 % )                            ;
; SERDES transmitters            ; 0 / 82 ( 0 % )                            ;
; SERDES receivers               ; 0 / 82 ( 0 % )                            ;
; Maximum fan-out node           ; cc_pll:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                ; 4124                                      ;
; Total fan-out                  ; 43839                                     ;
; Average fan-out                ; 4.66                                      ;
+--------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                             ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; dip_sw3          ; A8    ; 4        ; 68           ; 58           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; dip_sw4          ; A9    ; 4        ; 66           ; 58           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; dv_pulse_bnc     ; AF12  ; 7        ; 60           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; dv_pulse_fibre   ; AG12  ; 7        ; 60           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; eeprom_si        ; AF16  ; 8        ; 29           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_clkr    ; AE10  ; 7        ; 64           ; 0            ; 1           ; 67                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[0] ; AG9   ; 7        ; 66           ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[1] ; AF9   ; 7        ; 68           ; 0            ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[2] ; AE9   ; 7        ; 68           ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[3] ; AH8   ; 7        ; 68           ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[4] ; AH9   ; 7        ; 68           ; 0            ; 5           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[5] ; AD8   ; 7        ; 71           ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[6] ; AF8   ; 7        ; 71           ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_data[7] ; AG8   ; 7        ; 71           ; 0            ; 5           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_rdy     ; AE14  ; 7        ; 47           ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_rvs     ; AD10  ; 7        ; 66           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_sc_nd   ; AF10  ; 7        ; 64           ; 0            ; 4           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; fibre_rx_status  ; AH10  ; 7        ; 64           ; 0            ; 5           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; inclk14          ; K17   ; 3        ; 36           ; 58           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_ac_a  ; W26   ; 1        ; 0            ; 19           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_ac_b  ; Y26   ; 1        ; 0            ; 17           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_bc1_a ; U26   ; 1        ; 0            ; 23           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_bc1_b ; V26   ; 1        ; 0            ; 21           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_bc2_a ; W28   ; 1        ; 0            ; 20           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_bc2_b ; Y28   ; 1        ; 0            ; 18           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_bc3_a ; T28   ; 1        ; 0            ; 24           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_bc3_b ; V27   ; 1        ; 0            ; 22           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_rc1_a ; AB28  ; 1        ; 0            ; 14           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_rc1_b ; AA28  ; 1        ; 0            ; 16           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_rc2_a ; AE28  ; 1        ; 0            ; 10           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_rc2_b ; AC28  ; 1        ; 0            ; 12           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_rc3_a ; AB26  ; 1        ; 0            ; 13           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_rc3_b ; AA25  ; 1        ; 0            ; 15           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_rc4_a ; AF28  ; 1        ; 0            ; 9            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_reply_rc4_b ; AD28  ; 1        ; 0            ; 11           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; rs232_rx         ; AF17  ; 8        ; 25           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; rst_n            ; AC9   ; 7        ; 62           ; 0            ; 5           ; 13                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; slot_id[0]       ; C28   ; 2        ; 0            ; 49           ; 3           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; slot_id[1]       ; C27   ; 2        ; 0            ; 49           ; 2           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; slot_id[2]       ; H23   ; 2        ; 0            ; 49           ; 1           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; slot_id[3]       ; H24   ; 2        ; 0            ; 49           ; 0           ; 8                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; ttl_nrx1         ; L24   ; 2        ; 0            ; 42           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; ttl_nrx2         ; H26   ; 2        ; 0            ; 42           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; ttl_nrx3         ; H25   ; 2        ; 0            ; 42           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+
; eeprom_cs        ; AG16  ; 8        ; 27           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; eeprom_sck       ; AE16  ; 8        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; eeprom_so        ; AD16  ; 8        ; 29           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_rx_a_nb    ; AF11  ; 7        ; 62           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_rx_bisten  ; AE11  ; 7        ; 62           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_rx_refclk  ; C15   ; 10       ; 38           ; 58           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_rx_rf      ; AH11  ; 7        ; 62           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_clkw    ; K14   ; 9        ; 43           ; 58           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_data[0] ; AF5   ; 7        ; 80           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_data[1] ; AH5   ; 7        ; 80           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_data[2] ; AF4   ; 7        ; 82           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_data[3] ; AG4   ; 7        ; 82           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_data[4] ; AG5   ; 7        ; 82           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_data[5] ; AG3   ; 7        ; 84           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_data[6] ; AE5   ; 7        ; 84           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_data[7] ; AH4   ; 7        ; 84           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_ena     ; AG6   ; 7        ; 78           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; fibre_tx_sc_nd   ; AE6   ; 7        ; 80           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; grn_led          ; AC23  ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; lvds_clk         ; E15   ; 9        ; 43           ; 58           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; lvds_cmd         ; G24   ; 2        ; 0            ; 50           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; lvds_spare       ; G23   ; 2        ; 0            ; 50           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; lvds_sync        ; F24   ; 2        ; 0            ; 51           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[10]     ; AE24  ; 8        ; 5            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[11]     ; AG24  ; 8        ; 3            ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[12]     ; AF25  ; 8        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[13]     ; AH25  ; 8        ; 1            ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[14]     ; AG25  ; 8        ; 1            ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[15]     ; AH26  ; 8        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[1]      ; AG22  ; 8        ; 9            ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[2]      ; AH22  ; 8        ; 9            ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[3]      ; AF22  ; 8        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[4]      ; AE22  ; 8        ; 7            ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[5]      ; AH23  ; 8        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[6]      ; AF23  ; 8        ; 7            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[7]      ; AD23  ; 8        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[8]      ; AG23  ; 8        ; 5            ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_e[9]      ; AH24  ; 8        ; 5            ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[10]     ; AD19  ; 8        ; 21           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[11]     ; AF19  ; 8        ; 21           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[12]     ; AG19  ; 8        ; 21           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[13]     ; AH19  ; 8        ; 21           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[14]     ; AD18  ; 8        ; 23           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[15]     ; AE18  ; 8        ; 23           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[1]      ; AD21  ; 8        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[2]      ; AE21  ; 8        ; 14           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[3]      ; AG21  ; 8        ; 14           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[4]      ; AF21  ; 8        ; 17           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[5]      ; AE20  ; 8        ; 17           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[6]      ; AF20  ; 8        ; 17           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[7]      ; AH21  ; 8        ; 19           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[8]      ; AH20  ; 8        ; 19           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictor_o[9]      ; AE19  ; 8        ; 19           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictorclk_e      ; AG26  ; 8        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; mictorclk_o      ; AG18  ; 8        ; 23           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; red_led          ; AB22  ; 8        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; rs232_tx         ; AG17  ; 8        ; 25           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; ttl_tx1          ; L21   ; 2        ; 0            ; 43           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; ttl_tx2          ; G27   ; 2        ; 0            ; 43           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; ttl_tx3          ; G28   ; 2        ; 0            ; 43           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; ttl_txena1       ; K22   ; 2        ; 0            ; 44           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; ttl_txena2       ; G26   ; 2        ; 0            ; 44           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; ttl_txena3       ; G25   ; 2        ; 0            ; 44           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; wdog             ; E6    ; 4        ; 80           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; ylw_led          ; AC24  ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 16 / 70 ( 22 % ) ; 3.3V          ; --           ;
; 2        ; 16 / 74 ( 21 % ) ; 3.3V          ; --           ;
; 3        ; 1 / 70 ( 1 % )   ; 3.3V          ; --           ;
; 4        ; 4 / 74 ( 5 % )   ; 3.3V          ; --           ;
; 5        ; 0 / 74 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 0 / 70 ( 0 % )   ; 3.3V          ; --           ;
; 7        ; 29 / 74 ( 39 % ) ; 3.3V          ; --           ;
; 8        ; 41 / 71 ( 57 % ) ; 3.3V          ; --           ;
; 9        ; 2 / 6 ( 33 % )   ; 3.3V          ; --           ;
; 10       ; 1 / 4 ( 25 % )   ; 3.3V          ; --           ;
; 11       ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
; 12       ; 0 / 4 ( 0 % )    ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                            ;
+----------+------------+----------+---------------------------+--------+--------------+---------+------------+-------------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; Termination ; User Assignment ;
+----------+------------+----------+---------------------------+--------+--------------+---------+------------+-------------+-----------------+
; A2       ;            ; 4        ; VCCIO4                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; A3       ; 579        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A4       ; 577        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A5       ; 588        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A6       ; 595        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A7       ; 601        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A8       ; 618        ; 4        ; dip_sw3                   ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; A9       ; 621        ; 4        ; dip_sw4                   ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; A10      ; 626        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A11      ; 633        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A12      ;            ; 4        ; VCCIO4                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; A13      ; 645        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A14      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; A15      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; A16      ; 706        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A17      ;            ; 3        ; VCCIO3                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; A18      ; 718        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A19      ; 724        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A20      ; 737        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A21      ; 741        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A22      ; 751        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A23      ; 757        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A24      ; 765        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A25      ; 769        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A26      ; 776        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; A27      ;            ; 3        ; VCCIO3                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; AA1      ; 443        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA2      ; 442        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA3      ; 438        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA4      ; 439        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA5      ; 415        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA6      ; 416        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA7      ; 411        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA8      ; 412        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA9      ; 355        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AA10     ; 343        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AA11     ; 324        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AA12     ; 301        ; 7        ; ^VCCSEL                   ;        ;              ;         ; --         ; --          ;                 ;
; AA13     ;            ; 1        ; VCCG_PLL6                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; AA14     ; 286        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AA15     ; 285        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AA16     ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; AA17     ; 274        ; 8        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ;
; AA18     ; 268        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AA19     ; 256        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AA20     ; 245        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AA21     ; 163        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA22     ; 164        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA23     ; 159        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA24     ; 160        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA25     ; 136        ; 1        ; lvds_reply_rc3_b          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; AA26     ; 137        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA27     ; 133        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AA28     ; 132        ; 1        ; lvds_reply_rc1_b          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; AB1      ; 434        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AB2      ; 433        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AB3      ; 430        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AB4      ; 429        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AB5      ; 407        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AB6      ; 408        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AB7      ; 387        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AB8      ; 359        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AB9      ; 349        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AB10     ; 346        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AB11     ; 327        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AB12     ; 321        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AB13     ; 295        ; 7        ; ^nCE                      ;        ;              ;         ; --         ; --          ;                 ;
; AB14     ;            ; 1        ; GNDG_PLL6                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; AB15     ; 280        ; 8        ; ^MSEL2                    ;        ;              ;         ; --         ; --          ;                 ;
; AB16     ;            ; 12       ; VCC_PLL6_OUTB             ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; AB17     ; 275        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AB18     ; 258        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AB19     ; 240        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AB20     ; 213        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AB21     ; 207        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AB22     ; 192        ; 8        ; red_led                   ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AB23     ; 167        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AB24     ; 168        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AB25     ; 146        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AB26     ; 145        ; 1        ; lvds_reply_rc3_a          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; AB27     ; 142        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AB28     ; 141        ; 1        ; lvds_reply_rc1_a          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; AC1      ; 426        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AC2      ; 425        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AC3      ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; AC4      ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; AC5      ; 384        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AC6      ; 378        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AC7      ; 362        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AC8      ; 345        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AC9      ; 332        ; 7        ; rst_n                     ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AC10     ; 326        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AC11     ; 314        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AC12     ; 302        ; 7        ; ^PORSEL                   ;        ;              ;         ; --         ; --          ;                 ;
; AC13     ; 296        ; 7        ; ^nCEO                     ;        ;              ;         ; --         ; --          ;                 ;
; AC14     ;            ; 11       ; VCC_PLL6_OUTA             ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; AC15     ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; AC16     ; 278        ; 8        ; ^MSEL0                    ;        ;              ;         ; --         ; --          ;                 ;
; AC17     ; 276        ; 8        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ;
; AC18     ; 277        ; 8        ; PLL_ENA                   ;        ;              ;         ; --         ; --          ;                 ;
; AC19     ; 234        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AC20     ; 228        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AC21     ; 233        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AC22     ; 222        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AC23     ; 188        ; 8        ; grn_led                   ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AC24     ; 186        ; 8        ; ylw_led                   ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AC25     ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; AC26     ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; AC27     ; 150        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AC28     ; 149        ; 1        ; lvds_reply_rc2_b          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; AD1      ; 422        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AD2      ; 421        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AD3      ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; AD4      ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; AD5      ; 368        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AD6      ; 366        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AD7      ; 371        ; 7        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; AD8      ; 354        ; 7        ; fibre_rx_data[5]          ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AD9      ; 340        ; 7        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; AD10     ; 341        ; 7        ; fibre_rx_rvs              ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AD11     ; 309        ; 7        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; AD12     ; 317        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AD13     ; 312        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AD14     ; 293        ; 7        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ;
; AD15     ; 290        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AD16     ; 260        ; 8        ; eeprom_so                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AD17     ; 255        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AD18     ; 244        ; 8        ; mictor_o[14]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AD19     ; 236        ; 8        ; mictor_o[10]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AD20     ; 235        ; 8        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; AD21     ; 218        ; 8        ; mictor_o[1]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AD22     ; 204        ; 8        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; AD23     ; 205        ; 8        ; mictor_e[7]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AD24     ; 201        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AD25     ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; AD26     ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; AD27     ; 154        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AD28     ; 153        ; 1        ; lvds_reply_rc4_b          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; AE1      ; 418        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AE2      ; 417        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AE3      ; 402        ; 6        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; AE4      ; 376        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AE5      ; 386        ; 7        ; fibre_tx_data[6]          ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE6      ; 372        ; 7        ; fibre_tx_sc_nd            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE7      ; 367        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AE8      ; 353        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AE9      ; 348        ; 7        ; fibre_rx_data[2]          ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE10     ; 334        ; 7        ; fibre_rx_clkr             ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE11     ; 331        ; 7        ; fibre_rx_bisten           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE12     ; 322        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AE13     ; 313        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AE14     ; 294        ; 7        ; fibre_rx_rdy              ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE15     ; 289        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AE16     ; 263        ; 8        ; eeprom_sck                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE17     ; 253        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AE18     ; 246        ; 8        ; mictor_o[15]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE19     ; 232        ; 8        ; mictor_o[9]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE20     ; 224        ; 8        ; mictor_o[5]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE21     ; 220        ; 8        ; mictor_o[2]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE22     ; 209        ; 8        ; mictor_e[4]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE23     ; 211        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AE24     ; 198        ; 8        ; mictor_e[10]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AE25     ; 197        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AE26     ; 173        ; 1        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; AE27     ; 158        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AE28     ; 157        ; 1        ; lvds_reply_rc2_a          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; AF1      ; 414        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AF2      ; 413        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AF3      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; AF4      ; 379        ; 7        ; fibre_tx_data[2]          ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF5      ; 375        ; 7        ; fibre_tx_data[0]          ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF6      ; 360        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AF7      ; 364        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AF8      ; 356        ; 7        ; fibre_rx_data[6]          ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF9      ; 347        ; 7        ; fibre_rx_data[1]          ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF10     ; 339        ; 7        ; fibre_rx_sc_nd            ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF11     ; 333        ; 7        ; fibre_rx_a_nb             ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF12     ; 323        ; 7        ; dv_pulse_bnc              ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF13     ; 315        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AF14     ;            ; 1        ; GNDA_PLL6                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; AF15     ; 284        ; 12       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AF16     ; 262        ; 8        ; eeprom_si                 ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF17     ; 250        ; 8        ; rs232_rx                  ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF18     ; 243        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AF19     ; 237        ; 8        ; mictor_o[11]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF20     ; 227        ; 8        ; mictor_o[6]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF21     ; 223        ; 8        ; mictor_o[4]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF22     ; 212        ; 8        ; mictor_e[3]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF23     ; 206        ; 8        ; mictor_e[6]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF24     ; 195        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AF25     ; 193        ; 8        ; mictor_e[12]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AF26     ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; AF27     ; 162        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; AF28     ; 161        ; 1        ; lvds_reply_rc4_a          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; AG1      ;            ; 6        ; VCCIO6                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; AG2      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; AG3      ; 385        ; 7        ; fibre_tx_data[5]          ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG4      ; 380        ; 7        ; fibre_tx_data[3]          ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG5      ; 382        ; 7        ; fibre_tx_data[4]          ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG6      ; 370        ; 7        ; fibre_tx_ena              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG7      ; 361        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AG8      ; 357        ; 7        ; fibre_rx_data[7]          ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG9      ; 344        ; 7        ; fibre_rx_data[0]          ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG10     ; 336        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AG11     ; 328        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AG12     ; 325        ; 7        ; dv_pulse_fibre            ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG13     ; 318        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AG14     ;            ; 1        ; VCCA_PLL6                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; AG15     ; 283        ; 12       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AG16     ; 257        ; 8        ; eeprom_cs                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG17     ; 252        ; 8        ; rs232_tx                  ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG18     ; 247        ; 8        ; mictorclk_o               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG19     ; 239        ; 8        ; mictor_o[12]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG20     ; 226        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AG21     ; 221        ; 8        ; mictor_o[3]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG22     ; 215        ; 8        ; mictor_e[1]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG23     ; 203        ; 8        ; mictor_e[8]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG24     ; 196        ; 8        ; mictor_e[11]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG25     ; 190        ; 8        ; mictor_e[14]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG26     ; 187        ; 8        ; mictorclk_e               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AG27     ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; AG28     ;            ; 1        ; VCCIO1                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; AH2      ;            ; 7        ; VCCIO7                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; AH3      ; 383        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AH4      ; 388        ; 7        ; fibre_tx_data[7]          ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH5      ; 377        ; 7        ; fibre_tx_data[1]          ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH6      ; 369        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AH7      ; 363        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AH8      ; 350        ; 7        ; fibre_rx_data[3]          ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH9      ; 351        ; 7        ; fibre_rx_data[4]          ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH10     ; 338        ; 7        ; fibre_rx_status           ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH11     ; 330        ; 7        ; fibre_rx_rf               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH12     ;            ; 7        ; VCCIO7                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; AH13     ; 320        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AH14     ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; AH15     ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; AH16     ; 259        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; AH17     ;            ; 8        ; VCCIO8                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; AH18     ; 272        ; 8        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; AH19     ; 241        ; 8        ; mictor_o[13]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH20     ; 231        ; 8        ; mictor_o[8]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH21     ; 229        ; 8        ; mictor_o[7]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH22     ; 214        ; 8        ; mictor_e[2]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH23     ; 208        ; 8        ; mictor_e[5]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH24     ; 200        ; 8        ; mictor_e[9]               ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH25     ; 191        ; 8        ; mictor_e[13]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH26     ; 189        ; 8        ; mictor_e[15]              ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; AH27     ;            ; 8        ; VCCIO8                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; B1       ;            ; 5        ; VCCIO5                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; B2       ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; B3       ; 580        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B4       ; 585        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B5       ; 583        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B6       ; 598        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B7       ; 596        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B8       ; 617        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B9       ; 616        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B10      ; 631        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B11      ; 637        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B12      ; 640        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B13      ; 647        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B14      ;            ; 1        ; TEMPDIODEp                ;        ;              ;         ; --         ; --          ;                 ;
; B15      ; 682        ; 10       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B16      ; 708        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B17      ; 713        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B18      ; 722        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B19      ; 726        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B20      ; 736        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B21      ; 743        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B22      ; 750        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B23      ; 762        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B24      ; 774        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B25      ; 775        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B26      ; 778        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; B27      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; B28      ;            ; 2        ; VCCIO2                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; C1       ; 553        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; C2       ; 554        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; C3       ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; C4       ; 586        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C5       ; 590        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C6       ; 605        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C7       ; 606        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C8       ; 610        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C9       ; 613        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C10      ; 628        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C11      ; 634        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C12      ; 642        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C13      ; 650        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C14      ;            ; 1        ; TEMPDIODEn                ;        ;              ;         ; --         ; --          ;                 ;
; C15      ; 681        ; 10       ; fibre_rx_refclk           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; C16      ; 703        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C17      ; 715        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C18      ; 719        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C19      ; 728        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C20      ; 738        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C21      ; 744        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C22      ; 753        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C23      ; 759        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C24      ; 770        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C25      ; 767        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; C26      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; C27      ; 21         ; 2        ; slot_id[1]                ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; C28      ; 22         ; 2        ; slot_id[0]                ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; D1       ; 549        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; D2       ; 550        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; D3       ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; D4       ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; D5       ; 581        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D6       ; 600        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D7       ; 603        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D8       ; 609        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D9       ; 615        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D10      ; 630        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D11      ; 636        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D12      ; 643        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D13      ; 652        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D14      ;            ; 1        ; VCCG_PLL5                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; D15      ; 676        ; 9        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D16      ; 702        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D17      ; 711        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D18      ; 721        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D19      ; 733        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D20      ; 740        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D21      ; 746        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D22      ; 756        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D23      ; 754        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D24      ; 772        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; D25      ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; D26      ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; D27      ; 25         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; D28      ; 26         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; E1       ; 545        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; E2       ; 546        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; E3       ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; E4       ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; E5       ; 559        ; 5        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; E6       ; 593        ; 4        ; wdog                      ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; E7       ; 594        ; 4        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; E8       ; 612        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; E9       ; 625        ; 4        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; E10      ; 624        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; E11      ; 656        ; 4        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; E12      ; 648        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; E13      ; 653        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; E14      ;            ; 1        ; GNDG_PLL5                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; E15      ; 675        ; 9        ; lvds_clk                  ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; E16      ; 705        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; E17      ; 710        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; E18      ; 693        ; 3        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; E19      ; 729        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; E20      ; 730        ; 3        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; E21      ; 747        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; E22      ; 761        ; 3        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; E23      ; 760        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; E24      ; 16         ; 2        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; E25      ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; E26      ;            ; 1        ; NC                        ;        ;              ;         ; --         ; --          ;                 ;
; E27      ; 29         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; E28      ; 30         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; F1       ; 537        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; F2       ; 538        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; F3       ; 541        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; F4       ; 542        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; F5       ; 561        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; F6       ; 560        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; F7       ; 582        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F8       ; 589        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F9       ; 607        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F10      ; 620        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F11      ; 627        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F12      ; 651        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F13      ; 663        ; 4        ; #TMS                      ; input  ;              ;         ; --         ; --          ;                 ;
; F14      ;            ; 1        ; VCCA_PLL5                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; F15      ;            ; 9        ; VCC_PLL5_OUTA             ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; F16      ; 687        ; 3        ; ^DCLK                     ;        ;              ;         ; --         ; --          ;                 ;
; F17      ; 701        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F18      ; 712        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F19      ; 731        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F20      ; 763        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F21      ; 768        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F22      ; 777        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; F23      ; 15         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; F24      ; 14         ; 2        ; lvds_sync                 ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; F25      ; 33         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; F26      ; 34         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; F27      ; 37         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; F28      ; 38         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; G1       ; 529        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; G2       ; 530        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; G3       ; 534        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; G4       ; 533        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; G5       ; 555        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; G6       ; 556        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; G7       ; 578        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; G8       ; 587        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; G9       ; 604        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; G10      ; 619        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; G11      ; 639        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; G12      ; 644        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; G13      ; 669        ; 4        ; #TDI                      ; input  ;              ;         ; --         ; --          ;                 ;
; G14      ;            ; 1        ; GNDA_PLL5                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; G15      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; G16      ;            ; 10       ; VCC_PLL5_OUTB             ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; G17      ; 688        ; 3        ; ^CONF_DONE                ;        ;              ;         ; --         ; --          ;                 ;
; G18      ; 720        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; G19      ; 732        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; G20      ;            ; 1        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; G21      ; 771        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; G22      ; 773        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; G23      ; 19         ; 2        ; lvds_spare                ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; G24      ; 20         ; 2        ; lvds_cmd                  ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; G25      ; 42         ; 2        ; ttl_txena3                ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; G26      ; 41         ; 2        ; ttl_txena2                ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; G27      ; 45         ; 2        ; ttl_tx2                   ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; G28      ; 46         ; 2        ; ttl_tx3                   ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; H1       ; 520        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; H2       ; 521        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; H3       ; 524        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; H4       ; 525        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; H5       ; 552        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; H6       ; 551        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; H7       ; 548        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; H8       ; 547        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; H9       ; 599        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; H10      ; 611        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; H11      ; 638        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; H12      ; 646        ; 4        ; +~DATA0~ / RESERVED_INPUT ; input  ; LVTTL        ;         ; Column I/O ; Off         ; N               ;
; H13      ; 670        ; 4        ; #TDO                      ; output ;              ;         ; --         ; --          ;                 ;
; H14      ; 679        ; 9        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; H15      ; 680        ; 9        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; H16      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; H17      ; 696        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; H18      ; 709        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; H19      ; 734        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; H20      ; 748        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; H21      ; 28         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; H22      ; 27         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; H23      ; 24         ; 2        ; slot_id[2]                ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; H24      ; 23         ; 2        ; slot_id[3]                ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; H25      ; 51         ; 2        ; ttl_nrx3                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; H26      ; 50         ; 2        ; ttl_nrx2                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; H27      ; 54         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; H28      ; 55         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J1       ; 512        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J2       ; 513        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J3       ; 516        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J4       ; 517        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J5       ; 544        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J6       ; 543        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J7       ; 535        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J8       ; 536        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J9       ; 592        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; J10      ; 623        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; J11      ; 635        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; J12      ; 655        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; J13      ; 671        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; J14      ;            ; 4        ; VCCIO4                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; J15      ;            ; 3        ; VCCIO3                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; J16      ; 684        ; 10       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; J17      ; 690        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; J18      ; 716        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; J19      ; 725        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; J20      ; 742        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; J21      ; 39         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J22      ; 40         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J23      ; 32         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J24      ; 31         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J25      ; 58         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J26      ; 59         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J27      ; 62         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; J28      ; 63         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K1       ; 504        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K2       ; 505        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K3       ; 509        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K4       ; 508        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K5       ; 539        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K6       ; 540        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K7       ; 531        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K8       ; 532        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K9       ; 526        ; 5        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; K10      ; 629        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; K11      ; 641        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; K12      ; 665        ; 4        ; #TCK                      ; input  ;              ;         ; --         ; --          ;                 ;
; K13      ; 672        ; 4        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ;
; K14      ; 677        ; 9        ; fibre_tx_clkw             ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; K15      ; 678        ; 9        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; K16      ; 683        ; 10       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; K17      ; 689        ; 3        ; inclk14                   ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ;
; K18      ; 704        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; K19      ; 717        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; K20      ; 49         ; 2        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; K21      ; 43         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K22      ; 44         ; 2        ; ttl_txena1                ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; K23      ; 35         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K24      ; 36         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K25      ; 67         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K26      ; 66         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K27      ; 70         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; K28      ; 71         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L1       ; 496        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L2       ; 497        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L3       ; 500        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L4       ; 501        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L5       ; 522        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L6       ; 523        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L7       ; 528        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L8       ; 527        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L9       ; 519        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L10      ; 518        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L11      ; 649        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; L12      ; 664        ; 4        ; #TRST                     ; input  ;              ;         ; --         ; --          ;                 ;
; L13      ; 673        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; L14      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; L15      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; L16      ; 686        ; 3        ; ^nCONFIG                  ;        ;              ;         ; --         ; --          ;                 ;
; L17      ; 692        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; L18      ; 697        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; L19      ; 57         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L20      ; 56         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L21      ; 48         ; 2        ; ttl_tx1                   ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; L22      ; 47         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L23      ; 52         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L24      ; 53         ; 2        ; ttl_nrx1                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; L25      ; 74         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L26      ; 75         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L27      ; 78         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; L28      ; 79         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M1       ;            ; 5        ; VCCIO5                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; M2       ; 487        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M3       ; 491        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M4       ; 492        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M5       ; 511        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M6       ; 510        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M7       ; 515        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M8       ; 514        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M9       ; 507        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M10      ; 506        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M11      ; 654        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; M12      ; 666        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; M13      ; 674        ; 4        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ;
; M14      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; M15      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; M16      ; 685        ; 3        ; ^nSTATUS                  ;        ;              ;         ; --         ; --          ;                 ;
; M17      ; 691        ; 3        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ;
; M18      ; 698        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; M19      ; 69         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M20      ; 68         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M21      ; 61         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M22      ; 60         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M23      ; 65         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M24      ; 64         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M25      ; 83         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M26      ; 84         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M27      ; 87         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; M28      ;            ; 2        ; VCCIO2                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; N1       ; 488        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N2       ; 484        ; 5        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N3       ; 503        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N4       ; 502        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N5       ; 494        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N6       ; 495        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N7       ; 498        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N8       ; 499        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N9       ; 490        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N10      ; 489        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N11      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; N12      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; N13      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; N14      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; N15      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; N16      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; N17      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; N18      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; N19      ; 86         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N20      ; 85         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N21      ; 81         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N22      ; 80         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N23      ; 77         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N24      ; 76         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N25      ; 73         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N26      ; 72         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N27      ; 91         ; 2        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; N28      ; 88         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; P1       ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; P2       ; 483        ; 5        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; P3       ; 482        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; P4       ; 481        ; 5        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; P5       ;            ; 1        ; GNDA_PLL4                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; P6       ;            ; 1        ; VCCA_PLL4                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; P7       ;            ; 1        ; GNDG_PLL4                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; P8       ;            ; 1        ; VCCG_PLL4                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; P9       ;            ; 5        ; VCCIO5                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; P10      ; 493        ; 5        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; P11      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; P12      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; P13      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; P14      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; P15      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; P16      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; P17      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; P18      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; P19      ; 82         ; 2        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; P20      ;            ; 2        ; VCCIO2                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; P21      ;            ; 1        ; VCCG_PLL1                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; P22      ;            ; 1        ; GNDG_PLL1                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; P23      ;            ; 1        ; VCCA_PLL1                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; P24      ;            ; 1        ; GNDA_PLL1                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; P25      ; 94         ; 2        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; P26      ; 93         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; P27      ; 92         ; 2        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; P28      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; R1       ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; R2       ; 480        ; 6        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; R3       ; 477        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; R4       ; 478        ; 6        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; R5       ;            ; 1        ; GNDA_PLL3                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; R6       ;            ; 1        ; VCCA_PLL3                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; R7       ;            ; 1        ; GNDG_PLL3                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; R8       ;            ; 1        ; VCCG_PLL3                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; R9       ;            ; 6        ; VCCIO6                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; R10      ; 468        ; 6        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; R11      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; R12      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; R13      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; R14      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; R15      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; R16      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; R17      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; R18      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; R19      ; 107        ; 1        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; R20      ;            ; 1        ; VCCIO1                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; R21      ;            ; 1        ; VCCG_PLL2                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; R22      ;            ; 1        ; GNDG_PLL2                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; R23      ;            ; 1        ; VCCA_PLL2                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; R24      ;            ; 1        ; GNDA_PLL2                 ; gnd    ;              ;         ; --         ; --          ;                 ;
; R25      ; 97         ; 1        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; R26      ; 98         ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; R27      ; 95         ; 1        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; R28      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; T1       ; 476        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T2       ; 479        ; 6        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T3       ; 474        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T4       ; 473        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T5       ; 461        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T6       ; 460        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T7       ; 469        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T8       ; 470        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T9       ; 465        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T10      ; 464        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T11      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; T12      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; T13      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; T14      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; T15      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; T16      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; T17      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; T18      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; T19      ; 105        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T20      ; 106        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T21      ; 101        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T22      ; 102        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T23      ; 110        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T24      ; 111        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T25      ; 115        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T26      ; 114        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T27      ; 96         ; 1        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ;
; T28      ; 99         ; 1        ; lvds_reply_bc3_a          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; U1       ;            ; 6        ; VCCIO6                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; U2       ; 475        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U3       ; 472        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U4       ; 471        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U5       ; 453        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U6       ; 452        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U7       ; 448        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U8       ; 449        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U9       ; 456        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U10      ; 457        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U11      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; U12      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; U13      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; U14      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; U15      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; U16      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; U17      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; U18      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; U19      ; 118        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U20      ; 119        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U21      ; 126        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U22      ; 127        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U23      ; 123        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U24      ; 122        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U25      ; 104        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U26      ; 103        ; 1        ; lvds_reply_bc1_a          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; U27      ; 100        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; U28      ;            ; 1        ; VCCIO1                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; V1       ; 466        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V2       ; 467        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V3       ; 463        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V4       ; 462        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V5       ; 441        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V6       ; 440        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V7       ; 437        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V8       ; 436        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V9       ; 444        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V10      ; 445        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V11      ; 311        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; V12      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; V13      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; V14      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; V15      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; V16      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ;
; V17      ;            ; 1        ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ;
; V18      ; 266        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; V19      ; 130        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V20      ; 131        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V21      ; 139        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V22      ; 138        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V23      ; 135        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V24      ; 134        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V25      ; 113        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; V26      ; 112        ; 1        ; lvds_reply_bc1_b          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; V27      ; 108        ; 1        ; lvds_reply_bc3_b          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; V28      ; 109        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W1       ; 459        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W2       ; 458        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W3       ; 455        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W4       ; 454        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W5       ; 431        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W6       ; 432        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W7       ; 427        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W8       ; 428        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W9       ; 435        ; 6        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; W10      ; 319        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; W11      ; 310        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; W12      ; 299        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; W13      ; 291        ; 7        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ;
; W14      ; 288        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; W15      ; 287        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; W16      ; 282        ; 12       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; W17      ; 279        ; 8        ; ^MSEL1                    ;        ;              ;         ; --         ; --          ;                 ;
; W18      ; 267        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; W19      ; 249        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; W20      ; 140        ; 1        ; GND                       ;        ;              ;         ; --         ; --          ;                 ;
; W21      ; 147        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W22      ; 148        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W23      ; 143        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W24      ; 144        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W25      ; 121        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W26      ; 120        ; 1        ; lvds_reply_ac_a           ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; W27      ; 117        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; W28      ; 116        ; 1        ; lvds_reply_bc2_a          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; Y1       ; 451        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y2       ; 450        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y3       ; 447        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y4       ; 446        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y5       ; 420        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y6       ; 419        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y7       ; 423        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y8       ; 424        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y9       ; 373        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; Y10      ; 337        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; Y11      ; 316        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; Y12      ; 300        ; 7        ; ^nIO_PULLUP               ;        ;              ;         ; --         ; --          ;                 ;
; Y13      ; 292        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; Y14      ;            ; 7        ; VCCIO7                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; Y15      ;            ; 8        ; VCCIO8                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ;
; Y16      ; 281        ; 12       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; Y17      ; 273        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; Y18      ; 261        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; Y19      ; 248        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; Y20      ; 217        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ;
; Y21      ; 151        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y22      ; 152        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y23      ; 156        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y24      ; 155        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y25      ; 129        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y26      ; 128        ; 1        ; lvds_reply_ac_b           ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
; Y27      ; 125        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ;
; Y28      ; 124        ; 1        ; lvds_reply_bc2_b          ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ;
+----------+------------+----------+---------------------------+--------+--------------+---------+------------+-------------+-----------------+


+-----------------------------------------------------------------------+
; PLL Summary                                                           ;
+-----------------------------+-----------------------------------------+
; Name                        ; cc_pll:pll0|altpll:altpll_component|pll ;
+-----------------------------+-----------------------------------------+
; PLL type                    ; Enhanced                                ;
; Scan chain                  ; None                                    ;
; PLL mode                    ; Normal                                  ;
; Feedback source             ; --                                      ;
; Compensate clock            ; clock0                                  ;
; Switchover on loss of clock ; --                                      ;
; Switchover counter          ; --                                      ;
; Primary clock               ; inclk0                                  ;
; Input frequency 0           ; 25.0 MHz                                ;
; Input frequency 1           ; --                                      ;
; Nominal VCO frequency       ; 599.9 MHz                               ;
; Freq min lock               ; 12.5 MHz                                ;
; Freq max lock               ; 33.33 MHz                               ;
; Clock Offset                ; 0 ps                                    ;
; M VCO Tap                   ; 0                                       ;
; M Initial                   ; 1                                       ;
; M value                     ; 24                                      ;
; N value                     ; 1                                       ;
; M counter delay             ; 0 ps                                    ;
; N counter delay             ; 0 ps                                    ;
; M2 value                    ; --                                      ;
; N2 value                    ; --                                      ;
; SS counter                  ; --                                      ;
; Downspread                  ; --                                      ;
; Spread frequency            ; --                                      ;
; Charge pump current         ; 50 uA                                   ;
; Loop filter resistance      ; 1.021000 KOhm                           ;
; Loop filter capacitance     ; 10 pF                                   ;
; Freq zero                   ; 0.240 MHz                               ;
; Bandwidth                   ; 550 KHz                                 ;
; Freq pole                   ; 15.844 MHz                              ;
; enable0 counter             ; --                                      ;
; enable1 counter             ; --                                      ;
; Real time reconfigurable    ; Off                                     ;
; Scan chain MIF file         ; --                                      ;
; PLL location                ; PLL_5                                   ;
+-----------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                 ;
+----------------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; Name                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Delay ; Duty Cycle ; Counter ; Counter Delay ; Counter Value ; High / Low ; Initial ; VCO Tap ;
+----------------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; cc_pll:pll0|altpll:altpll_component|_clk0    ; clock0       ; 2    ; 1   ; 50.0 MHz         ; 0 (0 ps)    ; 0 ps  ; 50/50      ; G3      ; 0 ps          ; 12            ; 6/6 Even   ; 1       ; 0       ;
; cc_pll:pll0|altpll:altpll_component|_clk2    ; clock2       ; 8    ; 1   ; 200.0 MHz        ; 0 (0 ps)    ; 0 ps  ; 50/50      ; G2      ; 0 ps          ; 3             ; 2/1 Odd    ; 1       ; 0       ;
; cc_pll:pll0|altpll:altpll_component|_clk3    ; clock3       ; 1    ; 1   ; 25.0 MHz         ; 0 (0 ps)    ; 0 ps  ; 50/50      ; G1      ; 0 ps          ; 24            ; 12/12 Even ; 1       ; 0       ;
; cc_pll:pll0|altpll:altpll_component|_extclk0 ; extclock0    ; 1    ; 1   ; 25.0 MHz         ; 0 (0 ps)    ; 0 ps  ; 50/50      ; E0      ; 0 ps          ; 24            ; 12/12 Even ; 1       ; 0       ;
; cc_pll:pll0|altpll:altpll_component|_extclk1 ; extclock1    ; 1    ; 1   ; 25.0 MHz         ; 0 (0 ps)    ; 0 ps  ; 50/50      ; E1      ; 0 ps          ; 24            ; 12/12 Even ; 1       ; 0       ;
; cc_pll:pll0|altpll:altpll_component|_extclk2 ; extclock2    ; 1    ; 1   ; 25.0 MHz         ; 0 (0 ps)    ; 0 ps  ; 50/50      ; E2      ; 0 ps          ; 24            ; 12/12 Even ; 1       ; 0       ;
+----------------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+


+----------------------------------------------------------------------+
; Output Pin Load For Reported TCO                                     ;
+-------------------------+-------+------------------------------------+
; I/O Standard            ; Load  ; Termination Resistance             ;
+-------------------------+-------+------------------------------------+
; LVTTL                   ; 10 pF ; Not Available                      ;
; LVCMOS                  ; 10 pF ; Not Available                      ;
; 2.5 V                   ; 10 pF ; Not Available                      ;
; 1.8 V                   ; 10 pF ; Not Available                      ;
; 1.5 V                   ; 10 pF ; Not Available                      ;
; GTL                     ; 30 pF ; 25 Ohm                             ;
; GTL+                    ; 30 pF ; 25 Ohm                             ;
; 3.3-V PCI               ; 10 pF ; 25 Ohm                             ;
; 3.3-V PCI-X             ; 8 pF  ; 25 Ohm                             ;
; Compact PCI             ; 10 pF ; 25 Ohm                             ;
; AGP 1X                  ; 10 pF ; Not Available                      ;
; AGP 2X                  ; 10 pF ; Not Available                      ;
; CTT                     ; 30 pF ; 50 Ohm                             ;
; SSTL-3 Class I          ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II         ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I          ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II         ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I         ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II        ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I      ; 20 pF ; 50 Ohm                             ;
; 1.5-V HSTL Class II     ; 20 pF ; 25 Ohm                             ;
; 1.8-V HSTL Class I      ; 20 pF ; 50 Ohm                             ;
; 1.8-V HSTL Class II     ; 20 pF ; 25 Ohm                             ;
; LVDS                    ; 4 pF  ; 100 Ohm                            ;
; Differential LVPECL     ; 4 pF  ; 100 Ohm                            ;
; 3.3-V PCML              ; 4 pF  ; 50 Ohm                             ;
; HyperTransport          ; 4 pF  ; 100 Ohm                            ;
; Differential 1.5-V HSTL ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential SSTL-2     ; 30 pF ; (See SSTL-2)                       ;
+-------------------------+-------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                   ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |clk_card                                                                    ; 9112 (42)   ; 4002         ; 677888      ; 8            ; 0       ; 0         ; 1         ; 109  ; 0            ; 5110 (42)    ; 950 (0)           ; 3052 (0)         ; 1460 (0)        ; |clk_card                                                                                                                                                                                                                                                                            ;
;    |cc_pll:pll0|                                                             ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|cc_pll:pll0                                                                                                                                                                                                                                                                ;
;       |altpll:altpll_component|                                              ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|cc_pll:pll0|altpll:altpll_component                                                                                                                                                                                                                                        ;
;    |cc_reset:cc_reset0|                                                      ; 15 (15)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 8 (8)             ; 4 (4)            ; 0 (0)           ; |clk_card|cc_reset:cc_reset0                                                                                                                                                                                                                                                         ;
;    |dispatch:cmd0|                                                           ; 1235 (102)  ; 428          ; 66560       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 807 (96)     ; 39 (0)            ; 389 (6)          ; 190 (0)         ; |clk_card|dispatch:cmd0                                                                                                                                                                                                                                                              ;
;       |altsyncram:buf|                                                       ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|dispatch:cmd0|altsyncram:buf                                                                                                                                                                                                                                               ;
;          |altsyncram_25k2:auto_generated|                                    ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|dispatch:cmd0|altsyncram:buf|altsyncram_25k2:auto_generated                                                                                                                                                                                                                ;
;       |dispatch_cmd_receive:receiver|                                        ; 435 (60)    ; 163          ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 272 (53)     ; 38 (1)            ; 125 (6)          ; 53 (11)         ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver                                                                                                                                                                                                                                ;
;          |binary_counter:word_counter|                                       ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter                                                                                                                                                                                                    ;
;             |lpm_counter:count_rtl_16|                                       ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter|lpm_counter:count_rtl_16                                                                                                                                                                           ;
;                |alt_counter_stratix:wysi_counter|                            ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|binary_counter:word_counter|lpm_counter:count_rtl_16|alt_counter_stratix:wysi_counter                                                                                                                                          ;
;          |lvds_rx:cmd_rx|                                                    ; 133 (12)    ; 79           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 54 (5)       ; 19 (2)            ; 60 (5)           ; 31 (0)          ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx                                                                                                                                                                                                                 ;
;             |binary_counter:sample_counter|                                  ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter                                                                                                                                                                                   ;
;                |lpm_counter:count_rtl_41|                                    ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter|lpm_counter:count_rtl_41                                                                                                                                                          ;
;                   |alt_counter_stratix:wysi_counter|                         ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter|lpm_counter:count_rtl_41|alt_counter_stratix:wysi_counter                                                                                                                         ;
;             |dcfifo:data_buffer|                                             ; 42 (0)      ; 26           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 16 (0)            ; 10 (0)           ; 22 (0)          ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer                                                                                                                                                                                              ;
;                |dcfifo_5ha1:auto_generated|                                  ; 42 (0)      ; 26           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 16 (0)            ; 10 (0)           ; 22 (0)          ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated                                                                                                                                                                   ;
;                   |alt_sync_fifo_aem:alt_sync_fifo1|                         ; 42 (23)     ; 26           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (9)       ; 16 (14)           ; 10 (0)           ; 22 (9)          ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1                                                                                                                                  ;
;                      |add_sub_pf8:add_sub3|                                  ; 7 (7)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; 3 (3)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3                                                                                                             ;
;                      |cntr_808:cntr2|                                        ; 7 (7)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 3 (3)            ; 5 (5)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2                                                                                                                   ;
;                      |dpram_lpr:dpram5|                                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5                                                                                                                 ;
;                         |altsyncram_9lc1:altsyncram15|                       ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15                                                                                    ;
;                      |lpm_counter:dffe6a_rtl_31|                             ; 5 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_31                                                                                                        ;
;                         |alt_counter_stratix:wysi_counter|                   ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_31|alt_counter_stratix:wysi_counter                                                                       ;
;             |shift_reg:rx_buffer|                                            ; 67 (67)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)      ; 1 (1)             ; 33 (33)          ; 0 (0)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer                                                                                                                                                                                             ;
;             |shift_reg:rx_sample|                                            ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample                                                                                                                                                                                             ;
;          |parallel_crc:crc_calc|                                             ; 202 (202)   ; 37           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 165 (165)    ; 0 (0)             ; 37 (37)          ; 0 (0)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|parallel_crc:crc_calc                                                                                                                                                                                                          ;
;          |reg:hdr0|                                                          ; 13 (13)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 5 (5)            ; 0 (0)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr0                                                                                                                                                                                                                       ;
;          |reg:hdr1|                                                          ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 6 (6)            ; 0 (0)           ; |clk_card|dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1                                                                                                                                                                                                                       ;
;       |dispatch_reply_transmit:transmitter|                                  ; 530 (171)   ; 178          ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 352 (165)    ; 0 (0)             ; 178 (6)          ; 79 (21)         ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter                                                                                                                                                                                                                          ;
;          |binary_counter:word_counter|                                       ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter                                                                                                                                                                                              ;
;             |lpm_counter:count_rtl_14|                                       ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter|lpm_counter:count_rtl_14                                                                                                                                                                     ;
;                |alt_counter_stratix:wysi_counter|                            ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|binary_counter:word_counter|lpm_counter:count_rtl_14|alt_counter_stratix:wysi_counter                                                                                                                                    ;
;          |lvds_tx:reply_tx|                                                  ; 74 (9)      ; 54           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (5)       ; 0 (0)             ; 54 (4)           ; 15 (0)          ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx                                                                                                                                                                                                         ;
;             |counter:bit_counter|                                            ; 15 (15)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter                                                                                                                                                                                     ;
;             |fifo:data_buffer|                                               ; 16 (8)      ; 9            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 9 (1)            ; 8 (0)           ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer                                                                                                                                                                                        ;
;                |altsyncram:fifo_storage|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage                                                                                                                                                                ;
;                   |altsyncram_ml21:auto_generated|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated                                                                                                                                 ;
;                |lpm_counter:read_pointer|                                    ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer                                                                                                                                                               ;
;                   |alt_counter_stratix:wysi_counter|                         ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                                                              ;
;                |lpm_counter:write_pointer|                                   ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer                                                                                                                                                              ;
;                   |alt_counter_stratix:wysi_counter|                         ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                                                             ;
;             |shift_reg:tx_buffer|                                            ; 34 (34)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; 0 (0)           ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer                                                                                                                                                                                     ;
;          |parallel_crc:crc_calc|                                             ; 274 (242)   ; 107          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 167 (167)    ; 0 (0)             ; 107 (75)         ; 32 (0)          ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc                                                                                                                                                                                                    ;
;             |lpm_counter:word_count_rtl_44|                                  ; 32 (0)      ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 32 (0)          ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|lpm_counter:word_count_rtl_44                                                                                                                                                                      ;
;                |alt_counter_stratix:wysi_counter|                            ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 32 (32)         ; |clk_card|dispatch:cmd0|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|lpm_counter:word_count_rtl_44|alt_counter_stratix:wysi_counter                                                                                                                                     ;
;       |dispatch_wishbone:wishbone|                                           ; 139 (47)    ; 52           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 87 (42)      ; 1 (0)             ; 51 (5)           ; 58 (11)         ; |clk_card|dispatch:cmd0|dispatch_wishbone:wishbone                                                                                                                                                                                                                                   ;
;          |binary_counter:addr_gen|                                           ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|dispatch:cmd0|dispatch_wishbone:wishbone|binary_counter:addr_gen                                                                                                                                                                                                           ;
;             |lpm_counter:count_rtl_15|                                       ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|dispatch:cmd0|dispatch_wishbone:wishbone|binary_counter:addr_gen|lpm_counter:count_rtl_15                                                                                                                                                                                  ;
;                |alt_counter_stratix:wysi_counter|                            ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|dispatch:cmd0|dispatch_wishbone:wishbone|binary_counter:addr_gen|lpm_counter:count_rtl_15|alt_counter_stratix:wysi_counter                                                                                                                                                 ;
;          |us_timer:wdt|                                                      ; 81 (42)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 45 (36)      ; 1 (1)             ; 35 (5)           ; 36 (6)          ; |clk_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt                                                                                                                                                                                                                      ;
;             |lpm_counter:us_count_rtl_0|                                     ; 39 (0)      ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 30 (0)           ; 30 (0)          ; |clk_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0                                                                                                                                                                                           ;
;                |alt_counter_stratix:wysi_counter|                            ; 39 (39)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 30 (30)          ; 30 (30)         ; |clk_card|dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter                                                                                                                                                          ;
;       |reg:hdr0|                                                             ; 13 (13)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; 0 (0)           ; |clk_card|dispatch:cmd0|reg:hdr0                                                                                                                                                                                                                                                     ;
;       |reg:hdr1|                                                             ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; |clk_card|dispatch:cmd0|reg:hdr1                                                                                                                                                                                                                                                     ;
;    |fw_rev:fw_rev_slave|                                                     ; 9 (9)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; |clk_card|fw_rev:fw_rev_slave                                                                                                                                                                                                                                                        ;
;    |issue_reply:issue_reply0|                                                ; 7280 (0)    ; 3284         ; 611328      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3996 (0)     ; 839 (0)           ; 2445 (0)         ; 1158 (0)        ; |clk_card|issue_reply:issue_reply0                                                                                                                                                                                                                                                   ;
;       |cmd_queue:i_cmd_queue|                                                ; 533 (233)   ; 342          ; 8704        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 191 (136)    ; 74 (1)            ; 268 (96)         ; 166 (102)       ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue                                                                                                                                                                                                                             ;
;          |cmd_queue_tpram:cmd_queue_ram40_inst|                              ; 0 (0)       ; 0            ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst                                                                                                                                                                                        ;
;             |alt3pram:alt3pram_component|                                    ; 0 (0)       ; 0            ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component                                                                                                                                                            ;
;                |altdpram:altdpram_component1|                                ; 0 (0)       ; 0            ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                                               ;
;                   |altsyncram:ram_block|                                     ; 0 (0)       ; 0            ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                                                          ;
;                      |altsyncram_akf1:auto_generated|                        ; 0 (0)       ; 0            ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_akf1:auto_generated                                                                           ;
;          |counter:bit_ctr|                                                   ; 12 (12)     ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|counter:bit_ctr                                                                                                                                                                                                             ;
;          |lpm_counter:data_count_rtl_28|                                     ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lpm_counter:data_count_rtl_28                                                                                                                                                                                               ;
;             |alt_counter_stratix:wysi_counter|                               ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lpm_counter:data_count_rtl_28|alt_counter_stratix:wysi_counter                                                                                                                                                              ;
;          |lvds_tx:cmd_tx2|                                                   ; 74 (11)     ; 54           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (7)       ; 0 (0)             ; 54 (4)           ; 15 (0)          ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2                                                                                                                                                                                                             ;
;             |counter:bit_counter|                                            ; 15 (15)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|counter:bit_counter                                                                                                                                                                                         ;
;             |fifo:data_buffer|                                               ; 14 (6)      ; 9            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (1)            ; 8 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|fifo:data_buffer                                                                                                                                                                                            ;
;                |altsyncram:fifo_storage|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|fifo:data_buffer|altsyncram:fifo_storage                                                                                                                                                                    ;
;                   |altsyncram_ml21:auto_generated|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated                                                                                                                                     ;
;                |lpm_counter:read_pointer|                                    ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|fifo:data_buffer|lpm_counter:read_pointer                                                                                                                                                                   ;
;                   |alt_counter_stratix:wysi_counter|                         ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                                                                  ;
;                |lpm_counter:write_pointer|                                   ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|fifo:data_buffer|lpm_counter:write_pointer                                                                                                                                                                  ;
;                   |alt_counter_stratix:wysi_counter|                         ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                                                                 ;
;             |shift_reg:tx_buffer|                                            ; 34 (34)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|shift_reg:tx_buffer                                                                                                                                                                                         ;
;          |reg:bit_status_reg|                                                ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:bit_status_reg                                                                                                                                                                                                          ;
;          |reg:card_addr_reg|                                                 ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:card_addr_reg                                                                                                                                                                                                           ;
;          |reg:cmd_type_reg|                                                  ; 1 (1)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:cmd_type_reg                                                                                                                                                                                                            ;
;          |reg:data_size_reg_t|                                               ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 4 (4)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:data_size_reg_t                                                                                                                                                                                                         ;
;          |reg:frame_seq_num_reg|                                             ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:frame_seq_num_reg                                                                                                                                                                                                       ;
;          |reg:issue_sync_reg|                                                ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:issue_sync_reg                                                                                                                                                                                                          ;
;          |reg:par_id_reg|                                                    ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:par_id_reg                                                                                                                                                                                                              ;
;          |serial_crc:cmd_crc|                                                ; 93 (61)     ; 64           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 64 (32)          ; 32 (0)          ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|serial_crc:cmd_crc                                                                                                                                                                                                          ;
;             |lpm_counter:bit_count_rtl_42|                                   ; 32 (0)      ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 32 (0)          ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|serial_crc:cmd_crc|lpm_counter:bit_count_rtl_42                                                                                                                                                                             ;
;                |alt_counter_stratix:wysi_counter|                            ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 32 (32)         ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|serial_crc:cmd_crc|lpm_counter:bit_count_rtl_42|alt_counter_stratix:wysi_counter                                                                                                                                            ;
;          |shift_reg:sh_reg|                                                  ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_queue:i_cmd_queue|shift_reg:sh_reg                                                                                                                                                                                                            ;
;       |cmd_translator:i_cmd_translator|                                      ; 474 (115)   ; 350          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 124 (3)      ; 160 (110)         ; 190 (2)          ; 96 (0)          ; |clk_card|issue_reply:issue_reply0|cmd_translator:i_cmd_translator                                                                                                                                                                                                                   ;
;          |cmd_translator_arbiter:i_arbiter|                                  ; 155 (155)   ; 121          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 121 (121)        ; 16 (16)         ; |clk_card|issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_arbiter:i_arbiter                                                                                                                                                                                  ;
;          |cmd_translator_ret_dat_fsm:i_return_data_cmd|                      ; 203 (203)   ; 117          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 86 (86)      ; 50 (50)           ; 67 (67)          ; 80 (80)         ; |clk_card|issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_ret_dat_fsm:i_return_data_cmd                                                                                                                                                                      ;
;          |cmd_translator_simple_cmd_fsm:i_simple_cmds|                       ; 1 (1)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_simple_cmd_fsm:i_simple_cmds                                                                                                                                                                       ;
;       |fibre_rx:i_fibre_rx|                                                  ; 513 (0)     ; 415          ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 98 (0)       ; 241 (0)           ; 174 (0)          ; 73 (0)          ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx                                                                                                                                                                                                                               ;
;          |fibre_rx_control:I1|                                               ; 1 (1)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_control:I1                                                                                                                                                                                                           ;
;          |fibre_rx_fifo:I0|                                                  ; 140 (0)     ; 126          ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 57 (0)            ; 69 (0)           ; 48 (0)          ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0                                                                                                                                                                                                              ;
;             |sync_fifo_rx:SFIFO|                                             ; 140 (0)     ; 126          ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 57 (0)            ; 69 (0)           ; 48 (0)          ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO                                                                                                                                                                                           ;
;                |dcfifo:dcfifo_component|                                     ; 140 (0)     ; 126          ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 57 (0)            ; 69 (0)           ; 48 (0)          ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component                                                                                                                                                                   ;
;                   |dcfifo_t8v:auto_generated|                                ; 140 (8)     ; 126          ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 57 (8)            ; 69 (0)           ; 48 (0)          ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated                                                                                                                                         ;
;                      |a_fefifo_c3d:a_fefifo5|                                ; 7 (7)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_c3d:a_fefifo5                                                                                                                  ;
;                      |a_fefifo_h3d:a_fefifo6|                                ; 3 (3)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_h3d:a_fefifo6                                                                                                                  ;
;                      |a_graycounter_v16:a_graycounter3|                      ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter3                                                                                                        ;
;                      |a_graycounter_v16:a_graycounter7|                      ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter7                                                                                                        ;
;                      |add_sub_cvb:add_sub15|                                 ; 4 (4)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 1 (1)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|add_sub_cvb:add_sub15                                                                                                                   ;
;                      |add_sub_cvb:add_sub16|                                 ; 4 (4)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 1 (1)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|add_sub_cvb:add_sub16                                                                                                                   ;
;                      |alt_synch_pipe_2a3:alt_synch_pipe10|                   ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 3 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10                                                                                                     ;
;                         |dffpipe_2a3:dffpipe23|                              ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23                                                                               ;
;                      |alt_synch_pipe_2a3:alt_synch_pipe9|                    ; 24 (0)      ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (0)            ; 2 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9                                                                                                      ;
;                         |dffpipe_2a3:dffpipe23|                              ; 24 (24)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 2 (2)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe9|dffpipe_2a3:dffpipe23                                                                                ;
;                      |cntr_b08:cntr1|                                        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|cntr_b08:cntr1                                                                                                                          ;
;                      |cntr_b08:cntr2|                                        ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|cntr_b08:cntr2                                                                                                                          ;
;                      |dffpipe_0a3:dffpipe13|                                 ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe13                                                                                                                   ;
;                      |dffpipe_0a3:dffpipe14|                                 ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe14                                                                                                                   ;
;                      |dffpipe_0a3:dffpipe19|                                 ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 6 (6)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe19                                                                                                                   ;
;                      |dffpipe_0a3:dffpipe20|                                 ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 6 (6)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe20                                                                                                                   ;
;                      |dpram_apm:dpram4|                                      ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4                                                                                                                        ;
;                         |altsyncram_cha1:altsyncram21|                       ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4|altsyncram_cha1:altsyncram21                                                                                           ;
;          |fibre_rx_protocol:I2|                                              ; 372 (347)   ; 289          ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 83 (80)      ; 184 (184)         ; 105 (83)         ; 25 (6)          ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2                                                                                                                                                                                                          ;
;             |altsyncram:mem0|                                                ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|altsyncram:mem0                                                                                                                                                                                          ;
;                |altsyncram_hhe2:auto_generated|                              ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|altsyncram:mem0|altsyncram_hhe2:auto_generated                                                                                                                                                           ;
;             |counter:byte_counter|                                           ; 4 (4)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|counter:byte_counter                                                                                                                                                                                     ;
;             |counter:word_counter|                                           ; 9 (1)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 7 (0)            ; 7 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|counter:word_counter                                                                                                                                                                                     ;
;                |lpm_counter:count_rtl_12|                                    ; 8 (0)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 7 (0)            ; 7 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|counter:word_counter|lpm_counter:count_rtl_12                                                                                                                                                            ;
;                   |alt_counter_stratix:wysi_counter|                         ; 8 (8)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|counter:word_counter|lpm_counter:count_rtl_12|alt_counter_stratix:wysi_counter                                                                                                                           ;
;             |lpm_counter:read_pointer_rtl_30|                                ; 6 (0)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_30                                                                                                                                                                          ;
;                |alt_counter_stratix:wysi_counter|                            ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:read_pointer_rtl_30|alt_counter_stratix:wysi_counter                                                                                                                                         ;
;             |lpm_counter:write_pointer_rtl_43|                               ; 6 (0)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_43                                                                                                                                                                         ;
;                |alt_counter_stratix:wysi_counter|                            ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |clk_card|issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|lpm_counter:write_pointer_rtl_43|alt_counter_stratix:wysi_counter                                                                                                                                        ;
;       |fibre_tx:i_fibre_tx|                                                  ; 64 (0)      ; 46           ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (0)       ; 25 (0)            ; 21 (0)           ; 35 (0)          ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx                                                                                                                                                                                                                               ;
;          |fibre_tx_control:fibre_tx_control_inst|                            ; 1 (1)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 1 (1)           ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_control:fibre_tx_control_inst                                                                                                                                                                                        ;
;          |fibre_tx_fifo:fibre_tx_fifo_inst|                                  ; 63 (0)      ; 45           ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (0)       ; 25 (0)            ; 20 (0)           ; 34 (0)          ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst                                                                                                                                                                                              ;
;             |sync_fifo_tx:sync_fifo_tx_inst|                                 ; 63 (0)      ; 45           ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (0)       ; 25 (0)            ; 20 (0)           ; 34 (0)          ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst                                                                                                                                                               ;
;                |dcfifo:dcfifo_component|                                     ; 63 (0)      ; 45           ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (0)       ; 25 (0)            ; 20 (0)           ; 34 (0)          ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component                                                                                                                                       ;
;                   |dcfifo_k541:auto_generated|                               ; 63 (0)      ; 45           ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (0)       ; 25 (0)            ; 20 (0)           ; 34 (0)          ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated                                                                                                            ;
;                      |alt_sync_fifo_jkm:alt_sync_fifo1|                      ; 63 (36)     ; 45           ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (9)       ; 25 (25)           ; 20 (2)           ; 34 (9)          ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1                                                                           ;
;                         |add_sub_tf8:add_sub3|                               ; 9 (9)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|add_sub_tf8:add_sub3                                                      ;
;                         |cntr_c08:cntr2|                                     ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|cntr_c08:cntr2                                                            ;
;                         |dpram_cor:dpram5|                                   ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dpram_cor:dpram5                                                          ;
;                            |altsyncram_hic1:altsyncram14|                    ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dpram_cor:dpram5|altsyncram_hic1:altsyncram14                             ;
;                         |lpm_counter:dffe6a_rtl_17|                          ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|lpm_counter:dffe6a_rtl_17                                                 ;
;                            |alt_counter_stratix:wysi_counter|                ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|lpm_counter:dffe6a_rtl_17|alt_counter_stratix:wysi_counter                ;
;       |reply_queue:i_reply_queue|                                            ; 5069 (113)  ; 1781         ; 596480      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3288 (100)   ; 287 (1)           ; 1494 (12)        ; 771 (47)        ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue                                                                                                                                                                                                                         ;
;          |lpm_counter:word_count_rtl_1|                                      ; 32 (0)      ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 32 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|lpm_counter:word_count_rtl_1                                                                                                                                                                                            ;
;             |alt_counter_stratix:wysi_counter|                               ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 32 (32)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|lpm_counter:word_count_rtl_1|alt_counter_stratix:wysi_counter                                                                                                                                                           ;
;          |reg:bit_status_reg|                                                ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:bit_status_reg                                                                                                                                                                                                      ;
;          |reg:card_addr_reg|                                                 ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:card_addr_reg                                                                                                                                                                                                       ;
;          |reg:cmd_type_reg|                                                  ; 1 (1)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:cmd_type_reg                                                                                                                                                                                                        ;
;          |reg:data_size_reg_t|                                               ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:data_size_reg_t                                                                                                                                                                                                     ;
;          |reg:frame_seq_num_reg|                                             ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:frame_seq_num_reg                                                                                                                                                                                                   ;
;          |reg:par_id_reg|                                                    ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:par_id_reg                                                                                                                                                                                                          ;
;          |reg:status_reg|                                                    ; 28 (28)     ; 28           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 22 (22)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reg:status_reg                                                                                                                                                                                                          ;
;          |reply_queue_sequencer:rq_seq|                                      ; 4840 (678)  ; 1652         ; 594432      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3188 (639)   ; 243 (0)           ; 1409 (39)        ; 692 (25)        ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq                                                                                                                                                                                            ;
;             |lpm_counter:err_count_rtl_18|                                   ; 32 (0)      ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 32 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|lpm_counter:err_count_rtl_18                                                                                                                                                               ;
;                |alt_counter_stratix:wysi_counter|                            ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 32 (32)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|lpm_counter:err_count_rtl_18|alt_counter_stratix:wysi_counter                                                                                                                              ;
;             |lpm_mult:mult_rtl_46|                                           ; 55 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 0 (0)            ; 23 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|lpm_mult:mult_rtl_46                                                                                                                                                                       ;
;                |multcore:mult_core|                                          ; 55 (32)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 55 (32)      ; 0 (0)             ; 0 (0)            ; 23 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|lpm_mult:mult_rtl_46|multcore:mult_core                                                                                                                                                    ;
;                   |mpar_add:padder|                                          ; 23 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; 23 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|lpm_mult:mult_rtl_46|multcore:mult_core|mpar_add:padder                                                                                                                                    ;
;                      |lpm_add_sub:adder[0]|                                  ; 11 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|lpm_mult:mult_rtl_46|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                               ;
;                         |addcore:adder|                                      ; 11 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|lpm_mult:mult_rtl_46|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                                                                                 ;
;                            |a_csnbuffer:result_node|                         ; 11 (11)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|lpm_mult:mult_rtl_46|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node                                                                         ;
;                      |lpm_add_sub:adder[1]|                                  ; 12 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|lpm_mult:mult_rtl_46|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                               ;
;                         |addcore:adder|                                      ; 12 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|lpm_mult:mult_rtl_46|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder                                                                                                 ;
;                            |a_csnbuffer:result_node|                         ; 12 (12)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|lpm_mult:mult_rtl_46|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node                                                                         ;
;             |reply_queue_receive:rx_ac|                                      ; 446 (36)    ; 173          ; 66048       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 273 (25)     ; 27 (0)            ; 146 (11)         ; 64 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac                                                                                                                                                                  ;
;                |binary_counter:word_counter|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|binary_counter:word_counter                                                                                                                                      ;
;                   |lpm_counter:count_rtl_11|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|binary_counter:word_counter|lpm_counter:count_rtl_11                                                                                                             ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|binary_counter:word_counter|lpm_counter:count_rtl_11|alt_counter_stratix:wysi_counter                                                                            ;
;                |fifo:packet_buffer|                                          ; 35 (13)     ; 23           ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 23 (1)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer                                                                                                                                               ;
;                   |altsyncram:fifo_storage|                                  ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|altsyncram:fifo_storage                                                                                                                       ;
;                      |altsyncram_io21:auto_generated|                        ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated                                                                                        ;
;                   |lpm_counter:read_pointer|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|lpm_counter:read_pointer                                                                                                                      ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                     ;
;                   |lpm_counter:write_pointer|                                ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|lpm_counter:write_pointer                                                                                                                     ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                    ;
;                |lvds_rx:lvds_receiver|                                       ; 132 (11)    ; 81           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 51 (4)       ; 19 (2)            ; 62 (5)           ; 31 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver                                                                                                                                            ;
;                   |binary_counter:sample_counter|                            ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|binary_counter:sample_counter                                                                                                              ;
;                      |lpm_counter:count_rtl_40|                              ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_40                                                                                     ;
;                         |alt_counter_stratix:wysi_counter|                   ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_40|alt_counter_stratix:wysi_counter                                                    ;
;                   |dcfifo:data_buffer|                                       ; 42 (0)      ; 28           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 12 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer                                                                                                                         ;
;                      |dcfifo_5ha1:auto_generated|                            ; 42 (0)      ; 28           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 12 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated                                                                                              ;
;                         |alt_sync_fifo_aem:alt_sync_fifo1|                   ; 42 (23)     ; 28           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (9)       ; 16 (14)           ; 12 (0)           ; 22 (9)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1                                                             ;
;                            |add_sub_pf8:add_sub3|                            ; 7 (7)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; 3 (3)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3                                        ;
;                            |cntr_808:cntr2|                                  ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2                                              ;
;                            |dpram_lpr:dpram5|                                ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5                                            ;
;                               |altsyncram_9lc1:altsyncram15|                 ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15               ;
;                            |lpm_counter:dffe6a_rtl_27|                       ; 5 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_27                                   ;
;                               |alt_counter_stratix:wysi_counter|             ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_27|alt_counter_stratix:wysi_counter  ;
;                   |shift_reg:rx_buffer|                                      ; 67 (67)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)      ; 1 (1)             ; 33 (33)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|shift_reg:rx_buffer                                                                                                                        ;
;                   |shift_reg:rx_sample|                                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|shift_reg:rx_sample                                                                                                                        ;
;                |parallel_crc:crc_calc|                                       ; 218 (218)   ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 185 (185)    ; 1 (1)             ; 32 (32)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|parallel_crc:crc_calc                                                                                                                                            ;
;                |reg:header0_reg|                                             ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 7 (7)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|reg:header0_reg                                                                                                                                                  ;
;                |reg:header1_reg|                                             ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|reg:header1_reg                                                                                                                                                  ;
;             |reply_queue_receive:rx_bc1|                                     ; 445 (36)    ; 172          ; 66048       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 273 (25)     ; 27 (0)            ; 145 (11)         ; 64 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1                                                                                                                                                                 ;
;                |binary_counter:word_counter|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|binary_counter:word_counter                                                                                                                                     ;
;                   |lpm_counter:count_rtl_10|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|binary_counter:word_counter|lpm_counter:count_rtl_10                                                                                                            ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|binary_counter:word_counter|lpm_counter:count_rtl_10|alt_counter_stratix:wysi_counter                                                                           ;
;                |fifo:packet_buffer|                                          ; 35 (13)     ; 23           ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 23 (1)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|fifo:packet_buffer                                                                                                                                              ;
;                   |altsyncram:fifo_storage|                                  ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|fifo:packet_buffer|altsyncram:fifo_storage                                                                                                                      ;
;                      |altsyncram_io21:auto_generated|                        ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated                                                                                       ;
;                   |lpm_counter:read_pointer|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|fifo:packet_buffer|lpm_counter:read_pointer                                                                                                                     ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|fifo:packet_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                    ;
;                   |lpm_counter:write_pointer|                                ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|fifo:packet_buffer|lpm_counter:write_pointer                                                                                                                    ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|fifo:packet_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                   ;
;                |lvds_rx:lvds_receiver|                                       ; 131 (11)    ; 80           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 51 (4)       ; 19 (2)            ; 61 (5)           ; 31 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver                                                                                                                                           ;
;                   |binary_counter:sample_counter|                            ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|binary_counter:sample_counter                                                                                                             ;
;                      |lpm_counter:count_rtl_39|                              ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_39                                                                                    ;
;                         |alt_counter_stratix:wysi_counter|                   ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_39|alt_counter_stratix:wysi_counter                                                   ;
;                   |dcfifo:data_buffer|                                       ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer                                                                                                                        ;
;                      |dcfifo_5ha1:auto_generated|                            ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated                                                                                             ;
;                         |alt_sync_fifo_aem:alt_sync_fifo1|                   ; 41 (23)     ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (9)       ; 16 (14)           ; 11 (0)           ; 22 (9)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1                                                            ;
;                            |add_sub_pf8:add_sub3|                            ; 6 (6)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 3 (3)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3                                       ;
;                            |cntr_808:cntr2|                                  ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2                                             ;
;                            |dpram_lpr:dpram5|                                ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5                                           ;
;                               |altsyncram_9lc1:altsyncram15|                 ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15              ;
;                            |lpm_counter:dffe6a_rtl_26|                       ; 5 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_26                                  ;
;                               |alt_counter_stratix:wysi_counter|             ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_26|alt_counter_stratix:wysi_counter ;
;                   |shift_reg:rx_buffer|                                      ; 67 (67)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)      ; 1 (1)             ; 33 (33)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|shift_reg:rx_buffer                                                                                                                       ;
;                   |shift_reg:rx_sample|                                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|shift_reg:rx_sample                                                                                                                       ;
;                |parallel_crc:crc_calc|                                       ; 218 (218)   ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 185 (185)    ; 1 (1)             ; 32 (32)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|parallel_crc:crc_calc                                                                                                                                           ;
;                |reg:header0_reg|                                             ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 7 (7)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|reg:header0_reg                                                                                                                                                 ;
;                |reg:header1_reg|                                             ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|reg:header1_reg                                                                                                                                                 ;
;             |reply_queue_receive:rx_bc2|                                     ; 445 (36)    ; 172          ; 66048       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 273 (25)     ; 27 (0)            ; 145 (11)         ; 64 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2                                                                                                                                                                 ;
;                |binary_counter:word_counter|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|binary_counter:word_counter                                                                                                                                     ;
;                   |lpm_counter:count_rtl_9|                                  ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|binary_counter:word_counter|lpm_counter:count_rtl_9                                                                                                             ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|binary_counter:word_counter|lpm_counter:count_rtl_9|alt_counter_stratix:wysi_counter                                                                            ;
;                |fifo:packet_buffer|                                          ; 35 (13)     ; 23           ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 23 (1)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|fifo:packet_buffer                                                                                                                                              ;
;                   |altsyncram:fifo_storage|                                  ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|fifo:packet_buffer|altsyncram:fifo_storage                                                                                                                      ;
;                      |altsyncram_io21:auto_generated|                        ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated                                                                                       ;
;                   |lpm_counter:read_pointer|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|fifo:packet_buffer|lpm_counter:read_pointer                                                                                                                     ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|fifo:packet_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                    ;
;                   |lpm_counter:write_pointer|                                ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|fifo:packet_buffer|lpm_counter:write_pointer                                                                                                                    ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|fifo:packet_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                   ;
;                |lvds_rx:lvds_receiver|                                       ; 131 (11)    ; 80           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 51 (4)       ; 19 (2)            ; 61 (5)           ; 31 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver                                                                                                                                           ;
;                   |binary_counter:sample_counter|                            ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|binary_counter:sample_counter                                                                                                             ;
;                      |lpm_counter:count_rtl_38|                              ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_38                                                                                    ;
;                         |alt_counter_stratix:wysi_counter|                   ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_38|alt_counter_stratix:wysi_counter                                                   ;
;                   |dcfifo:data_buffer|                                       ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer                                                                                                                        ;
;                      |dcfifo_5ha1:auto_generated|                            ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated                                                                                             ;
;                         |alt_sync_fifo_aem:alt_sync_fifo1|                   ; 41 (23)     ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (9)       ; 16 (14)           ; 11 (0)           ; 22 (9)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1                                                            ;
;                            |add_sub_pf8:add_sub3|                            ; 6 (6)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 3 (3)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3                                       ;
;                            |cntr_808:cntr2|                                  ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2                                             ;
;                            |dpram_lpr:dpram5|                                ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5                                           ;
;                               |altsyncram_9lc1:altsyncram15|                 ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15              ;
;                            |lpm_counter:dffe6a_rtl_25|                       ; 5 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_25                                  ;
;                               |alt_counter_stratix:wysi_counter|             ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_25|alt_counter_stratix:wysi_counter ;
;                   |shift_reg:rx_buffer|                                      ; 67 (67)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)      ; 1 (1)             ; 33 (33)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|shift_reg:rx_buffer                                                                                                                       ;
;                   |shift_reg:rx_sample|                                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|shift_reg:rx_sample                                                                                                                       ;
;                |parallel_crc:crc_calc|                                       ; 218 (218)   ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 185 (185)    ; 1 (1)             ; 32 (32)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|parallel_crc:crc_calc                                                                                                                                           ;
;                |reg:header0_reg|                                             ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 7 (7)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|reg:header0_reg                                                                                                                                                 ;
;                |reg:header1_reg|                                             ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|reg:header1_reg                                                                                                                                                 ;
;             |reply_queue_receive:rx_bc3|                                     ; 445 (36)    ; 170          ; 66048       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 275 (25)     ; 27 (0)            ; 143 (11)         ; 64 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3                                                                                                                                                                 ;
;                |binary_counter:word_counter|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|binary_counter:word_counter                                                                                                                                     ;
;                   |lpm_counter:count_rtl_8|                                  ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|binary_counter:word_counter|lpm_counter:count_rtl_8                                                                                                             ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|binary_counter:word_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter                                                                            ;
;                |fifo:packet_buffer|                                          ; 35 (13)     ; 23           ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 23 (1)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|fifo:packet_buffer                                                                                                                                              ;
;                   |altsyncram:fifo_storage|                                  ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|fifo:packet_buffer|altsyncram:fifo_storage                                                                                                                      ;
;                      |altsyncram_io21:auto_generated|                        ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated                                                                                       ;
;                   |lpm_counter:read_pointer|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|fifo:packet_buffer|lpm_counter:read_pointer                                                                                                                     ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|fifo:packet_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                    ;
;                   |lpm_counter:write_pointer|                                ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|fifo:packet_buffer|lpm_counter:write_pointer                                                                                                                    ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|fifo:packet_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                   ;
;                |lvds_rx:lvds_receiver|                                       ; 131 (11)    ; 78           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 53 (4)       ; 19 (2)            ; 59 (5)           ; 31 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver                                                                                                                                           ;
;                   |binary_counter:sample_counter|                            ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|binary_counter:sample_counter                                                                                                             ;
;                      |lpm_counter:count_rtl_37|                              ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_37                                                                                    ;
;                         |alt_counter_stratix:wysi_counter|                   ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_37|alt_counter_stratix:wysi_counter                                                   ;
;                   |dcfifo:data_buffer|                                       ; 41 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 16 (0)            ; 9 (0)            ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer                                                                                                                        ;
;                      |dcfifo_5ha1:auto_generated|                            ; 41 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 16 (0)            ; 9 (0)            ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated                                                                                             ;
;                         |alt_sync_fifo_aem:alt_sync_fifo1|                   ; 41 (23)     ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (9)       ; 16 (14)           ; 9 (0)            ; 22 (9)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1                                                            ;
;                            |add_sub_pf8:add_sub3|                            ; 6 (6)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 3 (3)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3                                       ;
;                            |cntr_808:cntr2|                                  ; 7 (7)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 3 (3)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2                                             ;
;                            |dpram_lpr:dpram5|                                ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5                                           ;
;                               |altsyncram_9lc1:altsyncram15|                 ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15              ;
;                            |lpm_counter:dffe6a_rtl_24|                       ; 5 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_24                                  ;
;                               |alt_counter_stratix:wysi_counter|             ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_24|alt_counter_stratix:wysi_counter ;
;                   |shift_reg:rx_buffer|                                      ; 67 (67)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)      ; 1 (1)             ; 33 (33)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|shift_reg:rx_buffer                                                                                                                       ;
;                   |shift_reg:rx_sample|                                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|shift_reg:rx_sample                                                                                                                       ;
;                |parallel_crc:crc_calc|                                       ; 218 (218)   ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 185 (185)    ; 1 (1)             ; 32 (32)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|parallel_crc:crc_calc                                                                                                                                           ;
;                |reg:header0_reg|                                             ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 7 (7)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|reg:header0_reg                                                                                                                                                 ;
;                |reg:header1_reg|                                             ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|reg:header1_reg                                                                                                                                                 ;
;             |reply_queue_receive:rx_cc|                                      ; 445 (36)    ; 172          ; 66048       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 273 (25)     ; 26 (0)            ; 146 (11)         ; 64 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc                                                                                                                                                                  ;
;                |binary_counter:word_counter|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|binary_counter:word_counter                                                                                                                                      ;
;                   |lpm_counter:count_rtl_3|                                  ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|binary_counter:word_counter|lpm_counter:count_rtl_3                                                                                                              ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|binary_counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter                                                                             ;
;                |fifo:packet_buffer|                                          ; 35 (13)     ; 23           ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 23 (1)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer                                                                                                                                               ;
;                   |altsyncram:fifo_storage|                                  ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|altsyncram:fifo_storage                                                                                                                       ;
;                      |altsyncram_io21:auto_generated|                        ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated                                                                                        ;
;                   |lpm_counter:read_pointer|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|lpm_counter:read_pointer                                                                                                                      ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                     ;
;                   |lpm_counter:write_pointer|                                ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|lpm_counter:write_pointer                                                                                                                     ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                    ;
;                |lvds_rx:lvds_receiver|                                       ; 131 (11)    ; 80           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 51 (4)       ; 18 (1)            ; 62 (6)           ; 31 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver                                                                                                                                            ;
;                   |binary_counter:sample_counter|                            ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|binary_counter:sample_counter                                                                                                              ;
;                      |lpm_counter:count_rtl_32|                              ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_32                                                                                     ;
;                         |alt_counter_stratix:wysi_counter|                   ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_32|alt_counter_stratix:wysi_counter                                                    ;
;                   |dcfifo:data_buffer|                                       ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer                                                                                                                         ;
;                      |dcfifo_5ha1:auto_generated|                            ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated                                                                                              ;
;                         |alt_sync_fifo_aem:alt_sync_fifo1|                   ; 41 (23)     ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (9)       ; 16 (14)           ; 11 (0)           ; 22 (9)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1                                                             ;
;                            |add_sub_pf8:add_sub3|                            ; 6 (6)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 3 (3)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3                                        ;
;                            |cntr_808:cntr2|                                  ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2                                              ;
;                            |dpram_lpr:dpram5|                                ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5                                            ;
;                               |altsyncram_9lc1:altsyncram15|                 ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15               ;
;                            |lpm_counter:dffe6a_rtl_19|                       ; 5 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_19                                   ;
;                               |alt_counter_stratix:wysi_counter|             ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_19|alt_counter_stratix:wysi_counter  ;
;                   |shift_reg:rx_buffer|                                      ; 67 (67)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)      ; 1 (1)             ; 33 (33)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|shift_reg:rx_buffer                                                                                                                        ;
;                   |shift_reg:rx_sample|                                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|shift_reg:rx_sample                                                                                                                        ;
;                |parallel_crc:crc_calc|                                       ; 218 (218)   ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 185 (185)    ; 1 (1)             ; 32 (32)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|parallel_crc:crc_calc                                                                                                                                            ;
;                |reg:header0_reg|                                             ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 7 (7)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|reg:header0_reg                                                                                                                                                  ;
;                |reg:header1_reg|                                             ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|reg:header1_reg                                                                                                                                                  ;
;             |reply_queue_receive:rx_rc1|                                     ; 444 (35)    ; 172          ; 66048       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 272 (24)     ; 27 (0)            ; 145 (11)         ; 64 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1                                                                                                                                                                 ;
;                |binary_counter:word_counter|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|binary_counter:word_counter                                                                                                                                     ;
;                   |lpm_counter:count_rtl_7|                                  ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|binary_counter:word_counter|lpm_counter:count_rtl_7                                                                                                             ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|binary_counter:word_counter|lpm_counter:count_rtl_7|alt_counter_stratix:wysi_counter                                                                            ;
;                |fifo:packet_buffer|                                          ; 35 (13)     ; 23           ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 23 (1)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|fifo:packet_buffer                                                                                                                                              ;
;                   |altsyncram:fifo_storage|                                  ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|fifo:packet_buffer|altsyncram:fifo_storage                                                                                                                      ;
;                      |altsyncram_io21:auto_generated|                        ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated                                                                                       ;
;                   |lpm_counter:read_pointer|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|fifo:packet_buffer|lpm_counter:read_pointer                                                                                                                     ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|fifo:packet_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                    ;
;                   |lpm_counter:write_pointer|                                ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|fifo:packet_buffer|lpm_counter:write_pointer                                                                                                                    ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|fifo:packet_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                   ;
;                |lvds_rx:lvds_receiver|                                       ; 131 (11)    ; 80           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 51 (4)       ; 19 (2)            ; 61 (5)           ; 31 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver                                                                                                                                           ;
;                   |binary_counter:sample_counter|                            ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|binary_counter:sample_counter                                                                                                             ;
;                      |lpm_counter:count_rtl_36|                              ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_36                                                                                    ;
;                         |alt_counter_stratix:wysi_counter|                   ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_36|alt_counter_stratix:wysi_counter                                                   ;
;                   |dcfifo:data_buffer|                                       ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer                                                                                                                        ;
;                      |dcfifo_5ha1:auto_generated|                            ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated                                                                                             ;
;                         |alt_sync_fifo_aem:alt_sync_fifo1|                   ; 41 (23)     ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (9)       ; 16 (14)           ; 11 (0)           ; 22 (9)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1                                                            ;
;                            |add_sub_pf8:add_sub3|                            ; 6 (6)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 3 (3)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3                                       ;
;                            |cntr_808:cntr2|                                  ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2                                             ;
;                            |dpram_lpr:dpram5|                                ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5                                           ;
;                               |altsyncram_9lc1:altsyncram15|                 ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15              ;
;                            |lpm_counter:dffe6a_rtl_23|                       ; 5 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_23                                  ;
;                               |alt_counter_stratix:wysi_counter|             ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_23|alt_counter_stratix:wysi_counter ;
;                   |shift_reg:rx_buffer|                                      ; 67 (67)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)      ; 1 (1)             ; 33 (33)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|shift_reg:rx_buffer                                                                                                                       ;
;                   |shift_reg:rx_sample|                                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|shift_reg:rx_sample                                                                                                                       ;
;                |parallel_crc:crc_calc|                                       ; 218 (218)   ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 185 (185)    ; 1 (1)             ; 32 (32)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|parallel_crc:crc_calc                                                                                                                                           ;
;                |reg:header0_reg|                                             ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 7 (7)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|reg:header0_reg                                                                                                                                                 ;
;                |reg:header1_reg|                                             ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|reg:header1_reg                                                                                                                                                 ;
;             |reply_queue_receive:rx_rc2|                                     ; 443 (35)    ; 170          ; 66048       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 273 (24)     ; 27 (0)            ; 143 (11)         ; 64 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2                                                                                                                                                                 ;
;                |binary_counter:word_counter|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|binary_counter:word_counter                                                                                                                                     ;
;                   |lpm_counter:count_rtl_6|                                  ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|binary_counter:word_counter|lpm_counter:count_rtl_6                                                                                                             ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|binary_counter:word_counter|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter                                                                            ;
;                |fifo:packet_buffer|                                          ; 34 (12)     ; 23           ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 23 (1)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|fifo:packet_buffer                                                                                                                                              ;
;                   |altsyncram:fifo_storage|                                  ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|fifo:packet_buffer|altsyncram:fifo_storage                                                                                                                      ;
;                      |altsyncram_io21:auto_generated|                        ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated                                                                                       ;
;                   |lpm_counter:read_pointer|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|fifo:packet_buffer|lpm_counter:read_pointer                                                                                                                     ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|fifo:packet_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                    ;
;                   |lpm_counter:write_pointer|                                ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|fifo:packet_buffer|lpm_counter:write_pointer                                                                                                                    ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|fifo:packet_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                   ;
;                |lvds_rx:lvds_receiver|                                       ; 131 (11)    ; 78           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 53 (4)       ; 19 (2)            ; 59 (5)           ; 31 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver                                                                                                                                           ;
;                   |binary_counter:sample_counter|                            ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|binary_counter:sample_counter                                                                                                             ;
;                      |lpm_counter:count_rtl_35|                              ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_35                                                                                    ;
;                         |alt_counter_stratix:wysi_counter|                   ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_35|alt_counter_stratix:wysi_counter                                                   ;
;                   |dcfifo:data_buffer|                                       ; 41 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 16 (0)            ; 9 (0)            ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer                                                                                                                        ;
;                      |dcfifo_5ha1:auto_generated|                            ; 41 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 16 (0)            ; 9 (0)            ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated                                                                                             ;
;                         |alt_sync_fifo_aem:alt_sync_fifo1|                   ; 41 (23)     ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (9)       ; 16 (14)           ; 9 (0)            ; 22 (9)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1                                                            ;
;                            |add_sub_pf8:add_sub3|                            ; 6 (6)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 3 (3)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3                                       ;
;                            |cntr_808:cntr2|                                  ; 7 (7)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 3 (3)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2                                             ;
;                            |dpram_lpr:dpram5|                                ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5                                           ;
;                               |altsyncram_9lc1:altsyncram15|                 ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15              ;
;                            |lpm_counter:dffe6a_rtl_22|                       ; 5 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_22                                  ;
;                               |alt_counter_stratix:wysi_counter|             ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_22|alt_counter_stratix:wysi_counter ;
;                   |shift_reg:rx_buffer|                                      ; 67 (67)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)      ; 1 (1)             ; 33 (33)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|shift_reg:rx_buffer                                                                                                                       ;
;                   |shift_reg:rx_sample|                                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|shift_reg:rx_sample                                                                                                                       ;
;                |parallel_crc:crc_calc|                                       ; 218 (218)   ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 185 (185)    ; 1 (1)             ; 32 (32)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|parallel_crc:crc_calc                                                                                                                                           ;
;                |reg:header0_reg|                                             ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 7 (7)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|reg:header0_reg                                                                                                                                                 ;
;                |reg:header1_reg|                                             ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|reg:header1_reg                                                                                                                                                 ;
;             |reply_queue_receive:rx_rc3|                                     ; 445 (36)    ; 172          ; 66048       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 273 (25)     ; 27 (0)            ; 145 (11)         ; 64 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3                                                                                                                                                                 ;
;                |binary_counter:word_counter|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|binary_counter:word_counter                                                                                                                                     ;
;                   |lpm_counter:count_rtl_5|                                  ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|binary_counter:word_counter|lpm_counter:count_rtl_5                                                                                                             ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|binary_counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter                                                                            ;
;                |fifo:packet_buffer|                                          ; 35 (13)     ; 23           ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 23 (1)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|fifo:packet_buffer                                                                                                                                              ;
;                   |altsyncram:fifo_storage|                                  ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|fifo:packet_buffer|altsyncram:fifo_storage                                                                                                                      ;
;                      |altsyncram_io21:auto_generated|                        ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated                                                                                       ;
;                   |lpm_counter:read_pointer|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|fifo:packet_buffer|lpm_counter:read_pointer                                                                                                                     ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|fifo:packet_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                    ;
;                   |lpm_counter:write_pointer|                                ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|fifo:packet_buffer|lpm_counter:write_pointer                                                                                                                    ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|fifo:packet_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                   ;
;                |lvds_rx:lvds_receiver|                                       ; 131 (11)    ; 80           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 51 (4)       ; 19 (2)            ; 61 (5)           ; 31 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver                                                                                                                                           ;
;                   |binary_counter:sample_counter|                            ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|binary_counter:sample_counter                                                                                                             ;
;                      |lpm_counter:count_rtl_34|                              ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_34                                                                                    ;
;                         |alt_counter_stratix:wysi_counter|                   ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_34|alt_counter_stratix:wysi_counter                                                   ;
;                   |dcfifo:data_buffer|                                       ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer                                                                                                                        ;
;                      |dcfifo_5ha1:auto_generated|                            ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated                                                                                             ;
;                         |alt_sync_fifo_aem:alt_sync_fifo1|                   ; 41 (23)     ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (9)       ; 16 (14)           ; 11 (0)           ; 22 (9)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1                                                            ;
;                            |add_sub_pf8:add_sub3|                            ; 6 (6)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 3 (3)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3                                       ;
;                            |cntr_808:cntr2|                                  ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2                                             ;
;                            |dpram_lpr:dpram5|                                ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5                                           ;
;                               |altsyncram_9lc1:altsyncram15|                 ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15              ;
;                            |lpm_counter:dffe6a_rtl_21|                       ; 5 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_21                                  ;
;                               |alt_counter_stratix:wysi_counter|             ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_21|alt_counter_stratix:wysi_counter ;
;                   |shift_reg:rx_buffer|                                      ; 67 (67)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)      ; 1 (1)             ; 33 (33)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|shift_reg:rx_buffer                                                                                                                       ;
;                   |shift_reg:rx_sample|                                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|shift_reg:rx_sample                                                                                                                       ;
;                |parallel_crc:crc_calc|                                       ; 218 (218)   ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 185 (185)    ; 1 (1)             ; 32 (32)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|parallel_crc:crc_calc                                                                                                                                           ;
;                |reg:header0_reg|                                             ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 7 (7)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|reg:header0_reg                                                                                                                                                 ;
;                |reg:header1_reg|                                             ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|reg:header1_reg                                                                                                                                                 ;
;             |reply_queue_receive:rx_rc4|                                     ; 445 (36)    ; 172          ; 66048       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 273 (25)     ; 27 (0)            ; 145 (11)         ; 64 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4                                                                                                                                                                 ;
;                |binary_counter:word_counter|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|binary_counter:word_counter                                                                                                                                     ;
;                   |lpm_counter:count_rtl_4|                                  ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|binary_counter:word_counter|lpm_counter:count_rtl_4                                                                                                             ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|binary_counter:word_counter|lpm_counter:count_rtl_4|alt_counter_stratix:wysi_counter                                                                            ;
;                |fifo:packet_buffer|                                          ; 35 (13)     ; 23           ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 23 (1)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|fifo:packet_buffer                                                                                                                                              ;
;                   |altsyncram:fifo_storage|                                  ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|fifo:packet_buffer|altsyncram:fifo_storage                                                                                                                      ;
;                      |altsyncram_io21:auto_generated|                        ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated                                                                                       ;
;                   |lpm_counter:read_pointer|                                 ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|fifo:packet_buffer|lpm_counter:read_pointer                                                                                                                     ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|fifo:packet_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter                                                                                    ;
;                   |lpm_counter:write_pointer|                                ; 11 (0)      ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; 11 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|fifo:packet_buffer|lpm_counter:write_pointer                                                                                                                    ;
;                      |alt_counter_stratix:wysi_counter|                      ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|fifo:packet_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter                                                                                   ;
;                |lvds_rx:lvds_receiver|                                       ; 131 (11)    ; 80           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 51 (4)       ; 19 (2)            ; 61 (5)           ; 31 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver                                                                                                                                           ;
;                   |binary_counter:sample_counter|                            ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|binary_counter:sample_counter                                                                                                             ;
;                      |lpm_counter:count_rtl_33|                              ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_33                                                                                    ;
;                         |alt_counter_stratix:wysi_counter|                   ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|binary_counter:sample_counter|lpm_counter:count_rtl_33|alt_counter_stratix:wysi_counter                                                   ;
;                   |dcfifo:data_buffer|                                       ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer                                                                                                                        ;
;                      |dcfifo_5ha1:auto_generated|                            ; 41 (0)      ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 16 (0)            ; 11 (0)           ; 22 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated                                                                                             ;
;                         |alt_sync_fifo_aem:alt_sync_fifo1|                   ; 41 (23)     ; 27           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (9)       ; 16 (14)           ; 11 (0)           ; 22 (9)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1                                                            ;
;                            |add_sub_pf8:add_sub3|                            ; 6 (6)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 3 (3)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|add_sub_pf8:add_sub3                                       ;
;                            |cntr_808:cntr2|                                  ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|cntr_808:cntr2                                             ;
;                            |dpram_lpr:dpram5|                                ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5                                           ;
;                               |altsyncram_9lc1:altsyncram15|                 ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15              ;
;                            |lpm_counter:dffe6a_rtl_20|                       ; 5 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_20                                  ;
;                               |alt_counter_stratix:wysi_counter|             ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|lpm_counter:dffe6a_rtl_20|alt_counter_stratix:wysi_counter ;
;                   |shift_reg:rx_buffer|                                      ; 67 (67)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)      ; 1 (1)             ; 33 (33)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|shift_reg:rx_buffer                                                                                                                       ;
;                   |shift_reg:rx_sample|                                      ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|shift_reg:rx_sample                                                                                                                       ;
;                |parallel_crc:crc_calc|                                       ; 218 (218)   ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 185 (185)    ; 1 (1)             ; 32 (32)          ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|parallel_crc:crc_calc                                                                                                                                           ;
;                |reg:header0_reg|                                             ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 7 (7)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|reg:header0_reg                                                                                                                                                 ;
;                |reg:header1_reg|                                             ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|reg:header1_reg                                                                                                                                                 ;
;             |us_timer:timeout_timer|                                         ; 72 (42)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 36 (36)      ; 1 (1)             ; 35 (5)           ; 36 (6)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|us_timer:timeout_timer                                                                                                                                                                     ;
;                |lpm_counter:us_count_rtl_2|                                  ; 30 (0)      ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 30 (0)           ; 30 (0)          ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|us_timer:timeout_timer|lpm_counter:us_count_rtl_2                                                                                                                                          ;
;                   |alt_counter_stratix:wysi_counter|                         ; 30 (30)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 30 (30)          ; 30 (30)         ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|us_timer:timeout_timer|lpm_counter:us_count_rtl_2|alt_counter_stratix:wysi_counter                                                                                                         ;
;          |reply_translator_frame_head_ram:i_reply_translator_frame_head_ram| ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram                                                                                                                                                       ;
;             |altsyncram:altsyncram_component|                                ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component                                                                                                                       ;
;                |altsyncram_3lu:auto_generated|                               ; 0 (0)       ; 0            ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_3lu:auto_generated                                                                                         ;
;       |reply_translator:i_reply_translator|                                  ; 627 (627)   ; 350          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 277 (277)    ; 52 (52)           ; 298 (298)        ; 17 (17)         ; |clk_card|issue_reply:issue_reply0|reply_translator:i_reply_translator                                                                                                                                                                                                               ;
;    |leds:led0|                                                               ; 15 (15)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 4 (4)             ; 3 (3)            ; 0 (0)           ; |clk_card|leds:led0                                                                                                                                                                                                                                                                  ;
;    |ret_dat_wbs:ret_dat_param|                                               ; 111 (47)    ; 99           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 17 (11)           ; 82 (24)          ; 0 (0)           ; |clk_card|ret_dat_wbs:ret_dat_param                                                                                                                                                                                                                                                  ;
;       |reg:start_reg|                                                        ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |clk_card|ret_dat_wbs:ret_dat_param|reg:start_reg                                                                                                                                                                                                                                    ;
;       |reg:stop_reg|                                                         ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 26 (26)          ; 0 (0)           ; |clk_card|ret_dat_wbs:ret_dat_param|reg:stop_reg                                                                                                                                                                                                                                     ;
;    |sync_gen:sync_gen0|                                                      ; 405 (0)     ; 169          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 236 (0)      ; 42 (0)            ; 127 (0)          ; 112 (0)         ; |clk_card|sync_gen:sync_gen0                                                                                                                                                                                                                                                         ;
;       |sync_gen_core:sgc|                                                    ; 243 (157)   ; 71           ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 172 (134)    ; 10 (10)           ; 61 (13)          ; 112 (64)        ; |clk_card|sync_gen:sync_gen0|sync_gen_core:sgc                                                                                                                                                                                                                                       ;
;          |lpm_counter:clk_count_rtl_13|                                      ; 54 (0)      ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 32 (0)           ; 32 (0)          ; |clk_card|sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13                                                                                                                                                                                                          ;
;             |alt_counter_stratix:wysi_counter|                               ; 54 (54)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 32 (32)          ; 32 (32)         ; |clk_card|sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:clk_count_rtl_13|alt_counter_stratix:wysi_counter                                                                                                                                                                         ;
;          |lpm_counter:sync_count_rtl_29|                                     ; 32 (0)      ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |clk_card|sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29                                                                                                                                                                                                         ;
;             |alt_counter_stratix:wysi_counter|                               ; 32 (32)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |clk_card|sync_gen:sync_gen0|sync_gen_core:sgc|lpm_counter:sync_count_rtl_29|alt_counter_stratix:wysi_counter                                                                                                                                                                        ;
;          |lpm_mult:mult_rtl_45|                                              ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|sync_gen:sync_gen0|sync_gen_core:sgc|lpm_mult:mult_rtl_45                                                                                                                                                                                                                  ;
;             |mult_hh01:auto_generated|                                       ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |clk_card|sync_gen:sync_gen0|sync_gen_core:sgc|lpm_mult:mult_rtl_45|mult_hh01:auto_generated                                                                                                                                                                                         ;
;       |sync_gen_wbs:wbi|                                                     ; 162 (130)   ; 98           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (64)      ; 32 (32)           ; 66 (34)          ; 0 (0)           ; |clk_card|sync_gen:sync_gen0|sync_gen_wbs:wbi                                                                                                                                                                                                                                        ;
;          |reg:dv_en_reg|                                                     ; 32 (32)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |clk_card|sync_gen:sync_gen0|sync_gen_wbs:wbi|reg:dv_en_reg                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                                                                 ;
+------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; Core to Output Register ; Clock Enable to Output Enable Register ; Clock Enable to Output Register ; Clock Enable to Input Register ; TCO ; TCOE ; Falling Edge Output Enable ;
+------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
; lvds_reply_ac_b  ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_bc1_b ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_bc2_b ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_bc3_b ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_rc1_b ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_rc2_b ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_rc3_b ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_rc4_b ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; dv_pulse_fibre   ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; dv_pulse_bnc     ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_nrx1         ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_nrx2         ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_nrx3         ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; eeprom_si        ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; dip_sw3          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; dip_sw4          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; rs232_rx         ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_bc3_a ; Input    ; OFF           ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_bc2_a ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_bc1_a ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_ac_a  ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_rdy     ; Input    ; OFF           ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_data[7] ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_data[6] ; Input    ; OFF           ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_data[5] ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_data[4] ; Input    ; OFF           ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_data[3] ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_data[2] ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_data[1] ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_data[0] ; Input    ; OFF           ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_rc4_a ; Input    ; OFF           ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_rc3_a ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_rc2_a ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_reply_rc1_a ; Input    ; OFF           ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; rst_n            ; Input    ; OFF           ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; inclk14          ; Input    ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[2]       ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[0]       ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[3]       ; Input    ; OFF           ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[1]       ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_status  ; Input    ; OFF           ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_rvs     ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_sc_nd   ; Input    ; OFF           ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; fibre_rx_clkr    ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_cmd         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; lvds_sync        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; lvds_spare       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; lvds_clk         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_tx1          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_txena1       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_tx2          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_txena2       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_tx3          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_txena3       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; eeprom_so        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; eeprom_sck       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; eeprom_cs        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; red_led          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ylw_led          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; grn_led          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; wdog             ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[15]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[14]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[13]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[12]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[11]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[10]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[9]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[8]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[7]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[6]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[5]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[4]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[3]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[2]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_o[1]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictorclk_o      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[15]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[14]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[13]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[12]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[11]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[10]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[9]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[8]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[7]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[6]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[5]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[4]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[3]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[2]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor_e[1]      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictorclk_e      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; rs232_tx         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_rx_refclk  ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_rx_a_nb    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_rx_bisten  ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_rx_rf      ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_tx_clkw    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_tx_data[7] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_tx_data[6] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_tx_data[5] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_tx_data[4] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_tx_data[3] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_tx_data[2] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_tx_data[1] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_tx_data[0] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_tx_ena     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; fibre_tx_sc_nd   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
+------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; lvds_reply_ac_b                                                                                                                                                                                                  ;                   ;         ;
; lvds_reply_bc1_b                                                                                                                                                                                                 ;                   ;         ;
; lvds_reply_bc2_b                                                                                                                                                                                                 ;                   ;         ;
; lvds_reply_bc3_b                                                                                                                                                                                                 ;                   ;         ;
; lvds_reply_rc1_b                                                                                                                                                                                                 ;                   ;         ;
; lvds_reply_rc2_b                                                                                                                                                                                                 ;                   ;         ;
; lvds_reply_rc3_b                                                                                                                                                                                                 ;                   ;         ;
; lvds_reply_rc4_b                                                                                                                                                                                                 ;                   ;         ;
; dv_pulse_fibre                                                                                                                                                                                                   ;                   ;         ;
; dv_pulse_bnc                                                                                                                                                                                                     ;                   ;         ;
; ttl_nrx1                                                                                                                                                                                                         ;                   ;         ;
; ttl_nrx2                                                                                                                                                                                                         ;                   ;         ;
; ttl_nrx3                                                                                                                                                                                                         ;                   ;         ;
; eeprom_si                                                                                                                                                                                                        ;                   ;         ;
; dip_sw3                                                                                                                                                                                                          ;                   ;         ;
; dip_sw4                                                                                                                                                                                                          ;                   ;         ;
; rs232_rx                                                                                                                                                                                                         ;                   ;         ;
; lvds_reply_bc3_a                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_o[13]                                                                                                                                                                                              ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|lvds_temp                                                                ; 1                 ; ON      ;
; lvds_reply_bc2_a                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_o[12]                                                                                                                                                                                              ; 0                 ; ON      ;
;      - issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|lvds_temp                                                                ; 0                 ; ON      ;
; lvds_reply_bc1_a                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_o[11]                                                                                                                                                                                              ; 0                 ; ON      ;
;      - issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|lvds_temp                                                                ; 0                 ; ON      ;
; lvds_reply_ac_a                                                                                                                                                                                                  ;                   ;         ;
;      - mictor_o[10]                                                                                                                                                                                              ; 0                 ; ON      ;
;      - issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|lvds_temp                                                                 ; 1                 ; ON      ;
; fibre_rx_rdy                                                                                                                                                                                                     ;                   ;         ;
;      - mictor_o[9]                                                                                                                                                                                               ; 1                 ; ON      ;
;      - cc_reset:cc_reset0|reset_logic~90                                                                                                                                                                         ; 1                 ; ON      ;
; fibre_rx_data[7]                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_o[8]                                                                                                                                                                                               ; 0                 ; ON      ;
;      - cc_reset:cc_reset0|rst_shift_reg[0]                                                                                                                                                                       ; 0                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4|altsyncram_cha1:altsyncram21|ram_block22a2            ; 0                 ; ON      ;
; fibre_rx_data[6]                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_o[7]                                                                                                                                                                                               ; 1                 ; ON      ;
;      - cc_reset:cc_reset0|reset_logic~91                                                                                                                                                                         ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4|altsyncram_cha1:altsyncram21|ram_block22a2            ; 1                 ; ON      ;
; fibre_rx_data[5]                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_o[6]                                                                                                                                                                                               ; 0                 ; ON      ;
;      - cc_reset:cc_reset0|reset_logic~91                                                                                                                                                                         ; 0                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4|altsyncram_cha1:altsyncram21|ram_block22a2            ; 0                 ; ON      ;
; fibre_rx_data[4]                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_o[5]                                                                                                                                                                                               ; 1                 ; ON      ;
;      - cc_reset:cc_reset0|reset_logic~91                                                                                                                                                                         ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4|altsyncram_cha1:altsyncram21|ram_block22a2            ; 1                 ; ON      ;
; fibre_rx_data[3]                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_o[4]                                                                                                                                                                                               ; 0                 ; ON      ;
;      - cc_reset:cc_reset0|reset_logic~91                                                                                                                                                                         ; 0                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4|altsyncram_cha1:altsyncram21|ram_block22a2            ; 0                 ; ON      ;
; fibre_rx_data[2]                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_o[3]                                                                                                                                                                                               ; 0                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4|altsyncram_cha1:altsyncram21|ram_block22a2            ; 0                 ; ON      ;
;      - cc_reset:cc_reset0|reset_logic~92                                                                                                                                                                         ; 0                 ; ON      ;
; fibre_rx_data[1]                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_o[2]                                                                                                                                                                                               ; 0                 ; ON      ;
;      - cc_reset:cc_reset0|reset_logic~92                                                                                                                                                                         ; 0                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4|altsyncram_cha1:altsyncram21|ram_block22a2            ; 0                 ; ON      ;
; fibre_rx_data[0]                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_o[1]                                                                                                                                                                                               ; 1                 ; ON      ;
;      - cc_reset:cc_reset0|reset_logic~92                                                                                                                                                                         ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4|altsyncram_cha1:altsyncram21|ram_block22a2            ; 1                 ; ON      ;
; lvds_reply_rc4_a                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_e[13]                                                                                                                                                                                              ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|lvds_temp                                                                ; 1                 ; ON      ;
; lvds_reply_rc3_a                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_e[12]                                                                                                                                                                                              ; 0                 ; ON      ;
;      - issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|lvds_temp                                                                ; 0                 ; ON      ;
; lvds_reply_rc2_a                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_e[11]                                                                                                                                                                                              ; 0                 ; ON      ;
;      - issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|lvds_temp                                                                ; 0                 ; ON      ;
; lvds_reply_rc1_a                                                                                                                                                                                                 ;                   ;         ;
;      - mictor_e[10]                                                                                                                                                                                              ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|lvds_temp                                                                ; 1                 ; ON      ;
; rst_n                                                                                                                                                                                                            ;                   ;         ;
;      - cc_reset:cc_reset0|reset_o                                                                                                                                                                                ; 0                 ; OFF     ;
;      - rst                                                                                                                                                                                                       ; 1                 ; ON      ;
;      - cc_reset:cc_reset0|rst_shift_reg[4]                                                                                                                                                                       ; 0                 ; OFF     ;
;      - cc_reset:cc_reset0|rst_shift_reg[5]                                                                                                                                                                       ; 0                 ; OFF     ;
;      - cc_reset:cc_reset0|rst_shift_reg[6]                                                                                                                                                                       ; 0                 ; OFF     ;
;      - cc_reset:cc_reset0|rst_shift_reg[7]                                                                                                                                                                       ; 0                 ; OFF     ;
;      - cc_reset:cc_reset0|rst_shift_reg[8]                                                                                                                                                                       ; 0                 ; OFF     ;
;      - cc_reset:cc_reset0|rst_shift_reg[9]                                                                                                                                                                       ; 0                 ; OFF     ;
;      - cc_reset:cc_reset0|rst_shift_reg[2]                                                                                                                                                                       ; 0                 ; OFF     ;
;      - cc_reset:cc_reset0|rst_shift_reg[1]                                                                                                                                                                       ; 0                 ; OFF     ;
;      - cc_reset:cc_reset0|rst_shift_reg[0]                                                                                                                                                                       ; 0                 ; OFF     ;
;      - cc_reset:cc_reset0|rst_shift_reg[10]                                                                                                                                                                      ; 0                 ; OFF     ;
;      - cc_reset:cc_reset0|rst_shift_reg[3]                                                                                                                                                                       ; 0                 ; OFF     ;
; inclk14                                                                                                                                                                                                          ;                   ;         ;
; slot_id[2]                                                                                                                                                                                                       ;                   ;         ;
;      - dispatch:cmd0|card[0]~30                                                                                                                                                                                  ; 0                 ; ON      ;
;      - dispatch:cmd0|card[3]~217                                                                                                                                                                                 ; 0                 ; ON      ;
;      - dispatch:cmd0|card[1]~218                                                                                                                                                                                 ; 0                 ; ON      ;
;      - dispatch:cmd0|card[7]~19                                                                                                                                                                                  ; 0                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_error_o~927                                                                                                                                               ; 0                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_error_o~976                                                                                                                                               ; 0                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[24]                                                                                                                                            ; 0                 ; ON      ;
; slot_id[0]                                                                                                                                                                                                       ;                   ;         ;
;      - dispatch:cmd0|card[0]~30                                                                                                                                                                                  ; 0                 ; ON      ;
;      - dispatch:cmd0|card[3]~217                                                                                                                                                                                 ; 0                 ; ON      ;
;      - dispatch:cmd0|card[1]~218                                                                                                                                                                                 ; 0                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_error_o~927                                                                                                                                               ; 0                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_error_o~976                                                                                                                                               ; 0                 ; ON      ;
; slot_id[3]                                                                                                                                                                                                       ;                   ;         ;
;      - dispatch:cmd0|card[0]~30                                                                                                                                                                                  ; 1                 ; ON      ;
;      - dispatch:cmd0|card[3]~217                                                                                                                                                                                 ; 1                 ; ON      ;
;      - dispatch:cmd0|card[1]~218                                                                                                                                                                                 ; 1                 ; ON      ;
;      - dispatch:cmd0|card[7]~19                                                                                                                                                                                  ; 1                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_error_o~927                                                                                                                                               ; 1                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[26]                                                                                                                                            ; 1                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_error_o~976                                                                                                                                               ; 1                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[24]                                                                                                                                            ; 1                 ; ON      ;
; slot_id[1]                                                                                                                                                                                                       ;                   ;         ;
;      - dispatch:cmd0|card[0]~30                                                                                                                                                                                  ; 0                 ; ON      ;
;      - dispatch:cmd0|card[3]~217                                                                                                                                                                                 ; 0                 ; ON      ;
;      - dispatch:cmd0|card[1]~218                                                                                                                                                                                 ; 0                 ; ON      ;
;      - dispatch:cmd0|card[7]~19                                                                                                                                                                                  ; 0                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_error_o~927                                                                                                                                               ; 0                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_error_o~976                                                                                                                                               ; 0                 ; ON      ;
;      - dispatch:cmd0|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[24]                                                                                                                                            ; 0                 ; ON      ;
; fibre_rx_status                                                                                                                                                                                                  ;                   ;         ;
;      - cc_reset:cc_reset0|reset_logic~90                                                                                                                                                                         ; 1                 ; ON      ;
; fibre_rx_rvs                                                                                                                                                                                                     ;                   ;         ;
;      - cc_reset:cc_reset0|reset_logic~90                                                                                                                                                                         ; 0                 ; ON      ;
; fibre_rx_sc_nd                                                                                                                                                                                                   ;                   ;         ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_control:I1|rx_fw_o                                                                                                                                  ; 1                 ; ON      ;
;      - cc_reset:cc_reset0|reset_logic~92                                                                                                                                                                         ; 1                 ; ON      ;
; fibre_rx_clkr                                                                                                                                                                                                    ;                   ;         ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4|altsyncram_cha1:altsyncram21|ram_block22a2            ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_fefifo_h3d:a_fefifo6|b_full                                          ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter3|countera0                             ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter3|countera1                             ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter3|countera2                             ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter3|countera3                             ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter3|countera4                             ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter3|countera5                             ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter3|countera6                             ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter3|countera7                             ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe20|dffe27a[7]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe20|dffe27a[6]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe20|dffe27a[0]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe20|dffe27a[5]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe20|dffe27a[4]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe20|dffe27a[3]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe20|dffe27a[2]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|a_graycounter_v16:a_graycounter3|parity                                ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|cntr_b08:cntr1|counter_cella7                                          ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe14|dffe27a[7]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|cntr_b08:cntr1|counter_cella6                                          ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe14|dffe27a[6]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|cntr_b08:cntr1|counter_cella0                                          ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe14|dffe27a[0]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe20|dffe27a[1]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|cntr_b08:cntr1|counter_cella5                                          ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe14|dffe27a[5]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|cntr_b08:cntr1|counter_cella4                                          ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe14|dffe27a[4]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|cntr_b08:cntr1|counter_cella3                                          ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe14|dffe27a[3]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|cntr_b08:cntr1|counter_cella2                                          ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe14|dffe27a[2]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[7]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[7]~6 ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[0]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[1]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[3]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[4]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[5]~7 ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffpipe_0a3:dffpipe14|dffe27a[1]                                       ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|cntr_b08:cntr1|counter_cella1                                          ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe25a[7]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe25a[6]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe25a[0]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe25a[1]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe25a[2]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe25a[3]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe25a[4]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe25a[5]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe24a[7]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe24a[6]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe24a[0]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe24a[1]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe24a[2]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe24a[3]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe24a[4]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe24a[5]   ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffe8a[0]                                                              ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffe8a[1]                                                              ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffe8a[2]                                                              ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffe8a[3]                                                              ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffe8a[4]                                                              ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffe8a[5]                                                              ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffe8a[7]                                                              ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dffe8a[6]                                                              ; 1                 ; ON      ;
;      - issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|alt_synch_pipe_2a3:alt_synch_pipe10|dffpipe_2a3:dffpipe23|dffe26a[2]   ; 1                 ; ON      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------------+--------+----------------------+------------------+
; Name                                                                                                                                                                                                                ; Location      ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------------+--------+----------------------+------------------+
; cc_pll:pll0|altpll:altpll_component|_clk0                                                                                                                                                                           ; PLL_5         ; 3416    ; Clock                      ; yes    ; Global clock         ; GCLK12           ;
; cc_pll:pll0|altpll:altpll_component|_clk2                                                                                                                                                                           ; PLL_5         ; 702     ; Clock                      ; yes    ; Global clock         ; GCLK15           ;
; cc_pll:pll0|altpll:altpll_component|_clk3                                                                                                                                                                           ; PLL_5         ; 20      ; Clock                      ; yes    ; Global clock         ; GCLK14           ;
; dispatch:cmd0|buf_wren~34                                                                                                                                                                                           ; LC_X24_Y47_N7 ; 16      ; Write enable               ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|crc_ena~5                                                                                                                                                               ; LC_X23_Y47_N6 ; 16      ; Clock enable               ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|crc_ena~6                                                                                                                                                               ; LC_X22_Y47_N1 ; 13      ; Clock enable               ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|datapath_ns~103                                                                                                                                          ; LC_X13_Y50_N0 ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w                                                                       ; LC_X14_Y48_N9 ; 6       ; Write enable               ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w2w                                                                       ; LC_X14_Y46_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state~20                                                                                                                                                           ; LC_X24_Y47_N4 ; 35      ; Sync. clear                ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|bit_count_ena                                                                                                                                    ; LC_X46_Y46_N7 ; 7       ; Clock enable               ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|write_ena~19                                                                                                                    ; LC_X42_Y47_N7 ; 6       ; Write enable               ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_ena~42                                                                                                                                        ; LC_X46_Y47_N4 ; 34      ; Clock enable               ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state~20                                                                                                                                                     ; LC_X32_Y47_N7 ; 68      ; Sync. clear                ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|word_count_clr~2                                                                                                                                                  ; LC_X32_Y48_N6 ; 11      ; Sync. clear                ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~20                                                                                                                                                              ; LC_X28_Y47_N6 ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~0                                                                                                                                                  ; LC_X79_Y54_N0 ; 33      ; Sync. load                 ; no     ; --                   ; --               ;
; dispatch:cmd0|pres_state~21                                                                                                                                                                                         ; LC_X31_Y47_N7 ; 70      ; Clock enable               ; no     ; --                   ; --               ;
; fibre_rx_clkr                                                                                                                                                                                                       ; PIN_AE10      ; 67      ; Clock                      ; yes    ; Global clock         ; GCLK5            ;
; inclk14                                                                                                                                                                                                             ; PIN_K17       ; 1       ; Clock                      ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|bit_ctr_ena~27                                                                                                                                                       ; LC_X18_Y35_N3 ; 6       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|data_count_clr                                                                                                                                                       ; LC_X12_Y30_N6 ; 11      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|bit_count_ena                                                                                                                                        ; LC_X13_Y42_N5 ; 7       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|fifo:data_buffer|write_ena                                                                                                                           ; LC_X14_Y36_N0 ; 5       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|tx_ena~42                                                                                                                                            ; LC_X14_Y42_N4 ; 34      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|next_state.latch_data~2                                                                                                                                              ; LC_X12_Y31_N0 ; 2       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~20                                                                                                                                                     ; LC_X12_Y28_N4 ; 72      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~21                                                                                                                                                     ; LC_X8_Y28_N9  ; 79      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~26                                                                                                                                                     ; LC_X9_Y34_N8  ; 15      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~30                                                                                                                                                     ; LC_X12_Y34_N2 ; 36      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~31                                                                                                                                                     ; LC_X18_Y34_N5 ; 36      ; Sync. load                 ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|reg:cmd_type_reg|reg_o[0]                                                                                                                                            ; LC_X9_Y28_N2  ; 14      ; Sync. load                 ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|serial_crc:cmd_crc|reduce_nor~364                                                                                                                                    ; LC_X9_Y31_N7  ; 32      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_arbiter:i_arbiter|current_state~27                                                                                                          ; LC_X2_Y22_N9  ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_arbiter:i_arbiter|data_size[8]~114                                                                                                          ; LC_X2_Y19_N4  ; 101     ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_ret_dat_fsm:i_return_data_cmd|next_state.return_data_single_frame~14                                                                        ; LC_X2_Y20_N8  ; 60      ; Sync. load                 ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_ret_dat_fsm:i_return_data_cmd|reg_en~1                                                                                                      ; LC_X9_Y37_N9  ; 48      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_control:I1|rx_fw_o                                                                                                                                            ; LC_X14_Y4_N2  ; 11      ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|byte_count_clr~29                                                                                                                                 ; LC_X6_Y14_N5  ; 7       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|byte_count_ena~1                                                                                                                                  ; LC_X6_Y12_N1  ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id_o[15]~8                                                                                                                                   ; LC_X5_Y15_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|card_id_o[6]~0                                                                                                                                    ; LC_X5_Y15_N5  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[0]~0                                                                                                                                     ; LC_X6_Y13_N3  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[16]~16                                                                                                                                   ; LC_X7_Y13_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[24]~24                                                                                                                                   ; LC_X5_Y13_N7  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_in[8]~8                                                                                                                                     ; LC_X7_Y14_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[0]~98                                                                                                                                  ; LC_X7_Y13_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[16]~97                                                                                                                                 ; LC_X7_Y13_N5  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[24]~96                                                                                                                                 ; LC_X6_Y13_N1  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_rcvd[8]~95                                                                                                                                  ; LC_X7_Y13_N3  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[15]~16                                                                                                                                   ; LC_X3_Y15_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[23]~8                                                                                                                                    ; LC_X5_Y15_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[31]~712                                                                                                                                  ; LC_X5_Y15_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_code[7]~24                                                                                                                                    ; LC_X3_Y15_N5  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|counter:word_counter|count~7                                                                                                                      ; LC_X6_Y14_N0  ; 7       ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~20                                                                                                                                  ; LC_X6_Y14_N4  ; 52      ; Async. clear               ; yes    ; Global clock         ; GCLK0            ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~21                                                                                                                                  ; LC_X6_Y14_N7  ; 15      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~28                                                                                                                                  ; LC_X6_Y17_N2  ; 39      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[0]~0                                                                                                                                      ; LC_X7_Y15_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[16]~16                                                                                                                                    ; LC_X7_Y15_N9  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[24]~24                                                                                                                                    ; LC_X7_Y15_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|data_in[8]~8                                                                                                                                      ; LC_X7_Y15_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|next_state.rq_byte~2                                                                                                                              ; LC_X6_Y14_N8  ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[15]~9                                                                                                                                    ; LC_X6_Y15_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[23]~1                                                                                                                                    ; LC_X6_Y15_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[31]~24                                                                                                                                   ; LC_X6_Y15_N3  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|num_data[6]~0                                                                                                                                     ; LC_X6_Y15_N9  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id_o[15]~8                                                                                                                                  ; LC_X3_Y15_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|param_id_o[7]~0                                                                                                                                   ; LC_X3_Y15_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|cs13a[8]           ; LC_X18_Y5_N8  ; 10      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~20                                                                                                                                          ; LC_X14_Y25_N5 ; 35      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~21                                                                                                                                          ; LC_X14_Y25_N2 ; 58      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~27                                                                                                                                          ; LC_X19_Y29_N3 ; 30      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~29                                                                                                                                          ; LC_X18_Y25_N2 ; 3       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|rdy_o~92                                                                                                                                                         ; LC_X19_Y25_N4 ; 41      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|LessThan~438                                                                                                                        ; LC_X19_Y26_N8 ; 33      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|next_state.wait_for_reply~3                                                                                                         ; LC_X18_Y27_N3 ; 16      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|buf_clear~1                                                                                               ; LC_X19_Y36_N4 ; 23      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|crc_clr~11                                                                                                ; LC_X9_Y42_N9  ; 13      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|write_ena~16                                                                           ; LC_X33_Y36_N2 ; 27      ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|datapath_ns~103                                                                     ; LC_X2_Y46_N5  ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w  ; LC_X3_Y45_N9  ; 7       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w2w  ; LC_X3_Y42_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|next_state.rx_data~3                                                                                      ; LC_X9_Y41_N9  ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|pres_state~37                                                                                             ; LC_X34_Y33_N4 ; 17      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|buf_clear~1                                                                                              ; LC_X42_Y48_N6 ; 23      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|crc_clr~11                                                                                               ; LC_X43_Y50_N2 ; 13      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|fifo:packet_buffer|write_ena~16                                                                          ; LC_X41_Y48_N9 ; 27      ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|datapath_ns~103                                                                    ; LC_X35_Y53_N7 ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w ; LC_X38_Y53_N4 ; 6       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w2w ; LC_X42_Y52_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|next_state.rx_data~3                                                                                     ; LC_X43_Y50_N9 ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|pres_state~37                                                                                            ; LC_X41_Y34_N2 ; 17      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|buf_clear~1                                                                                              ; LC_X33_Y27_N6 ; 23      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|crc_clr~11                                                                                               ; LC_X34_Y29_N0 ; 13      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|fifo:packet_buffer|write_ena~16                                                                          ; LC_X34_Y27_N2 ; 27      ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|datapath_ns~103                                                                    ; LC_X43_Y33_N5 ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w ; LC_X43_Y31_N4 ; 7       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w2w ; LC_X42_Y30_N6 ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|next_state.rx_data~3                                                                                     ; LC_X34_Y29_N2 ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|pres_state~37                                                                                            ; LC_X34_Y27_N3 ; 17      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|buf_clear~1                                                                                              ; LC_X34_Y10_N7 ; 23      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|crc_clr~11                                                                                               ; LC_X35_Y10_N8 ; 13      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|fifo:packet_buffer|write_ena~16                                                                          ; LC_X36_Y10_N9 ; 27      ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|datapath_ns~103                                                                    ; LC_X37_Y11_N7 ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w ; LC_X42_Y9_N9  ; 6       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w2w ; LC_X41_Y10_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|next_state.rx_data~3                                                                                     ; LC_X34_Y10_N3 ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|pres_state~37                                                                                            ; LC_X35_Y21_N5 ; 17      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|buf_clear~1                                                                                               ; LC_X49_Y23_N4 ; 23      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|crc_clr~11                                                                                                ; LC_X47_Y22_N5 ; 13      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|write_ena~16                                                                           ; LC_X49_Y25_N9 ; 27      ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|datapath_ns~103                                                                     ; LC_X46_Y24_N8 ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w  ; LC_X43_Y23_N9 ; 7       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w2w  ; LC_X43_Y22_N6 ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|next_state.rx_data~3                                                                                      ; LC_X47_Y22_N4 ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|pres_state~37                                                                                             ; LC_X47_Y23_N5 ; 17      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|buf_clear~1                                                                                              ; LC_X22_Y15_N4 ; 23      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|crc_clr~11                                                                                               ; LC_X24_Y14_N9 ; 13      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|fifo:packet_buffer|write_ena~16                                                                          ; LC_X17_Y20_N2 ; 27      ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|datapath_ns~103                                                                    ; LC_X27_Y8_N4  ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w ; LC_X27_Y7_N4  ; 7       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w2w ; LC_X29_Y8_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|next_state.rx_data~3                                                                                     ; LC_X25_Y14_N6 ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|pres_state~37                                                                                            ; LC_X33_Y19_N4 ; 17      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|buf_clear~1                                                                                              ; LC_X41_Y16_N6 ; 23      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|crc_clr~11                                                                                               ; LC_X43_Y15_N1 ; 13      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|fifo:packet_buffer|write_ena~16                                                                          ; LC_X42_Y15_N6 ; 27      ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|datapath_ns~103                                                                    ; LC_X34_Y12_N8 ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w ; LC_X38_Y12_N4 ; 6       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w2w ; LC_X38_Y14_N6 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|next_state.rx_data~3                                                                                     ; LC_X43_Y16_N1 ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|pres_state~37                                                                                            ; LC_X41_Y20_N4 ; 17      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|buf_clear~1                                                                                              ; LC_X47_Y28_N7 ; 23      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|crc_clr~11                                                                                               ; LC_X53_Y30_N5 ; 13      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|fifo:packet_buffer|write_ena~16                                                                          ; LC_X46_Y29_N3 ; 27      ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|datapath_ns~103                                                                    ; LC_X56_Y31_N1 ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w ; LC_X58_Y31_N4 ; 7       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w2w ; LC_X57_Y30_N6 ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|next_state.rx_data~3                                                                                     ; LC_X52_Y28_N4 ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|pres_state~37                                                                                            ; LC_X47_Y28_N9 ; 17      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|buf_clear~1                                                                                              ; LC_X42_Y38_N1 ; 23      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|crc_clr~11                                                                                               ; LC_X46_Y38_N9 ; 13      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|fifo:packet_buffer|write_ena~16                                                                          ; LC_X41_Y38_N9 ; 27      ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|datapath_ns~103                                                                    ; LC_X47_Y43_N2 ; 13      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w1w ; LC_X45_Y44_N9 ; 7       ; Write enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|w2w ; LC_X46_Y42_N6 ; 2       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|next_state.rx_data~3                                                                                     ; LC_X45_Y38_N3 ; 3       ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|pres_state~37                                                                                            ; LC_X41_Y37_N2 ; 17      ; Sync. clear                ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|us_timer:timeout_timer|reduce_nor~0                                                                                                 ; LC_X14_Y12_N7 ; 33      ; Sync. load                 ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|checksum_in_mux_sel                                                                                                                                    ; LC_X6_Y22_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_type[10]~200                                                                                                                                    ; LC_X6_Y21_N5  ; 30      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3mux[7]~509                                                                                                                               ; LC_X3_Y23_N2  ; 34      ; Sync. load                 ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3mux_sel[0]                                                                                                                               ; LC_X5_Y20_N6  ; 55      ; Sync. load                 ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|reduce_or~252                                                                                                                                          ; LC_X6_Y21_N3  ; 21      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|register_cmd_code~0                                                                                                                                    ; LC_X5_Y18_N3  ; 64      ; Clock enable               ; no     ; --                   ; --               ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|write_fifo~292                                                                                                                                         ; LC_X9_Y18_N6  ; 10      ; Write enable               ; no     ; --                   ; --               ;
; leds:led0|led_data[0]~2                                                                                                                                                                                             ; LC_X19_Y43_N5 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; leds:led0|led_data[1]~1                                                                                                                                                                                             ; LC_X33_Y41_N5 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; leds:led0|led_data[2]~0                                                                                                                                                                                             ; LC_X19_Y43_N8 ; 1       ; Clock enable               ; no     ; --                   ; --               ;
; ret_dat_wbs:ret_dat_param|data_rate_wren~2                                                                                                                                                                          ; LC_X25_Y47_N4 ; 32      ; Clock enable               ; no     ; --                   ; --               ;
; ret_dat_wbs:ret_dat_param|start_wren~16                                                                                                                                                                             ; LC_X19_Y42_N8 ; 32      ; Clock enable               ; no     ; --                   ; --               ;
; ret_dat_wbs:ret_dat_param|stop_wren~3                                                                                                                                                                               ; LC_X19_Y42_N6 ; 32      ; Clock enable               ; no     ; --                   ; --               ;
; rst                                                                                                                                                                                                                 ; LC_X1_Y30_N8  ; 3864    ; Async. clear               ; yes    ; Global clock         ; GCLK1            ;
; rst_n                                                                                                                                                                                                               ; PIN_AC9       ; 13      ; Async. clear               ; yes    ; Global clock         ; GCLK4            ;
; sync_gen:sync_gen0|sync_gen_core:sgc|LessThan~32                                                                                                                                                                    ; LC_X73_Y35_N5 ; 32      ; Sync. clear                ; no     ; --                   ; --               ;
; sync_gen:sync_gen0|sync_gen_core:sgc|current_state~27                                                                                                                                                               ; LC_X7_Y34_N4  ; 17      ; Clock enable               ; no     ; --                   ; --               ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|dv_en_wren~1                                                                                                                                                                    ; LC_X33_Y41_N2 ; 32      ; Clock enable               ; no     ; --                   ; --               ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|num_rows_wren~16                                                                                                                                                                ; LC_X43_Y40_N3 ; 32      ; Clock enable               ; no     ; --                   ; --               ;
; sync_gen:sync_gen0|sync_gen_wbs:wbi|row_length_wren~15                                                                                                                                                              ; LC_X43_Y41_N2 ; 32      ; Clock enable               ; no     ; --                   ; --               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------------+--------+----------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                           ;
+------------------------------------------------------------------------------------+--------------+---------+----------------------+------------------+
; Name                                                                               ; Location     ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------------------------------------------------------------------------------------+--------------+---------+----------------------+------------------+
; cc_pll:pll0|altpll:altpll_component|_clk0                                          ; PLL_5        ; 3416    ; Global clock         ; GCLK12           ;
; cc_pll:pll0|altpll:altpll_component|_clk2                                          ; PLL_5        ; 702     ; Global clock         ; GCLK15           ;
; cc_pll:pll0|altpll:altpll_component|_clk3                                          ; PLL_5        ; 20      ; Global clock         ; GCLK14           ;
; fibre_rx_clkr                                                                      ; PIN_AE10     ; 67      ; Global clock         ; GCLK5            ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~20 ; LC_X6_Y14_N4 ; 52      ; Global clock         ; GCLK0            ;
; rst                                                                                ; LC_X1_Y30_N8 ; 3864    ; Global clock         ; GCLK1            ;
; rst_n                                                                              ; PIN_AC9      ; 13      ; Global clock         ; GCLK4            ;
+------------------------------------------------------------------------------------+--------------+---------+----------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~22                                                                                                                                                    ; 117     ;
; dispatch:cmd0|reg:hdr0|reg_o[11]                                                                                                                                                                          ; 106     ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_arbiter:i_arbiter|data_size[8]~114                                                                                                ; 101     ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~21                                                                                                                                           ; 79      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|pres_state~33                                                                                                             ; 76      ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_arbiter:i_arbiter|data_mux_sel[0]~63                                                                                              ; 72      ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~20                                                                                                                                           ; 72      ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|cs11a[0] ; 72      ;
; dispatch:cmd0|pres_state~21                                                                                                                                                                               ; 70      ;
; reduce_nor~271                                                                                                                                                                                            ; 69      ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|pres_state~20                                                                                                                                           ; 68      ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_ena~57                                                                                                                                              ; 65      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|shift_reg:rx_buffer|reg[33]~4418                                         ; 65      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|shift_reg:rx_buffer|reg[33]~4418                                         ; 65      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|shift_reg:rx_buffer|reg[33]~4418                                          ; 65      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|shift_reg:rx_buffer|reg[33]~4418                                          ; 65      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|shift_reg:rx_buffer|reg[33]~4418                                         ; 65      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|shift_reg:rx_buffer|reg[33]~4418                                         ; 65      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|shift_reg:rx_buffer|reg[33]~4418                                         ; 65      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|shift_reg:rx_buffer|reg[33]~4418                                         ; 65      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|shift_reg:rx_buffer|reg[33]~4418                                         ; 65      ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[33]~4418                                                                                                               ; 65      ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|register_cmd_code~0                                                                                                                          ; 64      ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_ret_dat_fsm:i_return_data_cmd|next_state.return_data_single_frame~14                                                              ; 60      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|present_retire_state~21                                                                                                                                ; 58      ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|packet_word2_3mux_sel[0]                                                                                                                     ; 55      ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_ret_dat_fsm:i_return_data_cmd|reg_en~1                                                                                            ; 48      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|pres_state~43                                                                                  ; 46      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|pres_state~28                                                                                                             ; 45      ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|fibre_current_state~20                                                                                                                       ; 44      ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|previous_state~489                                                                                                                                         ; 43      ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_arbiter:i_arbiter|data[31]~774                                                                                                    ; 42      ;
; issue_reply:issue_reply0|cmd_translator:i_cmd_translator|cmd_translator_arbiter:i_arbiter|frame_seq_num[31]~368                                                                                           ; 42      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|rdy_o~92                                                                                                                                               ; 41      ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~34                                                                                                                                           ; 40      ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~27                                                                                                                                           ; 40      ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|pres_state~21                                                                                                             ; 40      ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~28                                                                                                                        ; 40      ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|interface_ps                                                                                                                                   ; 39      ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_data[12]~4689                                                                                                                                       ; 37      ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~35                                                                                                                                           ; 37      ;
; dispatch:cmd0|dispatch_wishbone:wishbone|timer_rst~25                                                                                                                                                     ; 37      ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|crc_ena~2                                                                                                                                                     ; 36      ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~31                                                                                                                                           ; 36      ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|present_state~30                                                                                                                                           ; 36      ;
; reduce_nor~22                                                                                                                                                                                             ; 36      ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|fibre_current_state~73                                                                                                                       ; 36      ;
; issue_reply:issue_reply0|reply_translator:i_reply_translator|fibre_current_state~97                                                                                                                       ; 36      ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~21                                                                                                                          ; 35      ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|pres_state~20                                                                                                                                                 ; 35      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------+-------+------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF  ; Location                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------+-------+------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dispatch:cmd0|altsyncram:buf|altsyncram_25k2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; 65536               ; 0     ; 16   ; 0      ; None ; M4K_X15_Y50, M4K_X15_Y49, M4K_X39_Y47, M4K_X39_Y49, M4K_X39_Y57, M4K_X15_Y51, M4K_X15_Y53, M4K_X39_Y55, M4K_X15_Y46, M4K_X39_Y46, M4K_X15_Y52, M4K_X15_Y57, M4K_X15_Y47, M4K_X15_Y54, M4K_X15_Y55, M4K_X15_Y56 ;
; dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X15_Y48                                                                                                                                                                                                    ;
; dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 2     ; 0    ; 0      ; None ; M512_X44_Y46, M512_X44_Y47                                                                                                                                                                                     ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_akf1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; 8192                ; 0     ; 2    ; 0      ; None ; M4K_X15_Y31, M4K_X15_Y32                                                                                                                                                                                       ;
; issue_reply:issue_reply0|cmd_queue:i_cmd_queue|lvds_tx:cmd_tx2|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X15_Y35                                                                                                                                                                                                    ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_fifo:I0|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_t8v:auto_generated|dpram_apm:dpram4|altsyncram_cha1:altsyncram21|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; 2048                ; 0     ; 1    ; 0      ; None ; M4K_X15_Y5                                                                                                                                                                                                     ;
; issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|altsyncram:mem0|altsyncram_hhe2:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; 2048                ; 0     ; 1    ; 0      ; None ; M4K_X15_Y16                                                                                                                                                                                                    ;
; issue_reply:issue_reply0|fibre_tx:i_fibre_tx|fibre_tx_fifo:fibre_tx_fifo_inst|sync_fifo_tx:sync_fifo_tx_inst|dcfifo:dcfifo_component|dcfifo_k541:auto_generated|alt_sync_fifo_jkm:alt_sync_fifo1|dpram_cor:dpram5|altsyncram_hic1:altsyncram14|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; 2048                ; 0     ; 1    ; 0      ; None ; M4K_X15_Y3                                                                                                                                                                                                     ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; 65536               ; 0     ; 16   ; 0      ; None ; M4K_X15_Y39, M4K_X39_Y45, M4K_X15_Y44, M4K_X15_Y40, M4K_X15_Y41, M4K_X15_Y42, M4K_X39_Y44, M4K_X15_Y34, M4K_X15_Y43, M4K_X39_Y36, M4K_X15_Y33, M4K_X15_Y38, M4K_X15_Y36, M4K_X15_Y37, M4K_X15_Y45, M4K_X39_Y37 ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 2     ; 0    ; 0      ; None ; M512_X4_Y44, M512_X4_Y45                                                                                                                                                                                       ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; 65536               ; 0     ; 16   ; 0      ; None ; M4K_X69_Y55, M4K_X39_Y56, M4K_X69_Y57, M4K_X69_Y52, M4K_X69_Y48, M4K_X39_Y54, M4K_X69_Y56, M4K_X39_Y51, M4K_X69_Y49, M4K_X69_Y51, M4K_X39_Y53, M4K_X69_Y50, M4K_X39_Y50, M4K_X39_Y48, M4K_X69_Y53, M4K_X69_Y54 ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y52                                                                                                                                                                                                    ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; 65536               ; 0     ; 16   ; 0      ; None ; M4K_X39_Y23, M4K_X15_Y27, M4K_X39_Y31, M4K_X15_Y23, M4K_X39_Y29, M4K_X39_Y27, M4K_X39_Y24, M4K_X15_Y30, M4K_X39_Y26, M4K_X39_Y30, M4K_X15_Y29, M4K_X15_Y26, M4K_X15_Y28, M4K_X15_Y25, M4K_X39_Y28, M4K_X15_Y24 ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 2     ; 0    ; 0      ; None ; M512_X44_Y31, M512_X44_Y30                                                                                                                                                                                     ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; 65536               ; 0     ; 16   ; 0      ; None ; M4K_X39_Y5, M4K_X39_Y1, M4K_X69_Y5, M4K_X39_Y7, M4K_X69_Y6, M4K_X39_Y2, M4K_X69_Y2, M4K_X69_Y4, M4K_X39_Y6, M4K_X69_Y1, M4K_X69_Y3, M4K_X15_Y4, M4K_X15_Y1, M4K_X39_Y3, M4K_X39_Y4, M4K_X15_Y2                 ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_bc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y9                                                                                                                                                                                                     ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; 65536               ; 0     ; 16   ; 0      ; None ; M4K_X69_Y23, M4K_X39_Y20, M4K_X69_Y25, M4K_X69_Y17, M4K_X69_Y24, M4K_X69_Y20, M4K_X69_Y22, M4K_X69_Y18, M4K_X39_Y21, M4K_X39_Y19, M4K_X69_Y19, M4K_X69_Y21, M4K_X39_Y22, M4K_X39_Y18, M4K_X39_Y17, M4K_X69_Y16 ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 2     ; 0    ; 0      ; None ; M512_X44_Y22, M512_X44_Y23                                                                                                                                                                                     ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; 65536               ; 0     ; 16   ; 0      ; None ; M4K_X15_Y15, M4K_X15_Y7, M4K_X15_Y22, M4K_X15_Y18, M4K_X15_Y8, M4K_X15_Y13, M4K_X15_Y9, M4K_X15_Y6, M4K_X15_Y10, M4K_X15_Y12, M4K_X15_Y20, M4K_X15_Y14, M4K_X15_Y21, M4K_X15_Y19, M4K_X15_Y17, M4K_X15_Y11     ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc1|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 2     ; 0    ; 0      ; None ; M512_X26_Y8, M512_X26_Y9                                                                                                                                                                                       ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; 65536               ; 0     ; 16   ; 0      ; None ; M4K_X69_Y15, M4K_X39_Y11, M4K_X69_Y12, M4K_X69_Y9, M4K_X39_Y8, M4K_X39_Y16, M4K_X69_Y13, M4K_X69_Y10, M4K_X69_Y7, M4K_X39_Y10, M4K_X39_Y14, M4K_X39_Y13, M4K_X69_Y14, M4K_X69_Y8, M4K_X39_Y15, M4K_X69_Y11     ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc2|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y12                                                                                                                                                                                                    ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; 65536               ; 0     ; 16   ; 0      ; None ; M4K_X69_Y36, M4K_X69_Y27, M4K_X69_Y28, M4K_X69_Y29, M4K_X69_Y35, M4K_X69_Y26, M4K_X69_Y31, M4K_X69_Y37, M4K_X69_Y34, M4K_X39_Y33, M4K_X69_Y32, M4K_X69_Y33, M4K_X39_Y34, M4K_X39_Y35, M4K_X39_Y32, M4K_X69_Y30 ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 2     ; 0    ; 0      ; None ; M512_X59_Y31, M512_X59_Y32                                                                                                                                                                                     ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; 65536               ; 0     ; 16   ; 0      ; None ; M4K_X69_Y39, M4K_X39_Y39, M4K_X39_Y40, M4K_X69_Y41, M4K_X39_Y42, M4K_X69_Y44, M4K_X39_Y43, M4K_X69_Y42, M4K_X69_Y46, M4K_X69_Y43, M4K_X69_Y45, M4K_X69_Y47, M4K_X39_Y38, M4K_X69_Y38, M4K_X39_Y41, M4K_X69_Y40 ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_5ha1:auto_generated|alt_sync_fifo_aem:alt_sync_fifo1|dpram_lpr:dpram5|altsyncram_9lc1:altsyncram15|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; 512                 ; 2     ; 0    ; 0      ; None ; M512_X44_Y42, M512_X44_Y43                                                                                                                                                                                     ;
; issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_3lu:auto_generated|ALTSYNCRAM                                                                            ; AUTO ; Single Port      ; 64           ; 32           ; --           ; --           ; 2048  ; 2048                ; 0     ; 1    ; 0      ; None ; M4K_X39_Y25                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------+-------+------+--------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                           ;
+----------------------------------+-------------+---------------------+-------------------+
; Statistic                        ; Number Used ; Available per Block ; Maximum Available ;
+----------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)       ; 0           ; 8                   ; 96                ;
; Simple Multipliers (18-bit)      ; 0           ; 4                   ; 48                ;
; Simple Multipliers (36-bit)      ; 1           ; 1                   ; 12                ;
; Multiply Accumulators (18-bit)   ; 0           ; 2                   ; 24                ;
; Two-Multipliers Adders (9-bit)   ; 0           ; 4                   ; 48                ;
; Two-Multipliers Adders (18-bit)  ; 0           ; 2                   ; 24                ;
; Four-Multipliers Adders (9-bit)  ; 0           ; 2                   ; 24                ;
; Four-Multipliers Adders (18-bit) ; 0           ; 1                   ; 12                ;
; DSP Blocks                       ; 1           ; --                  ; 12                ;
; DSP Block 9-bit Elements         ; 8           ; 8                   ; 96                ;
+----------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------+----------------------------+--------------------+
; Name                                                                                            ; Mode                       ; Location           ;
+-------------------------------------------------------------------------------------------------+----------------------------+--------------------+
; sync_gen:sync_gen0|sync_gen_core:sgc|lpm_mult:mult_rtl_45|mult_hh01:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X75_Y31_N0  ;
;    sync_gen:sync_gen0|sync_gen_core:sgc|lpm_mult:mult_rtl_45|mult_hh01:auto_generated|mac_mult1 ;                            ; DSPMULT_X74_Y37_N0 ;
;    sync_gen:sync_gen0|sync_gen_core:sgc|lpm_mult:mult_rtl_45|mult_hh01:auto_generated|mac_mult2 ;                            ; DSPMULT_X74_Y35_N0 ;
;    sync_gen:sync_gen0|sync_gen_core:sgc|lpm_mult:mult_rtl_45|mult_hh01:auto_generated|mac_mult3 ;                            ; DSPMULT_X74_Y33_N0 ;
;    sync_gen:sync_gen0|sync_gen_core:sgc|lpm_mult:mult_rtl_45|mult_hh01:auto_generated|mac_mult4 ;                            ; DSPMULT_X74_Y31_N0 ;
+-------------------------------------------------------------------------------------------------+----------------------------+--------------------+


+-------------------------------------------------------+
; Interconnect Usage Summary                            ;
+-----------------------------+-------------------------+
; Interconnect Resource Type  ; Usage                   ;
+-----------------------------+-------------------------+
; C16 interconnects           ; 503 / 5,872 ( 8 % )     ;
; C4 interconnects            ; 7,107 / 89,120 ( 7 % )  ;
; C8 interconnects            ; 2,135 / 19,904 ( 10 % ) ;
; DIFFIOCLKs                  ; 0 / 32 ( 0 % )          ;
; DQS bus muxes               ; 0 / 102 ( 0 % )         ;
; DQS-16 I/O buses            ; 0 / 8 ( 0 % )           ;
; DQS-32 I/O buses            ; 0 / 4 ( 0 % )           ;
; DQS-8 I/O buses             ; 0 / 20 ( 0 % )          ;
; Direct links                ; 2,035 / 131,860 ( 1 % ) ;
; Fast regional clocks        ; 0 / 32 ( 0 % )          ;
; Global clocks               ; 7 / 16 ( 43 % )         ;
; I/O buses                   ; 27 / 364 ( 7 % )        ;
; LUT chains                  ; 535 / 29,223 ( 1 % )    ;
; Local routing interconnects ; 4,087 / 32,470 ( 12 % ) ;
; R24 interconnects           ; 960 / 6,156 ( 15 % )    ;
; R4 interconnects            ; 8,951 / 181,920 ( 4 % ) ;
; R8 interconnects            ; 2,867 / 29,904 ( 9 % )  ;
; Regional clocks             ; 0 / 16 ( 0 % )          ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+--------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 7.42) ; Number of LABs  (Total = 1228) ;
+--------------------------------------------+--------------------------------+
; 1                                          ; 71                             ;
; 2                                          ; 84                             ;
; 3                                          ; 66                             ;
; 4                                          ; 48                             ;
; 5                                          ; 67                             ;
; 6                                          ; 59                             ;
; 7                                          ; 84                             ;
; 8                                          ; 90                             ;
; 9                                          ; 104                            ;
; 10                                         ; 555                            ;
+--------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.91) ; Number of LABs  (Total = 1228) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 931                            ;
; 1 Clock                            ; 919                            ;
; 1 Clock enable                     ; 280                            ;
; 1 Sync. clear                      ; 84                             ;
; 1 Sync. load                       ; 33                             ;
; 2 Async. clears                    ; 1                              ;
; 2 Clock enables                    ; 56                             ;
; 2 Clocks                           ; 36                             ;
+------------------------------------+--------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+---------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 7.50) ; Number of LABs  (Total = 1228) ;
+---------------------------------------------+--------------------------------+
; 0                                           ; 6                              ;
; 1                                           ; 70                             ;
; 2                                           ; 90                             ;
; 3                                           ; 76                             ;
; 4                                           ; 48                             ;
; 5                                           ; 71                             ;
; 6                                           ; 59                             ;
; 7                                           ; 86                             ;
; 8                                           ; 87                             ;
; 9                                           ; 82                             ;
; 10                                          ; 468                            ;
; 11                                          ; 32                             ;
; 12                                          ; 16                             ;
; 13                                          ; 9                              ;
; 14                                          ; 6                              ;
; 15                                          ; 5                              ;
; 16                                          ; 1                              ;
; 17                                          ; 4                              ;
; 18                                          ; 12                             ;
+---------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 5.14) ; Number of LABs  (Total = 1228) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 6                              ;
; 1                                               ; 159                            ;
; 2                                               ; 158                            ;
; 3                                               ; 114                            ;
; 4                                               ; 103                            ;
; 5                                               ; 104                            ;
; 6                                               ; 131                            ;
; 7                                               ; 160                            ;
; 8                                               ; 131                            ;
; 9                                               ; 67                             ;
; 10                                              ; 70                             ;
; 11                                              ; 12                             ;
; 12                                              ; 5                              ;
; 13                                              ; 2                              ;
; 14                                              ; 3                              ;
; 15                                              ; 1                              ;
; 16                                              ; 2                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 13.09) ; Number of LABs  (Total = 1228) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 6                              ;
; 3                                            ; 45                             ;
; 4                                            ; 76                             ;
; 5                                            ; 99                             ;
; 6                                            ; 66                             ;
; 7                                            ; 71                             ;
; 8                                            ; 51                             ;
; 9                                            ; 60                             ;
; 10                                           ; 47                             ;
; 11                                           ; 50                             ;
; 12                                           ; 41                             ;
; 13                                           ; 38                             ;
; 14                                           ; 52                             ;
; 15                                           ; 43                             ;
; 16                                           ; 49                             ;
; 17                                           ; 29                             ;
; 18                                           ; 39                             ;
; 19                                           ; 50                             ;
; 20                                           ; 57                             ;
; 21                                           ; 48                             ;
; 22                                           ; 80                             ;
; 23                                           ; 55                             ;
; 24                                           ; 74                             ;
; 25                                           ; 1                              ;
+----------------------------------------------+--------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Jan 13 18:16:00 2006
Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off clk_card -c clk_card
Info: Selected device EP1S30F780C5 for design clk_card
Info: Implemented Enhanced for PLL cc_pll:pll0|altpll:altpll_component|pll
Info: Implementing parameter values for PLL cc_pll:pll0|altpll:altpll_component|pll
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for cc_pll:pll0|altpll:altpll_component|_clk0 port
    Info: Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for cc_pll:pll0|altpll:altpll_component|_clk2 port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cc_pll:pll0|altpll:altpll_component|_clk3 port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cc_pll:pll0|altpll:altpll_component|_extclk0 port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cc_pll:pll0|altpll:altpll_component|_extclk1 port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cc_pll:pll0|altpll:altpll_component|_extclk2 port
Info: Fitter is performing a Standard Fit compilation -- maximum Fitter effort will be used to optimize design performance
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. 
    Info: Device EP1S10F780C5 is compatible
    Info: Device EP1S10F780C5ES is compatible
    Info: Device EP1S20F780C5 is compatible
    Info: Device EP1S25F780C5 is compatible
    Info: Device EP1S30F780C5_HARDCOPY_FPGA_PROTOTYPE is compatible
    Info: Device EP1S40F780C5 is compatible
    Info: Device EP1S40F780C5_HARDCOPY_FPGA_PROTOTYPE is compatible
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Performing register packing on registers with non-logic cell location assignments
Info: Completed register packing on registers with non-logic cell location assignments
Info: Completed User Assigned Global Signals Promotion Operation
Info: Promoted PLL clock signals
    Info: Promoted signal cc_pll:pll0|altpll:altpll_component|_clk0 to use global clock
    Info: Promoted signal cc_pll:pll0|altpll:altpll_component|_clk2 to use global clock
    Info: Promoted signal cc_pll:pll0|altpll:altpll_component|_clk3 to use global clock
Info: Completed PLL Placement Operation
Info: Automatically promoted signal fibre_rx_clkr to use Global clock
Info: Pin fibre_rx_clkr drives global clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted some destinations of signal rst to use Global clock
    Info: Destination issue_reply:issue_reply0|cmd_queue:i_cmd_queue|previous_state~489 may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|cmd_queue:i_cmd_queue|previous_state~484 may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|cmd_queue:i_cmd_queue|previous_state~485 may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|cmd_queue:i_cmd_queue|previous_state~488 may be non-global or may not use global clock
Info: Automatically promoted some destinations of signal issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|current_state~20 to use Global clock
    Info: Destination issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|counter:byte_counter|count[1] may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|counter:byte_counter|count[0] may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[14] may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[15] may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[30] may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[10] may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[11] may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[22] may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[21] may be non-global or may not use global clock
    Info: Destination issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cksum_calc[27] may be non-global or may not use global clock
    Info: Limited to 10 non-global destinations
Info: Automatically promoted some destinations of signal rst_n to use Global clock
    Info: Destination rst may be non-global or may not use global clock
Info: Pin rst_n drives global clock, but is not placed in a dedicated clock pin position
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Info: Started Fast Input/Output/OE register processing
Info: Finished Fast Input/Output/OE register processing
Info: Start DSP scan-chain inferencing
Info: Completed DSP scan-chain inferencing
Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks
Info: Finished register packing
Warning: Following nodes are assigned to locations or regions, but do not exist in design
    Warning: Node array_id[0] is assigned to location or region, but does not exist in design
    Warning: Node array_id[1] is assigned to location or region, but does not exist in design
    Warning: Node array_id[2] is assigned to location or region, but does not exist in design
    Warning: Node box_id_ena is assigned to location or region, but does not exist in design
    Warning: Node box_id_in is assigned to location or region, but does not exist in design
    Warning: Node box_id_out is assigned to location or region, but does not exist in design
    Warning: Node card_id is assigned to location or region, but does not exist in design
    Warning: Node dip_sw2 is assigned to location or region, but does not exist in design
    Warning: Node dip_sw7 is assigned to location or region, but does not exist in design
    Warning: Node dip_sw8 is assigned to location or region, but does not exist in design
    Warning: Node fibre_rx_ckr is assigned to location or region, but does not exist in design
    Warning: Node fibre_rx_clk is assigned to location or region, but does not exist in design
    Warning: Node fibre_tx_bisten is assigned to location or region, but does not exist in design
    Warning: Node fibre_tx_clk is assigned to location or region, but does not exist in design
    Warning: Node fibre_tx_enn is assigned to location or region, but does not exist in design
    Warning: Node fibre_tx_foto is assigned to location or region, but does not exist in design
    Warning: Node fibre_tx_rp is assigned to location or region, but does not exist in design
    Warning: Node fr_a_nb is assigned to location or region, but does not exist in design
    Warning: Node fr_bisten is assigned to location or region, but does not exist in design
    Warning: Node fr_rf is assigned to location or region, but does not exist in design
    Warning: Node ft_bisten is assigned to location or region, but does not exist in design
    Warning: Node ft_enn is assigned to location or region, but does not exist in design
    Warning: Node ft_foto is assigned to location or region, but does not exist in design
    Warning: Node inclk is assigned to location or region, but does not exist in design
    Warning: Node inclk0 is assigned to location or region, but does not exist in design
    Warning: Node inclk1 is assigned to location or region, but does not exist in design
    Warning: Node inclk10 is assigned to location or region, but does not exist in design
    Warning: Node inclk11 is assigned to location or region, but does not exist in design
    Warning: Node inclk15 is assigned to location or region, but does not exist in design
    Warning: Node inclk2 is assigned to location or region, but does not exist in design
    Warning: Node inclk3 is assigned to location or region, but does not exist in design
    Warning: Node inclk4 is assigned to location or region, but does not exist in design
    Warning: Node inclk5 is assigned to location or region, but does not exist in design
    Warning: Node inclk8 is assigned to location or region, but does not exist in design
    Warning: Node manchester_data is assigned to location or region, but does not exist in design
    Warning: Node manchester_sigdet is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[10] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[11] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[12] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[13] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[14] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[15] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[1] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[2] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[3] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[4] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[5] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[6] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[7] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[8] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_e[9] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[0] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[10] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[11] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[12] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[13] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[14] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[15] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[1] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[2] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[3] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[4] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[5] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[6] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[7] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[8] is assigned to location or region, but does not exist in design
    Warning: Node mictor0_o[9] is assigned to location or region, but does not exist in design
    Warning: Node mictor0clk_e is assigned to location or region, but does not exist in design
    Warning: Node mictor0clk_o is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[10] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[11] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[12] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[13] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[14] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[15] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[1] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[2] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[3] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[4] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[5] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[6] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[7] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[8] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_e[9] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[0] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[10] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[11] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[12] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[13] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[14] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[15] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[1] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[2] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[3] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[4] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[5] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[6] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[7] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[8] is assigned to location or region, but does not exist in design
    Warning: Node mictor1_o[9] is assigned to location or region, but does not exist in design
    Warning: Node mictor1clk_e is assigned to location or region, but does not exist in design
    Warning: Node mictor1clk_o is assigned to location or region, but does not exist in design
    Warning: Node n5vok is assigned to location or region, but does not exist in design
    Warning: Node psclki is assigned to location or region, but does not exist in design
    Warning: Node psclko is assigned to location or region, but does not exist in design
    Warning: Node pscsi is assigned to location or region, but does not exist in design
    Warning: Node pscso is assigned to location or region, but does not exist in design
    Warning: Node psdi is assigned to location or region, but does not exist in design
    Warning: Node psdo is assigned to location or region, but does not exist in design
    Warning: Node smb_clk is assigned to location or region, but does not exist in design
    Warning: Node smb_data is assigned to location or region, but does not exist in design
    Warning: Node smb_nalert is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[0] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[10] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[11] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[12] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[13] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[14] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[15] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[16] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[17] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[18] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[19] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[1] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[2] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[3] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[4] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[5] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[6] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[7] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[8] is assigned to location or region, but does not exist in design
    Warning: Node sram0_addr[9] is assigned to location or region, but does not exist in design
    Warning: Node sram0_ce2 is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[0] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[10] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[11] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[12] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[13] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[14] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[15] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[1] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[2] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[3] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[4] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[5] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[6] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[7] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[8] is assigned to location or region, but does not exist in design
    Warning: Node sram0_data[9] is assigned to location or region, but does not exist in design
    Warning: Node sram0_nbhe is assigned to location or region, but does not exist in design
    Warning: Node sram0_nble is assigned to location or region, but does not exist in design
    Warning: Node sram0_nce1 is assigned to location or region, but does not exist in design
    Warning: Node sram0_ncs is assigned to location or region, but does not exist in design
    Warning: Node sram0_noe is assigned to location or region, but does not exist in design
    Warning: Node sram0_nwe is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[0] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[10] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[11] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[12] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[13] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[14] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[15] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[16] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[17] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[18] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[19] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[1] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[2] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[3] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[4] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[5] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[6] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[7] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[8] is assigned to location or region, but does not exist in design
    Warning: Node sram1_addr[9] is assigned to location or region, but does not exist in design
    Warning: Node sram1_ce2 is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[0] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[10] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[11] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[12] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[13] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[14] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[15] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[1] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[2] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[3] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[4] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[5] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[6] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[7] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[8] is assigned to location or region, but does not exist in design
    Warning: Node sram1_data[9] is assigned to location or region, but does not exist in design
    Warning: Node sram1_nbhe is assigned to location or region, but does not exist in design
    Warning: Node sram1_nble is assigned to location or region, but does not exist in design
    Warning: Node sram1_nce1 is assigned to location or region, but does not exist in design
    Warning: Node sram1_ncs is assigned to location or region, but does not exist in design
    Warning: Node sram1_noe is assigned to location or region, but does not exist in design
    Warning: Node sram1_nwe is assigned to location or region, but does not exist in design
    Warning: Node ttl_nrx[1] is assigned to location or region, but does not exist in design
    Warning: Node ttl_nrx[2] is assigned to location or region, but does not exist in design
    Warning: Node ttl_nrx[3] is assigned to location or region, but does not exist in design
    Warning: Node ttl_tx[1] is assigned to location or region, but does not exist in design
    Warning: Node ttl_tx[2] is assigned to location or region, but does not exist in design
    Warning: Node ttl_tx[3] is assigned to location or region, but does not exist in design
    Warning: Node ttl_txena[1] is assigned to location or region, but does not exist in design
    Warning: Node ttl_txena[2] is assigned to location or region, but does not exist in design
    Warning: Node ttl_txena[3] is assigned to location or region, but does not exist in design
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time = 34 seconds
Info: Fitter placement operations beginning
Info: Starting physical synthesis optimizations
Info: Physical synthesis optimizations complete: elapsed time is 1681 seconds
Info: Fitter placement was successful
Info: Estimated most critical path is memory to memory delay of 8.380 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X69_Y24; Fanout = 1; MEM Node = 'issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|ram_block1a30~portb_address_reg0'
    Info: 2: + IC(0.000 ns) + CELL(3.075 ns) = 3.075 ns; Loc. = M4K_X69_Y24; Fanout = 1; MEM Node = 'issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_cc|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_io21:auto_generated|q_b[30]'
    Info: 3: + IC(1.442 ns) + CELL(0.366 ns) = 4.883 ns; Loc. = LAB_X50_Y26; Fanout = 1; COMB Node = 'issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8134'
    Info: 4: + IC(0.227 ns) + CELL(0.183 ns) = 5.293 ns; Loc. = LAB_X50_Y26; Fanout = 2; COMB Node = 'issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8136'
    Info: 5: + IC(1.443 ns) + CELL(0.183 ns) = 6.919 ns; Loc. = LAB_X36_Y25; Fanout = 1; COMB Node = 'issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8130_DUP_COMB_8477'
    Info: 6: + IC(0.044 ns) + CELL(0.366 ns) = 7.329 ns; Loc. = LAB_X36_Y25; Fanout = 1; COMB Node = 'issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|data_o[30]~8139'
    Info: 7: + IC(0.808 ns) + CELL(0.243 ns) = 8.380 ns; Loc. = M4K_X39_Y25; Fanout = 1; MEM Node = 'issue_reply:issue_reply0|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_3lu:auto_generated|ram_block1a30~porta_datain_reg0'
    Info: Total cell delay = 4.416 ns ( 52.70 % )
    Info: Total interconnect delay = 3.964 ns ( 47.30 % )
Info: Estimated interconnect usage is 8% of the available device resources
Info: Fitter placement operations ending: elapsed time = 1951 seconds
Info: Fitter routing operations beginning
Info: Fitter routing operations ending: elapsed time = 55 seconds
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Info: Node rst uses non-global routing resources to route signals to global destination nodes
    Info: Port clear -- assigned as a global for destination node issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data_o[19] -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data_o[4] -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data_o[20] -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node issue_reply:issue_reply0|fibre_rx:i_fibre_rx|fibre_rx_protocol:I2|cmd_data_o[18] -- routed using non-global resources
Warning: Following 20 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin lvds_spare has VCC driving its datain port
    Info: Pin ttl_txena1 has VCC driving its datain port
    Info: Pin ttl_tx2 has VCC driving its datain port
    Info: Pin ttl_txena2 has VCC driving its datain port
    Info: Pin ttl_tx3 has VCC driving its datain port
    Info: Pin ttl_txena3 has VCC driving its datain port
    Info: Pin eeprom_so has VCC driving its datain port
    Info: Pin eeprom_sck has VCC driving its datain port
    Info: Pin eeprom_cs has VCC driving its datain port
    Info: Pin mictor_o[15] has VCC driving its datain port
    Info: Pin mictor_o[14] has VCC driving its datain port
    Info: Pin mictorclk_o has VCC driving its datain port
    Info: Pin mictor_e[15] has VCC driving its datain port
    Info: Pin mictor_e[14] has VCC driving its datain port
    Info: Pin mictorclk_e has VCC driving its datain port
    Info: Pin rs232_tx has VCC driving its datain port
    Info: Pin fibre_rx_a_nb has VCC driving its datain port
    Info: Pin fibre_rx_bisten has VCC driving its datain port
    Info: Pin fibre_rx_rf has VCC driving its datain port
    Info: Pin fibre_tx_sc_nd has VCC driving its datain port
Info: Quartus II Fitter was successful. 0 errors, 209 warnings
    Info: Processing ended: Fri Jan 13 18:53:00 2006
    Info: Elapsed time: 00:36:59


