m255
K4
z2
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/questasim64_2021.1/examples
vdsp48a1
!s110 1754198860
!i10b 1
!s100 RIZeiBk89M6=OY0?N5M0e1
IGjcf3U=VdbD@VIH>anlFN1
Z0 dD:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project
w1754198854
8D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/DSP48A1.v
FD:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/DSP48A1.v
!i122 15
L0 1 89
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 OL;L;2021.1;73
r1
!s85 0
31
!s108 1754198860.000000
!s107 D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/DSP48A1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/DSP48A1.v|
!i113 0
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z4 tCvgOpt 0
vmux_reg
!s110 1754198974
!i10b 1
!s100 nB1HcM<ce1V2GcgNemIzG2
IRQ^bzOSe_eNiT02Z>g7BW3
R0
w1754171882
8D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v
FD:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v
!i122 17
L0 1 34
R1
R2
r1
!s85 0
31
!s108 1754198973.000000
!s107 D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v|
!i113 0
R3
R4
