==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'K:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
WARNING: [HLS 200-40] In file included from viterbi_2_1_4/viterbi.cpp:4:
In file included from K:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\chrono:34:
K:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'K:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
WARNING: [HLS 200-40] In file included from viterbi_2_1_4/viterbi.cpp:4:
In file included from K:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\chrono:34:
K:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/c++0x_warning.h:31:2: error: This file requires compiler and library support for the upcoming ISO C++ standard, C++0x. This support is currently experimental, and must be enabled with the -std=c++0x or -std=gnu++0x compiler options.
#error This file requires compiler and library support for the upcoming \
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'K:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from viterbi_2_1_4/viterbi.cpp:1:
viterbi_2_1_4/viterbi.cpp:11:24: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
    int finalStates[8] = {0,0,0,0,0,0,0,0};
                       ^
viterbi_2_1_4/viterbi.cpp:483:1: error: 'main' must return 'int'
void main() {
^
viterbi_2_1_4/viterbi.cpp:486:15: error: expected expression
    bits[2] = { 1, 1 };
              ^
1 warning and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'K:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from viterbi_2_1_4/viterbi.cpp:1:
viterbi_2_1_4/viterbi.cpp:483:1: error: 'main' must return 'int'
void main() {
^
viterbi_2_1_4/viterbi.cpp:486:15: error: expected expression
    bits[2] = { 1, 1 };
              ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'K:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from viterbi_2_1_4/viterbi.cpp:1:
viterbi_2_1_4/viterbi.cpp:483:1: error: 'main' must return 'int'
void main() {
^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'K:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 184.520 ; gain = 94.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 184.520 ; gain = 94.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 184.520 ; gain = 94.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 184.520 ; gain = 94.293
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:488) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:488) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:488) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:488) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:488) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:488) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:488) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:488) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:488) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:492) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:504) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:504) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:504) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:504) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:504) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:504) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:504) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:504) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:504) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:529) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:552) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:552) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:552) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:552) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:552) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:552) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:552) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:552) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:552) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:575) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:575) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:575) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:575) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:575) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:575) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:575) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:575) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:575) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'main' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bits' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bits' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:269:27) to (viterbi_2_1_4/viterbi.cpp:342:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 184.520 ; gain = 94.293
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:266:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:235:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:56)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 196.594 ; gain = 106.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.069 seconds; current allocated memory: 145.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 146.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 147.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 148.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 148.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 148.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 148.687 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 149.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 151.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 152.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 153.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'main_h1_previousHammingDi' to 'main_h1_previousHbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h1_hammingDistances_s' to 'main_h1_hammingDicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h2_previousHammingDi' to 'main_h2_previousHdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h2_hammingDistances_s' to 'main_h2_hammingDieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h3_previousHammingDi' to 'main_h3_previousHfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h3_hammingDistances_s' to 'main_h3_hammingDig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h4_previousHammingDi' to 'main_h4_previousHhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h4_hammingDistances_s' to 'main_h4_hammingDiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h5_previousHammingDi' to 'main_h5_previousHjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h5_hammingDistances_s' to 'main_h5_hammingDikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h6_previousHammingDi' to 'main_h6_previousHlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h6_hammingDistances_s' to 'main_h6_hammingDimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h7_previousHammingDi' to 'main_h7_previousHncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'main_h7_hammingDistances_s' to 'main_h7_hammingDiocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 154.929 MB.
WARNING: [RTMG 210-274] Memory 'main_h1_previousHbkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'main_h1_previousHbkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'main_h1_hammingDicud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'main_h2_previousHdEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 229.664 ; gain = 139.438
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-112] Total elapsed time: 43.165 seconds; peak allocated memory: 154.929 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'K:/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from viterbi_2_1_4/viterbi.cpp:1:
viterbi_2_1_4/viterbi.cpp:482:183: error: expected parameter declarator
ap_uint <8> decoder(ap_uint <1> bits01[2], ap_uint <1> bits23[2], ap_uint <1> bits45[2], ap_uint <1> bits67[2], ap_uint <1> bits89[2],ap_uint <1> bits1011[2],ap_uint <1> bits1213[2],) {
                                                                                                                                                                                      ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 183.742 ; gain = 92.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 183.742 ; gain = 92.922
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'main' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 183.973 ; gain = 93.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 183.973 ; gain = 93.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 183.973 ; gain = 93.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 183.973 ; gain = 93.914
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getReturnPath' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 186.816 ; gain = 96.758
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:265:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:234:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:55)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 211.648 ; gain = 121.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.493 seconds; current allocated memory: 158.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 159.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 160.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 161.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 161.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 161.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 162.872 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 164.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 166.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 167.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 168.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits01_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits45_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits67_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits89_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1011_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1213_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_mux_164_4_1_1' to 'decoder_mux_164_4rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'decoder_mux_164_4rcU': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 171.285 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 254.078 ; gain = 164.020
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 23.272 seconds; peak allocated memory: 171.285 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.523 ; gain = 93.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.523 ; gain = 93.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.523 ; gain = 93.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.523 ; gain = 93.695
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getReturnPath' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 185.996 ; gain = 95.168
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:265:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:234:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:55)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 212.781 ; gain = 121.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'bits01_V' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'bits23_V' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'bits45_V' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'bits67_V' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'bits89_V' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'bits1011_V' changing to the default 'ap_memory' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_none' on port 'bits1213_V' changing to the default 'ap_memory' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.997 seconds; current allocated memory: 159.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 160.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 161.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 162.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 162.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 162.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 163.265 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 164.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 166.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 168.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 168.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits01_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits45_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits67_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits89_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1011_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1213_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_mux_164_4_1_1' to 'decoder_mux_164_4rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'decoder_mux_164_4rcU': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 171.784 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 255.523 ; gain = 164.695
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 22.994 seconds; peak allocated memory: 171.784 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.383 ; gain = 93.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.383 ; gain = 93.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.383 ; gain = 93.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.383 ; gain = 93.660
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getReturnPath' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 190.953 ; gain = 100.230
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:265:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:234:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:55)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 228.035 ; gain = 137.312
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.703 seconds; current allocated memory: 174.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 175.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 176.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 177.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 177.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 177.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 177.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 178.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 179.275 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 180.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 182.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 184.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 185.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 189.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits01_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits23_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits45_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits67_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits89_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1011_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1213_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_mux_164_4_1_1' to 'decoder_mux_164_4rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'decoder_mux_164_4rcU': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 190.513 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 277.367 ; gain = 186.645
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 23.813 seconds; peak allocated memory: 190.513 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.488 ; gain = 94.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.488 ; gain = 94.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.488 ; gain = 94.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.488 ; gain = 94.277
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getReturnPath' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 191.227 ; gain = 101.016
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:265:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:234:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:55)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 229.305 ; gain = 139.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.196 seconds; current allocated memory: 174.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 175.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 176.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 177.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 177.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 177.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 178.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 178.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 179.691 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 181.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 183.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 185.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 185.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 189.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits01_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits23_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits45_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits67_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits89_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1011_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1213_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_mux_164_4_1_1' to 'decoder_mux_164_4rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'decoder_mux_164_4rcU': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 190.873 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 275.586 ; gain = 185.375
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 24.894 seconds; peak allocated memory: 190.873 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.703 ; gain = 93.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.703 ; gain = 93.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.703 ; gain = 93.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.703 ; gain = 93.820
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getReturnPath' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 190.684 ; gain = 99.801
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:265:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:234:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:55)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 228.855 ; gain = 137.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.409 seconds; current allocated memory: 175.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 176.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 176.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 177.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 178.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 178.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 178.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 178.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 179.770 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 181.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 183.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 185.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 185.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 189.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits01_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits23_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits45_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits67_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits89_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1011_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1213_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_mux_164_4_1_1' to 'decoder_mux_164_4rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'decoder_mux_164_4rcU': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 191.042 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 276.820 ; gain = 185.938
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 23.285 seconds; peak allocated memory: 191.042 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.543 ; gain = 93.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.543 ; gain = 93.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.543 ; gain = 93.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.543 ; gain = 93.422
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getReturnPath' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 190.930 ; gain = 99.809
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:265:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:234:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:55)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 228.633 ; gain = 137.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.595 seconds; current allocated memory: 174.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 176.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 176.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 177.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 177.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 178.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 178.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 178.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 179.702 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 181.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 183.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 185.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 185.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 189.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits01_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits23_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits45_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits67_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits89_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1011_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1213_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'bits01_V', 'bits23_V', 'bits45_V', 'bits67_V', 'bits89_V', 'bits1011_V' and 'bits1213_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_mux_164_4_1_1' to 'decoder_mux_164_4rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'decoder_mux_164_4rcU': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.704 seconds; current allocated memory: 191.122 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 277.984 ; gain = 186.863
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 23.846 seconds; peak allocated memory: 191.122 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.770 ; gain = 93.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.770 ; gain = 93.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.770 ; gain = 93.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.770 ; gain = 93.945
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:503) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:551) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:596) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:619) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getReturnPath' into 'decoder' (viterbi_2_1_4/viterbi.cpp:641) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 190.652 ; gain = 99.828
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:265:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:234:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:55)
INFO: [XFORM 203-811] Inferring bus burst read of length 2 on port 'bits01.V' (viterbi_2_1_4/viterbi.cpp:40:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 2 on port 'bits23.V' (viterbi_2_1_4/viterbi.cpp:50:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 2 on port 'bits45.V' (viterbi_2_1_4/viterbi.cpp:50:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 2 on port 'bits67.V' (viterbi_2_1_4/viterbi.cpp:50:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 2 on port 'bits89.V' (viterbi_2_1_4/viterbi.cpp:50:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 2 on port 'bits1011.V' (viterbi_2_1_4/viterbi.cpp:50:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 2 on port 'bits1213.V' (viterbi_2_1_4/viterbi.cpp:50:9).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 228.484 ; gain = 137.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.911 seconds; current allocated memory: 174.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 176.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 176.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 177.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 177.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 178.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 178.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 178.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 179.688 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 181.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 183.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 185.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 185.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 189.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits01_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits23_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits45_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits67_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits89_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1011_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/bits1213_V' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_mux_164_4_1_1' to 'decoder_mux_164_4rcU' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'decoder/bits01_V_dataout' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decoder/bits23_V_dataout' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decoder/bits45_V_dataout' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decoder/bits67_V_dataout' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decoder/bits89_V_dataout' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decoder/bits1011_V_dataout' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'decoder/bits1213_V_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'decoder_mux_164_4rcU': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 191.135 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 276.883 ; gain = 186.059
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 24.057 seconds; peak allocated memory: 191.135 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.402 ; gain = 93.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.402 ; gain = 93.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.402 ; gain = 93.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.402 ; gain = 93.203
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:648) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getReturnPath' into 'decoder' (viterbi_2_1_4/viterbi.cpp:648) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 191.852 ; gain = 100.652
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:265:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:234:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:55)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 230.332 ; gain = 139.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.902 seconds; current allocated memory: 176.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 177.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 178.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 179.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 179.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 179.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 179.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 179.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 180.983 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 182.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 184.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 186.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 186.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 190.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_mux_164_4_1_1' to 'decoder_mux_164_4rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'decoder_mux_164_4rcU': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 192.037 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 276.379 ; gain = 185.180
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 22.855 seconds; peak allocated memory: 192.037 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.270 ; gain = 92.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.270 ; gain = 92.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.270 ; gain = 92.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.270 ; gain = 92.793
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:494) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:510) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:558) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:581) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:603) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:626) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:648) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getReturnPath' into 'decoder' (viterbi_2_1_4/viterbi.cpp:648) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 192.336 ; gain = 100.859
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:265:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:234:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:55)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 230.734 ; gain = 139.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.606 seconds; current allocated memory: 176.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 177.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 178.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 179.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 179.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 179.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 179.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 179.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 180.968 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 182.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 184.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 186.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.656 seconds; current allocated memory: 186.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 190.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_mux_164_4_1_1' to 'decoder_mux_164_4rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'decoder_mux_164_4rcU': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 192.022 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 277.031 ; gain = 185.555
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 23.693 seconds; peak allocated memory: 192.022 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.180 ; gain = 94.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.180 ; gain = 94.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.180 ; gain = 94.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.180 ; gain = 94.328
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:496) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:496) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:496) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:496) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:496) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:496) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:496) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:496) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:496) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:512) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:512) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:512) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:512) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:512) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:512) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:512) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:512) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:512) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:537) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:537) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:537) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:537) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:537) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:537) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:537) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:537) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:537) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:560) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:560) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:560) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:560) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:560) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:560) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:560) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:560) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:560) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:583) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:583) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:583) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:583) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:583) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:583) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:583) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:583) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:583) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:605) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:605) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:605) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:605) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:605) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:605) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:605) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:605) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:605) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:628) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:628) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:628) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:628) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:628) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:628) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:628) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:628) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:628) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:650) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getReturnPath' into 'decoder' (viterbi_2_1_4/viterbi.cpp:650) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 193.531 ; gain = 102.680
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:267:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:236:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:57)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 231.137 ; gain = 140.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.986 seconds; current allocated memory: 176.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 177.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 178.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 179.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 179.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 179.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 179.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 180.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 181.032 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 182.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 184.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 186.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 186.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 190.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_mux_164_4_1_1' to 'decoder_mux_164_4rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'decoder_mux_164_4rcU': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 192.101 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 277.750 ; gain = 186.898
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 22.813 seconds; peak allocated memory: 192.101 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.051 ; gain = 93.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.051 ; gain = 93.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.051 ; gain = 93.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 185.051 ; gain = 93.793
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:495) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:495) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:495) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:495) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:495) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:495) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:495) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:495) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:495) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:511) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:511) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:511) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:511) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:511) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:511) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:511) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:511) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:511) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:536) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:536) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:536) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:536) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:536) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:536) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:536) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:536) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:536) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:559) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:559) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:559) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:559) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:559) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:559) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:559) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:559) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:559) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:582) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:582) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:582) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:582) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:582) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:582) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:582) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:582) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:582) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:604) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:604) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:604) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:604) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:604) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:604) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:604) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:604) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:604) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:627) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:627) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:627) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:627) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:627) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:627) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:627) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:627) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:627) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:649) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getReturnPath' into 'decoder' (viterbi_2_1_4/viterbi.cpp:649) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 192.836 ; gain = 101.578
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:266:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:235:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:56)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 230.598 ; gain = 139.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.378 seconds; current allocated memory: 176.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 177.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 178.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 179.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 179.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 179.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 179.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 180.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 181.032 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 182.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 184.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 186.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 186.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 190.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_mux_164_4_1_1' to 'decoder_mux_164_4rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'decoder_mux_164_4rcU': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 192.101 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 276.895 ; gain = 185.637
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 23.138 seconds; peak allocated memory: 192.101 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.031 ; gain = 93.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.031 ; gain = 93.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 185.031 ; gain = 93.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 185.031 ; gain = 93.965
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:27) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 185.031 ; gain = 93.965
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 220.191 ; gain = 129.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.165 seconds; current allocated memory: 167.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 168.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 169.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 170.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 170.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 170.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 171.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 171.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 171.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 171.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 172.633 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 173.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 175.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 178.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 178.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 179.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 179.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues' to 'decoder_previousVdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previoeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previoibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 182.123 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previoeOg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 264.754 ; gain = 173.688
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 18.345 seconds; peak allocated memory: 182.123 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.434 ; gain = 94.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.434 ; gain = 94.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.434 ; gain = 94.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.434 ; gain = 94.453
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:27) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.434 ; gain = 94.453
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 219.871 ; gain = 129.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.666 seconds; current allocated memory: 167.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 168.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 169.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 170.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 170.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 170.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 170.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 171.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 171.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 171.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 172.492 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 173.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 175.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 177.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 178.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 178.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 179.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues' to 'decoder_previousVdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previoeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previoibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 181.752 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previoeOg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 263.281 ; gain = 173.301
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 16.196 seconds; peak allocated memory: 181.752 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.285 ; gain = 94.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.285 ; gain = 94.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.285 ; gain = 94.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.285 ; gain = 94.305
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:27) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.285 ; gain = 94.305
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 220.480 ; gain = 130.500
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.627 seconds; current allocated memory: 167.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 168.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 169.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 170.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 170.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 170.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 170.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 171.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 171.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 171.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 172.492 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 173.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 175.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 177.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 178.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 178.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 179.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues' to 'decoder_previousVdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previoeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previoibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 181.752 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previoeOg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 264.000 ; gain = 174.020
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 16.112 seconds; peak allocated memory: 181.752 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.574 ; gain = 92.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.574 ; gain = 92.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.574 ; gain = 92.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.574 ; gain = 92.469
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:647) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:269:17) to (viterbi_2_1_4/viterbi.cpp:340:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 192.434 ; gain = 100.328
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:269:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:264:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:233:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 241.152 ; gain = 149.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.584 seconds; current allocated memory: 186.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 187.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 188.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 189.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 189.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 189.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 189.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 189.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 190.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 190.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.0936ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'phi' operation ('lowestValue.V') with incoming values : ('lowestValue.V', viterbi_2_1_4/viterbi.cpp:343->viterbi_2_1_4/viterbi.cpp:647) ('select_ln347', viterbi_2_1_4/viterbi.cpp:347->viterbi_2_1_4/viterbi.cpp:647) [426]  (0 ns)
	'call' operation ('previousState_V', viterbi_2_1_4/viterbi.cpp:647) to 'getReturnPath' [444]  (6.14 ns)
	'call' operation ('call_ret7', viterbi_2_1_4/viterbi.cpp:649) to 'getSequence' [446]  (2.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 191.551 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 193.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 194.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 196.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 197.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 197.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 201.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 202.878 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 289.238 ; gain = 197.133
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 23.208 seconds; peak allocated memory: 202.878 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.738 ; gain = 93.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.738 ; gain = 93.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.738 ; gain = 93.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.738 ; gain = 93.746
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:647) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:269:17) to (viterbi_2_1_4/viterbi.cpp:340:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 192.102 ; gain = 101.109
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:269:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:264:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:233:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 240.590 ; gain = 149.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.328 seconds; current allocated memory: 186.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 187.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 188.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 189.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 189.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 189.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 189.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 189.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 190.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 190.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.0936ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'phi' operation ('lowestValue.V') with incoming values : ('lowestValue.V', viterbi_2_1_4/viterbi.cpp:343->viterbi_2_1_4/viterbi.cpp:647) ('select_ln347', viterbi_2_1_4/viterbi.cpp:347->viterbi_2_1_4/viterbi.cpp:647) [426]  (0 ns)
	'call' operation ('previousState_V', viterbi_2_1_4/viterbi.cpp:647) to 'getReturnPath' [444]  (6.14 ns)
	'call' operation ('call_ret7', viterbi_2_1_4/viterbi.cpp:649) to 'getSequence' [446]  (2.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 191.496 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 192.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 194.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 196.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 197.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 197.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 201.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 202.839 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 289.613 ; gain = 198.621
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 23.074 seconds; peak allocated memory: 202.839 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
WARNING: [HLS 200-40] In file included from viterbi_2_1_4/viterbi.cpp:1:
viterbi_2_1_4/viterbi.cpp:7:28: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_uint <8> finalStates[8]={0,0,0,0,0,0,0,0};
                           ^
viterbi_2_1_4/viterbi.cpp:12:21: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_uint <1> bits[2]={0,0};
                    ^
viterbi_2_1_4/viterbi.cpp:20:32: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_int <1> recievedSequence[2]={0,0};
                               ^
viterbi_2_1_4/viterbi.cpp:21:27: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_int <8> aTransition[2]={0,0};
                          ^
viterbi_2_1_4/viterbi.cpp:22:27: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_int <8> bTransition[2]={0,0};
                          ^
viterbi_2_1_4/viterbi.cpp:23:27: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_int <8> cTransition[2]={0,0};
                          ^
viterbi_2_1_4/viterbi.cpp:24:27: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_int <8> dTransition[2]={0,0};
                          ^
viterbi_2_1_4/viterbi.cpp:25:27: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_int <8> eTransition[2]={0,0};
                          ^
viterbi_2_1_4/viterbi.cpp:26:27: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_int <8> fTransition[2]={0,0};
                          ^
viterbi_2_1_4/viterbi.cpp:27:27: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_int <8> gTransition[2]={0,0};
                          ^
viterbi_2_1_4/viterbi.cpp:28:27: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_int <8> hTransition[2]={0,0};
                          ^
viterbi_2_1_4/viterbi.cpp:29:40: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_uint <8> previousHammingDistance[8]={0,0,0,0,0,0,0,0};
                                       ^
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.141 ; gain = 94.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.141 ; gain = 94.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.141 ; gain = 94.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.141 ; gain = 94.270
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:647) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:269:17) to (viterbi_2_1_4/viterbi.cpp:340:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 192.820 ; gain = 101.949
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:269:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:264:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:233:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 241.961 ; gain = 151.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.999 seconds; current allocated memory: 187.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 188.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 189.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 190.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 190.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 190.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 190.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 191.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 191.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 191.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.0936ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'phi' operation ('lowestValue.V') with incoming values : ('lowestValue.V', viterbi_2_1_4/viterbi.cpp:343->viterbi_2_1_4/viterbi.cpp:647) ('select_ln347', viterbi_2_1_4/viterbi.cpp:347->viterbi_2_1_4/viterbi.cpp:647) [633]  (0 ns)
	'call' operation ('previousState_V', viterbi_2_1_4/viterbi.cpp:647) to 'getReturnPath' [651]  (6.14 ns)
	'call' operation ('call_ret7', viterbi_2_1_4/viterbi.cpp:649) to 'getSequence' [653]  (2.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 193.177 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 195.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 196.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 198.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 199.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 199.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 203.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 205.403 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 295.035 ; gain = 204.164
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 24.136 seconds; peak allocated memory: 205.403 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
WARNING: [HLS 200-40] In file included from viterbi_2_1_4/viterbi.cpp:1:
viterbi_2_1_4/viterbi.cpp:12:21: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_uint <1> bits[2]={0,0};
                    ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.852 ; gain = 94.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.852 ; gain = 94.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.852 ; gain = 94.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.852 ; gain = 94.566
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:647) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:269:17) to (viterbi_2_1_4/viterbi.cpp:340:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 192.066 ; gain = 101.781
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:269:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:264:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:233:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 241.066 ; gain = 150.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.367 seconds; current allocated memory: 186.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 187.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 188.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 189.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 189.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 189.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 189.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 189.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 190.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 190.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.0936ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'phi' operation ('lowestValue.V') with incoming values : ('lowestValue.V', viterbi_2_1_4/viterbi.cpp:343->viterbi_2_1_4/viterbi.cpp:647) ('select_ln347', viterbi_2_1_4/viterbi.cpp:347->viterbi_2_1_4/viterbi.cpp:647) [426]  (0 ns)
	'call' operation ('previousState_V', viterbi_2_1_4/viterbi.cpp:647) to 'getReturnPath' [444]  (6.14 ns)
	'call' operation ('call_ret7', viterbi_2_1_4/viterbi.cpp:649) to 'getSequence' [446]  (2.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 191.595 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 193.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 194.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 196.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 197.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 197.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 201.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 202.906 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 289.668 ; gain = 199.383
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 22.979 seconds; peak allocated memory: 202.906 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
WARNING: [HLS 200-40] In file included from viterbi_2_1_4/viterbi.cpp:1:
viterbi_2_1_4/viterbi.cpp:12:21: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_uint <1> bits[2]={0,0};
                    ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 183.973 ; gain = 93.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 183.973 ; gain = 93.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 183.973 ; gain = 93.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 183.973 ; gain = 93.914
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:647) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:269:17) to (viterbi_2_1_4/viterbi.cpp:340:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 192.789 ; gain = 102.730
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:269:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:264:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:233:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 240.461 ; gain = 150.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.257 seconds; current allocated memory: 186.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 187.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 188.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 189.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 189.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 189.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 189.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 189.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 190.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 190.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 191.560 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 193.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 194.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 196.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 197.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 197.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 201.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 202.872 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 288.523 ; gain = 198.465
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 22.652 seconds; peak allocated memory: 202.872 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.016 ; gain = 93.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.016 ; gain = 93.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.016 ; gain = 93.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.016 ; gain = 93.961
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition.V' (viterbi_2_1_4/viterbi.cpp:493) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition.V' (viterbi_2_1_4/viterbi.cpp:509) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition.V' (viterbi_2_1_4/viterbi.cpp:534) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition.V' (viterbi_2_1_4/viterbi.cpp:557) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition.V' (viterbi_2_1_4/viterbi.cpp:580) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition.V' (viterbi_2_1_4/viterbi.cpp:602) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition.V' (viterbi_2_1_4/viterbi.cpp:625) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array '.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.09' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.011' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.014' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.017' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.020' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.023' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array '.026' completely based on array size.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:647) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:269:17) to (viterbi_2_1_4/viterbi.cpp:340:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 192.441 ; gain = 101.387
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:269:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:264:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:233:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 240.551 ; gain = 149.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.292 seconds; current allocated memory: 186.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 187.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 188.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 189.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 189.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 189.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 189.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 189.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 190.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 190.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 191.493 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 13 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 192.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 194.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 196.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 197.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 197.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded_s' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 201.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_oldHam_finalStates_V' to 'decoder_oldHam_fidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues_V' to 'decoder_previousVeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previoncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 202.820 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previofYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_empty_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 289.422 ; gain = 198.367
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 22.793 seconds; peak allocated memory: 202.820 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from viterbi_2_1_4/viterbi.cpp:1:
viterbi_2_1_4/viterbi.cpp:501:6: error: functions that differ only in their return type cannot be overloaded
char decoder(ap_uint<14> d_in) {
     ^
viterbi_2_1_4/viterbi.h:4:13: note: previous declaration is here
ap_uint <7> decoder(ap_uint<14> d_in);
            ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.590 ; gain = 93.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.590 ; gain = 93.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.590 ; gain = 93.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.590 ; gain = 93.660
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:677) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:282:29) to (viterbi_2_1_4/viterbi.cpp:356:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 184.590 ; gain = 93.660
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:282)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:279:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:68)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 224.711 ; gain = 133.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.73 seconds; current allocated memory: 172.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 173.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 174.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 175.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 175.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 175.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 175.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 176.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 176.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 176.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 177.433 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 178.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 180.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 182.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 183.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 183.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 184.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues' to 'decoder_previousVdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previoeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previoibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 186.857 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previoeOg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 269.195 ; gain = 178.266
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 25.425 seconds; peak allocated memory: 186.857 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15-ftgb196-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 183.770 ; gain = 92.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 183.770 ; gain = 92.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 183.770 ; gain = 92.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 183.770 ; gain = 92.398
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:677) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:282:29) to (viterbi_2_1_4/viterbi.cpp:356:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 183.770 ; gain = 92.398
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:282)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:279:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:68)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 224.781 ; gain = 133.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.141 seconds; current allocated memory: 172.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 173.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 174.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 175.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 175.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 175.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 175.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 176.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 176.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 176.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 177.433 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 178.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 180.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 182.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 183.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 183.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 184.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues' to 'decoder_previousVdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previoeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previoibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 186.841 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previoeOg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 269.379 ; gain = 178.008
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.659 seconds; peak allocated memory: 186.841 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from viterbi_2_1_4/viterbi.cpp:1:
viterbi_2_1_4/viterbi.cpp:61:1: error: expected ']'
label1:;
^
viterbi_2_1_4/viterbi.cpp:60:36: note: to match this '['
    HammingTable(char previousValue[8
                                   ^
viterbi_2_1_4/viterbi.cpp:61:8: error: expected ')'
label1:;
       ^
viterbi_2_1_4/viterbi.cpp:60:17: note: to match this '('
    HammingTable(char previousValue[8
                ^
viterbi_2_1_4/viterbi.cpp:62:1: error: expected member name or ';' after declaration specifiers
], int sHammingTable_label1:tep, bool bits[2]) {
^
viterbi_2_1_4/viterbi.cpp:62:46: error: expected member name or ';' after declaration specifiers
], int sHammingTable_label1:tep, bool bits[2]) {
                                             ^
viterbi_2_1_4/viterbi.cpp:525:8: error: no member named 'computeHammingDistance' in 'HammingTable'
    h1.computeHammingDistance();
    ~~ ^
viterbi_2_1_4/viterbi.cpp:528:38: error: no member named 'getFinalHammingDistance' in 'HammingTable'; did you mean 'previousHammingDistance'?
    FinalHammingDistance oldHam = h1.getFinalHammingDistance();
                                     ^~~~~~~~~~~~~~~~~~~~~~~
                                     previousHammingDistance
viterbi_2_1_4/viterbi.cpp:43:7: note: 'previousHammingDistance' declared here
 char previousHammingDistance[8];
      ^
viterbi_2_1_4/viterbi.cpp:528:61: error: called object type 'char *' is not a function or function pointer
    FinalHammingDistance oldHam = h1.getFinalHammingDistance();
                                  ~~~~~~~~~~~~~~~~~~~~~~~~~~^
viterbi_2_1_4/viterbi.cpp:542:18: error: no matching constructor for initialization of 'HammingTable'
    HammingTable h2(previousValues, 2, bits23);
                 ^  ~~~~~~~~~~~~~~~~~~~~~~~~~
viterbi_2_1_4/viterbi.cpp:48:5: note: candidate constructor not viable: requires 2 arguments, but 3 were provided
    HammingTable(int step, bool bits[2]) {
    ^
viterbi_2_1_4/viterbi.cpp:60:5: note: candidate constructor not viable: requires 1 argument, but 3 were provided
    HammingTable(char previousValue[8
    ^
viterbi_2_1_4/viterbi.cpp:21:7: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 3 were provided
class HammingTable {
      ^
viterbi_2_1_4/viterbi.cpp:567:18: error: no matching constructor for initialization of 'HammingTable'
    HammingTable h3(previousValues, 3, bits45);
                 ^  ~~~~~~~~~~~~~~~~~~~~~~~~~
viterbi_2_1_4/viterbi.cpp:48:5: note: candidate constructor not viable: requires 2 arguments, but 3 were provided
    HammingTable(int step, bool bits[2]) {
    ^
viterbi_2_1_4/viterbi.cpp:60:5: note: candidate constructor not viable: requires 1 argument, but 3 were provided
    HammingTable(char previousValue[8
    ^
viterbi_2_1_4/viterbi.cpp:21:7: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 3 were provided
class HammingTable {
      ^
viterbi_2_1_4/viterbi.cpp:590:18: error: no matching constructor for initialization of 'HammingTable'
    HammingTable h4(previousValues, 4, bits67);
                 ^  ~~~~~~~~~~~~~~~~~~~~~~~~~
viterbi_2_1_4/viterbi.cpp:48:5: note: candidate constructor not viable: requires 2 arguments, but 3 were provided
    HammingTable(int step, bool bits[2]) {
    ^
viterbi_2_1_4/viterbi.cpp:60:5: note: candidate constructor not viable: requires 1 argument, but 3 were provided
    HammingTable(char previousValue[8
    ^
viterbi_2_1_4/viterbi.cpp:21:7: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 3 were provided
class HammingTable {
      ^
viterbi_2_1_4/viterbi.cpp:613:18: error: no matching constructor for initialization of 'HammingTable'
    HammingTable h5(previousValues, 5, bits89);
                 ^  ~~~~~~~~~~~~~~~~~~~~~~~~~
viterbi_2_1_4/viterbi.cpp:48:5: note: candidate constructor not viable: requires 2 arguments, but 3 were provided
    HammingTable(int step, bool bits[2]) {
    ^
viterbi_2_1_4/viterbi.cpp:60:5: note: candidate constructor not viable: requires 1 argument, but 3 were provided
    HammingTable(char previousValue[8
    ^
viterbi_2_1_4/viterbi.cpp:21:7: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 3 were provided
class HammingTable {
      ^
viterbi_2_1_4/viterbi.cpp:635:18: error: no matching constructor for initialization of 'HammingTable'
    HammingTable h6(previousValues, 6, bits1011);
                 ^  ~~~~~~~~~~~~~~~~~~~~~~~~~~~
viterbi_2_1_4/viterbi.cpp:48:5: note: candidate constructor not viable: requires 2 arguments, but 3 were provided
    HammingTable(int step, bool bits[2]) {
    ^
viterbi_2_1_4/viterbi.cpp:60:5: note: candidate constructor not viable: requires 1 argument, but 3 were provided
    HammingTable(char previousValue[8
    ^
viterbi_2_1_4/viterbi.cpp:21:7: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 3 were provided
class HammingTable {
      ^
viterbi_2_1_4/viterbi.cpp:658:18: error: no matching constructor for initialization of 'HammingTable'
    HammingTable h7(previousValues, 7, bits1213);
                 ^  ~~~~~~~~~~~~~~~~~~~~~~~~~~~
viterbi_2_1_4/viterbi.cpp:48:5: note: candidate constructor not viable: requires 2 arguments, but 3 were provided
    HammingTable(int step, bool bits[2]) {
    ^
viterbi_2_1_4/viterbi.cpp:60:5: note: candidate constructor not viable: requires 1 argument, but 3 were provided
    HammingTable(char previousValue[8
    ^
viterbi_2_1_4/viterbi.cpp:21:7: note: candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 3 were provided
class HammingTable {
      ^
viterbi_2_1_4/viterbi.cpp:724:19: error: no member named 'getReturnPath' in 'HammingTable'
    newState = h1.getReturnPath(previousState);
               ~~ ^
14 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 185.258 ; gain = 94.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 185.258 ; gain = 94.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.258 ; gain = 94.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.258 ; gain = 94.137
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:563) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:586) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:609) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:654) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:677) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:282:29) to (viterbi_2_1_4/viterbi.cpp:356:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 185.258 ; gain = 94.137
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:282)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:279:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:68)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 225.328 ; gain = 134.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.968 seconds; current allocated memory: 172.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 173.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 174.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 175.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 175.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 175.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 176.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 176.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 176.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 176.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 177.558 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 178.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 180.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 182.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 183.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 183.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 184.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues' to 'decoder_previousVdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previoeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previoibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 186.966 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previoeOg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 269.641 ; gain = 178.520
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.563 seconds; peak allocated memory: 186.966 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.547 ; gain = 94.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.547 ; gain = 94.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.547 ; gain = 94.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.547 ; gain = 94.367
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:522) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:522) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:522) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:522) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:522) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:522) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:522) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:522) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:522) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:540) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:540) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:540) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:540) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:540) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:540) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:540) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:540) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:540) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:565) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:565) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:565) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:565) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:565) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:565) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:565) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:565) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:565) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:588) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:588) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:588) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:588) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:588) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:588) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:588) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:588) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:588) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:611) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:611) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:611) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:611) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:611) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:611) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:611) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:611) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:611) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:633) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:633) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:633) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:633) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:633) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:633) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:633) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:633) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:633) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:656) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:656) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:656) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:656) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:656) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:656) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:656) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:656) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:656) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:679) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:284:29) to (viterbi_2_1_4/viterbi.cpp:358:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.547 ; gain = 94.367
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:284)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:281:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:250:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:70)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 225.168 ; gain = 134.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.555 seconds; current allocated memory: 172.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 173.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 174.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 175.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 175.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 175.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 176.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 176.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 176.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 176.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 177.562 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 178.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 180.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 182.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 183.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 183.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 184.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_previousValues' to 'decoder_previousVdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previoeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previoibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previoocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 186.970 MB.
WARNING: [RTMG 210-274] Memory 'decoder_h1_previobkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'decoder_h1_previobkb_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hammincud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h2_previoeOg_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 269.410 ; gain = 179.230
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.108 seconds; peak allocated memory: 186.970 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.254 ; gain = 94.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.254 ; gain = 94.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.254 ; gain = 94.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.254 ; gain = 94.000
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.254 ; gain = 94.000
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 224.246 ; gain = 133.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.691 seconds; current allocated memory: 171.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 173.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 173.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 175.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 175.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 175.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 175.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 175.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 175.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 176.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 176.706 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 177.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 179.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 181.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 182.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 182.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 183.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 185.098 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 264.812 ; gain = 174.559
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.665 seconds; peak allocated memory: 185.098 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.480 ; gain = 94.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.480 ; gain = 94.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.480 ; gain = 94.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.480 ; gain = 94.547
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 185.480 ; gain = 94.547
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 224.328 ; gain = 133.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.752 seconds; current allocated memory: 171.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 173.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 173.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 175.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 175.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 175.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 175.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 175.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 175.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 176.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 176.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 177.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 179.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 182.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 182.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 183.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 183.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 185.302 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 264.891 ; gain = 173.957
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.251 seconds; peak allocated memory: 185.302 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.277 ; gain = 93.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.277 ; gain = 93.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.277 ; gain = 93.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.277 ; gain = 93.242
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.277 ; gain = 93.242
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 224.348 ; gain = 133.312
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.756 seconds; current allocated memory: 171.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 173.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 173.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 175.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 175.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 175.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 175.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 175.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 175.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 176.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 176.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 177.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 179.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 182.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 182.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 183.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 183.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 185.303 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 265.562 ; gain = 174.527
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.984 seconds; peak allocated memory: 185.303 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.523 ; gain = 93.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.523 ; gain = 93.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.523 ; gain = 93.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.523 ; gain = 93.227
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.523 ; gain = 93.227
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 224.492 ; gain = 133.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.73 seconds; current allocated memory: 171.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 173.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 173.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 175.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 175.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 175.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 175.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 175.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 175.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 176.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 176.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 177.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 179.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 182.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 182.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 183.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 183.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 185.303 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 264.973 ; gain = 173.676
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.803 seconds; peak allocated memory: 185.303 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.211 ; gain = 94.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.211 ; gain = 94.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.211 ; gain = 94.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.211 ; gain = 94.863
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 185.211 ; gain = 94.863
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 224.859 ; gain = 134.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.131 seconds; current allocated memory: 171.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 173.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 173.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 175.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 175.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 175.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 175.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 175.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 175.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 176.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 176.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 177.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 179.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 182.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 182.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 183.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 183.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 185.302 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 264.895 ; gain = 174.547
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.292 seconds; peak allocated memory: 185.302 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 183.887 ; gain = 93.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 183.887 ; gain = 93.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 183.887 ; gain = 93.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 183.887 ; gain = 93.090
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 183.887 ; gain = 93.090
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 224.539 ; gain = 133.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.771 seconds; current allocated memory: 171.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 173.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 173.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 175.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 175.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 175.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 175.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 175.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 175.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 176.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.9046ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [172]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [175]  (3.76 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 176.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 177.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 179.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 182.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 182.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 183.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 183.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 185.377 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 265.059 ; gain = 174.262
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.846 seconds; peak allocated memory: 185.377 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.000 ; gain = 94.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.000 ; gain = 94.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.000 ; gain = 94.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.000 ; gain = 94.207
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:228:5) in function 'HammingTable::calculateForState'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:72)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 185.000 ; gain = 94.207
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 215.910 ; gain = 125.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.793 seconds; current allocated memory: 162.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 163.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 165.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 166.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 167.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 167.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 167.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 167.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [165]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [168]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 168.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 169.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 172.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.834 seconds; current allocated memory: 176.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 177.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 177.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 179.323 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 260.270 ; gain = 169.477
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.26 seconds; peak allocated memory: 179.323 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.727 ; gain = 93.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.727 ; gain = 93.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.727 ; gain = 93.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.727 ; gain = 93.961
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:228:5) in function 'HammingTable::calculateForState'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:72)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 184.727 ; gain = 93.961
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 215.812 ; gain = 125.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.766 seconds; current allocated memory: 162.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 163.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 165.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 166.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 167.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 167.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 167.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 167.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [165]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [168]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 168.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 169.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 172.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 176.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 177.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 177.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 179.323 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 260.672 ; gain = 169.906
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.175 seconds; peak allocated memory: 179.323 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.344 ; gain = 93.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.344 ; gain = 93.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.344 ; gain = 93.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.344 ; gain = 93.465
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.344 ; gain = 93.465
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 224.531 ; gain = 133.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.002 seconds; current allocated memory: 171.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 173.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 173.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 175.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 175.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 175.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 175.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 175.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 175.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 176.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.9046ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [172]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [175]  (3.76 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 176.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 177.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 179.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 182.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 182.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 183.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 183.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 185.361 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 265.277 ; gain = 174.398
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.02 seconds; peak allocated memory: 185.361 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.320 ; gain = 93.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.320 ; gain = 93.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.320 ; gain = 93.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.320 ; gain = 93.020
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalLowestState' into 'decoder' (viterbi_2_1_4/viterbi.cpp:681) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.320 ; gain = 93.020
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 224.297 ; gain = 132.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.802 seconds; current allocated memory: 171.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 173.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 173.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 175.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 175.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 175.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 175.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 175.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 175.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 176.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.9046ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'phi' operation ('lowest_state_0_i', viterbi_2_1_4/viterbi.cpp:371->viterbi_2_1_4/viterbi.cpp:681) with incoming values : ('select_ln371_1', viterbi_2_1_4/viterbi.cpp:371->viterbi_2_1_4/viterbi.cpp:681) [153]  (0 ns)
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [169]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [172]  (3.76 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 176.740 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 177.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 179.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 181.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 182.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 182.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 183.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 185.202 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 265.449 ; gain = 174.148
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.705 seconds; peak allocated memory: 185.202 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.105 ; gain = 93.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.105 ; gain = 93.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.105 ; gain = 93.148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.105 ; gain = 93.148
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.105 ; gain = 93.148
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [XFORM 203-531] Rewinding loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'getFinalLowestState'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'getFinalLowestState_label5' in function 'getFinalLowestState'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 234.184 ; gain = 143.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.729 seconds; current allocated memory: 181.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 182.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 183.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 184.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 184.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 184.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 184.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 185.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 185.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 185.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 185.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 185.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.9046ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [148]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [151]  (3.76 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 186.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 187.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 189.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 191.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 192.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 192.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 192.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 193.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 195.111 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 274.762 ; gain = 183.805
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.571 seconds; peak allocated memory: 195.111 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 183.988 ; gain = 93.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 183.988 ; gain = 93.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 183.988 ; gain = 93.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 183.988 ; gain = 93.766
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 183.988 ; gain = 93.766
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [XFORM 203-531] Rewinding loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'getFinalLowestState'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'getFinalLowestState_label5' in function 'getFinalLowestState'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 233.953 ; gain = 143.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.819 seconds; current allocated memory: 181.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 182.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 183.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 184.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 184.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 184.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 184.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 185.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 185.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 185.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 185.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 185.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.9046ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [148]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [151]  (3.76 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 186.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 187.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 189.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 191.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 192.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 192.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 192.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 193.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 195.125 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 274.906 ; gain = 184.684
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.695 seconds; peak allocated memory: 195.125 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.418 ; gain = 93.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.418 ; gain = 93.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.418 ; gain = 93.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.418 ; gain = 93.660
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.418 ; gain = 93.660
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [XFORM 203-531] Rewinding loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'getFinalLowestState'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'getFinalLowestState_label5' in function 'getFinalLowestState'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 234.086 ; gain = 143.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO' (viterbi_2_1_4/viterbi.cpp:364): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO': '' does not exist or is optimized away.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.416 seconds; current allocated memory: 181.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 183.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 183.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 185.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 185.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 185.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 185.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 185.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 185.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 185.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 186.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 186.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.9046ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [155]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [158]  (3.76 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 186.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 187.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 189.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 192.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 192.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 193.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 193.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 193.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 195.706 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 275.594 ; gain = 184.836
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.784 seconds; peak allocated memory: 195.706 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.102 ; gain = 94.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.102 ; gain = 94.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.102 ; gain = 94.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 185.102 ; gain = 94.051
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 185.102 ; gain = 94.051
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [XFORM 203-531] Rewinding loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'getFinalLowestState'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'getFinalLowestState_label5' in function 'getFinalLowestState'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 233.945 ; gain = 142.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM' on 'state', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM' on 'HammingTable_step_read', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM' (viterbi_2_1_4/viterbi.cpp:364): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_LUTRAM': '' does not exist or is optimized away.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.212 seconds; current allocated memory: 181.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 183.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 183.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 185.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 185.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 185.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 185.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 185.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 185.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 185.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 186.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 186.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.9046ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [155]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [158]  (3.76 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 186.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 187.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 189.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 192.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 192.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 193.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 193.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 193.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 195.692 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 276.090 ; gain = 185.039
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 22.465 seconds; peak allocated memory: 195.692 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.230 ; gain = 93.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.230 ; gain = 93.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.230 ; gain = 93.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.230 ; gain = 93.895
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.230 ; gain = 93.895
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [XFORM 203-531] Rewinding loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'getFinalLowestState'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'getFinalLowestState_label5' in function 'getFinalLowestState'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 234.262 ; gain = 143.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'state', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_step_read', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:364) on 'select' operation ('select_ln371_1', viterbi_2_1_4/viterbi.cpp:371) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.198 seconds; current allocated memory: 181.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 183.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 183.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 185.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 185.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 185.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 185.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 185.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 185.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 185.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 186.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 186.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.9046ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [155]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [158]  (3.76 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 186.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 187.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 189.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 192.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 192.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 193.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 193.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 193.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 195.692 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 275.773 ; gain = 185.438
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 22.72 seconds; peak allocated memory: 195.692 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.488 ; gain = 93.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.488 ; gain = 93.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.488 ; gain = 93.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.488 ; gain = 93.652
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.488 ; gain = 93.652
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [XFORM 203-531] Rewinding loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'getFinalLowestState'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'getFinalLowestState_label5' in function 'getFinalLowestState'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 234.301 ; gain = 143.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_36_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'add_ln239_14', viterbi_2_1_4/viterbi.cpp:239->viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_37', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.557 seconds; current allocated memory: 181.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 182.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 183.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 184.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 184.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 184.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getFinalLowestState_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 184.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 185.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 185.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 185.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 185.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 185.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.9046ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [148]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [151]  (3.76 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 186.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 187.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 189.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 191.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 192.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 192.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 192.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 193.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 195.047 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 274.332 ; gain = 183.496
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.906 seconds; peak allocated memory: 195.047 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.363 ; gain = 92.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.363 ; gain = 92.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.363 ; gain = 92.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.363 ; gain = 92.828
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.363 ; gain = 92.828
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 244.684 ; gain = 153.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.196 seconds; current allocated memory: 191.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 191.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 191.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 192.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 193.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 195.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 196.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 196.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 196.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 197.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 197.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 197.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 197.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 198.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.4632ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' [39]  (1.71 ns)
	'call' operation ('call_ret3', viterbi_2_1_4/viterbi.cpp:543) to 'computeHammingDistan' [48]  (8.75 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 198.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.063 seconds; current allocated memory: 202.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 203.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 205.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 2.272 seconds; current allocated memory: 221.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 1.344 seconds; current allocated memory: 223.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 223.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 224.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 224.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 227.159 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 317.297 ; gain = 225.762
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 26.198 seconds; peak allocated memory: 227.159 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.027 ; gain = 93.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.027 ; gain = 93.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.027 ; gain = 93.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.027 ; gain = 93.969
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 185.027 ; gain = 93.969
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 244.969 ; gain = 153.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.161 seconds; current allocated memory: 191.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 191.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 191.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 192.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 193.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 195.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 196.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 196.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 197.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 197.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 197.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 197.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 197.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 198.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.4632ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' [39]  (1.71 ns)
	'call' operation ('call_ret3', viterbi_2_1_4/viterbi.cpp:543) to 'computeHammingDistan' [48]  (8.75 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 198.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.056 seconds; current allocated memory: 202.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 203.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 205.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 221.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 1.407 seconds; current allocated memory: 223.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 223.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 224.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 224.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 227.179 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 318.164 ; gain = 227.105
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 26.083 seconds; peak allocated memory: 227.179 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.875 ; gain = 94.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.875 ; gain = 94.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.875 ; gain = 94.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.875 ; gain = 94.090
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:228:5) in function 'HammingTable::calculateForState'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:72)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 184.875 ; gain = 94.090
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 225.699 ; gain = 134.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.15 seconds; current allocated memory: 172.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 173.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 174.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 176.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 176.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 176.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 176.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 177.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 177.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 177.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [142]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [145]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 178.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 179.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 182.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 186.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.902 seconds; current allocated memory: 187.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 187.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 187.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 189.460 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 270.867 ; gain = 180.082
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.942 seconds; peak allocated memory: 189.460 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.352 ; gain = 94.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.352 ; gain = 94.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.352 ; gain = 94.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.352 ; gain = 94.246
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:228:5) in function 'HammingTable::calculateForState'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:72)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.352 ; gain = 94.246
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:252:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 224.973 ; gain = 134.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.009 seconds; current allocated memory: 172.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 173.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 174.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 176.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 176.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 176.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 177.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 177.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 177.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 177.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [142]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [145]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 178.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 179.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 182.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.838 seconds; current allocated memory: 186.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.958 seconds; current allocated memory: 187.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 187.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 188.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 189.581 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 270.824 ; gain = 180.719
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.943 seconds; peak allocated memory: 189.581 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.434 ; gain = 94.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.434 ; gain = 94.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.434 ; gain = 94.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.434 ; gain = 94.121
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:228:5) in function 'HammingTable::calculateForState'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:72)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.434 ; gain = 94.121
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 224.734 ; gain = 134.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.084 seconds; current allocated memory: 172.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 173.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 174.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 178.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.397 seconds; current allocated memory: 181.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 181.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 182.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 182.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 182.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 182.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:681) to 'getReturnPath' [142]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence' [145]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 183.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.747 seconds; current allocated memory: 191.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 198.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'computeHammingDistan' is 9836 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 3.462 seconds; current allocated memory: 217.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 2.378 seconds; current allocated memory: 221.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 221.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 222.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 225.418 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 319.586 ; gain = 229.273
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 32.195 seconds; peak allocated memory: 225.418 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.172 ; gain = 92.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.172 ; gain = 92.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.172 ; gain = 92.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.172 ; gain = 92.738
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:228:5) in function 'HammingTable::calculateForState'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:72)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.172 ; gain = 92.738
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 225.582 ; gain = 134.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.87 seconds; current allocated memory: 172.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 173.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 174.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 178.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.377 seconds; current allocated memory: 181.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 181.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 181.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 181.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 182.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 182.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 183.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.558 seconds; current allocated memory: 190.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 1.397 seconds; current allocated memory: 197.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'computeHammingDistan' is 5952 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 2.801 seconds; current allocated memory: 214.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 2.341 seconds; current allocated memory: 218.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 219.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 219.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 222.097 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 314.141 ; gain = 222.707
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 30.862 seconds; peak allocated memory: 222.097 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.383 ; gain = 93.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.383 ; gain = 93.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.383 ; gain = 93.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.383 ; gain = 93.230
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.383 ; gain = 93.230
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 234.875 ; gain = 143.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.278 seconds; current allocated memory: 181.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 181.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 181.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 182.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (36.8755ns) exceeds the target (target clock period: 12ns, clock uncertainty: 1.5ns, effective delay budget: 10.5ns).
WARNING: [SCHED 204-21] The critical path in module 'computeHammingDistan' consists of the following:
	'call' operation ('call_ret10', viterbi_2_1_4/viterbi.cpp:273) to 'calculateForState' [367]  (7.1 ns)
	'call' operation ('call_ret11', viterbi_2_1_4/viterbi.cpp:274) to 'calculateForState' [392]  (7.1 ns)
	'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:275) to 'calculateForState' [417]  (7.1 ns)
	'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' [442]  (7.1 ns)
	'call' operation ('call_ret14', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' [467]  (7.1 ns)
	multiplexor before 'phi' operation ('HammingTable_aTransi_36', viterbi_2_1_4/viterbi.cpp:277) with incoming values : ('HammingTable_aTransi_1', viterbi_2_1_4/viterbi.cpp:254) ('HammingTable_aTransi_7', viterbi_2_1_4/viterbi.cpp:259) ('HammingTable_aTransi_16', viterbi_2_1_4/viterbi.cpp:266) ('HammingTable_aTransi_34', viterbi_2_1_4/viterbi.cpp:277) [486]  (1.39 ns)
	'phi' operation ('HammingTable_aTransi_36', viterbi_2_1_4/viterbi.cpp:277) with incoming values : ('HammingTable_aTransi_1', viterbi_2_1_4/viterbi.cpp:254) ('HammingTable_aTransi_7', viterbi_2_1_4/viterbi.cpp:259) ('HammingTable_aTransi_16', viterbi_2_1_4/viterbi.cpp:266) ('HammingTable_aTransi_34', viterbi_2_1_4/viterbi.cpp:277) [486]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 183.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 185.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 186.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 187.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 187.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 187.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 187.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 187.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (36.8755ns) exceeds the target (target clock period: 12ns, clock uncertainty: 1.5ns, effective delay budget: 10.5ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan' [22]  (36.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 188.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 191.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 192.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 194.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 2.059 seconds; current allocated memory: 210.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 1.254 seconds; current allocated memory: 211.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 212.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 214.838 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 302.207 ; gain = 211.055
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 25.714 seconds; peak allocated memory: 214.838 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 39ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4.875ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.496 ; gain = 94.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.496 ; gain = 94.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.496 ; gain = 94.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.496 ; gain = 94.113
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.496 ; gain = 94.113
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 234.395 ; gain = 144.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.862 seconds; current allocated memory: 181.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 181.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 181.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 182.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 183.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 185.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 186.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 186.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 187.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 187.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 187.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 187.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 188.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 190.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 191.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 193.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 1.425 seconds; current allocated memory: 209.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 1.157 seconds; current allocated memory: 210.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 210.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 211.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 212.920 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 296.953 ; gain = 206.570
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 24.388 seconds; peak allocated memory: 212.920 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 39ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4.875ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 39ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.246 ; gain = 93.395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.246 ; gain = 93.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.246 ; gain = 93.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.246 ; gain = 93.395
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.246 ; gain = 93.395
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 234.422 ; gain = 143.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.116 seconds; current allocated memory: 181.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 181.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 181.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 182.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 183.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 185.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 186.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 186.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 187.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 187.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 187.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 187.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 188.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 190.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 191.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 193.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 1.476 seconds; current allocated memory: 209.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 1.188 seconds; current allocated memory: 210.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 210.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 211.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 212.918 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 298.480 ; gain = 207.629
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 24.875 seconds; peak allocated memory: 212.918 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 39ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.590 ; gain = 94.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.590 ; gain = 94.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.590 ; gain = 94.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.590 ; gain = 94.500
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 184.590 ; gain = 94.500
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 234.527 ; gain = 144.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.02 seconds; current allocated memory: 181.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 181.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 181.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 182.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 183.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 185.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 186.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 186.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 187.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 187.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 187.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 187.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('empty', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('empty', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('empty', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:691) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:712) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:726) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 188.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 190.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 191.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 194.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 1.417 seconds; current allocated memory: 209.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 210.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 210.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 211.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 213.597 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 299.621 ; gain = 209.531
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 24.642 seconds; peak allocated memory: 213.597 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 39ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.352 ; gain = 94.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.352 ; gain = 94.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.352 ; gain = 94.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.352 ; gain = 94.172
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.352 ; gain = 94.172
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 234.934 ; gain = 144.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.769 seconds; current allocated memory: 181.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 181.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 181.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 182.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 183.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 185.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 186.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 186.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 187.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 187.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 187.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 187.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('empty', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('empty', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('empty', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:691) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:712) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:726) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 188.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 191.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 192.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 194.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 1.705 seconds; current allocated memory: 209.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 1.297 seconds; current allocated memory: 210.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 211.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 211.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 213.644 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 299.543 ; gain = 209.363
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 27.314 seconds; peak allocated memory: 213.644 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 39ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.312 ; gain = 94.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 185.312 ; gain = 94.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.312 ; gain = 94.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.312 ; gain = 94.133
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 185.312 ; gain = 94.133
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 234.562 ; gain = 143.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.156 seconds; current allocated memory: 181.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 181.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 181.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 182.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 183.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 185.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 186.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 186.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 187.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 187.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 187.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 187.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('empty', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('empty', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('empty', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:691) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:712) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:726) to 'getSequence' and 'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:683) to 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 188.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 191.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 192.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 194.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 1.426 seconds; current allocated memory: 209.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 1.131 seconds; current allocated memory: 210.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 211.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 211.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 213.622 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 299.094 ; gain = 207.914
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 24.823 seconds; peak allocated memory: 213.622 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 39ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.262 ; gain = 95.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.262 ; gain = 95.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 185.262 ; gain = 95.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 185.262 ; gain = 95.086
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 185.262 ; gain = 95.086
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:5)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 241.473 ; gain = 151.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_recievedSequence', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_step', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_recievedSequence', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_previousHammingDistance', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_recievedSequence', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_previousHammingDistance', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_step', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.recievedSequence', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.aTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.bTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.cTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.dTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.eTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.fTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.gTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.recievedSequence', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.aTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.bTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.cTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.dTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.eTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.fTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.gTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.recievedSequence', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.aTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.bTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.cTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.dTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.eTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.fTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.gTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.recievedSequence', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.aTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.bTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.cTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.dTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.eTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.fTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.gTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.recievedSequence', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.aTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.bTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.cTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.dTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.eTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.fTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.gTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.recievedSequence', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.aTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.bTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.cTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.dTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.eTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.fTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.gTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.recievedSequence', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.aTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.bTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.cTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.dTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.eTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.fTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.gTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h1.step', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h2.step', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h3.step', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h4.step', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h5.step', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h6.step', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h7.step', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.969 seconds; current allocated memory: 188.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 188.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_bTransi_write_ln106', viterbi_2_1_4/viterbi.cpp:106) of constant 255 on array 'HammingTable_bTransition' and 'store' operation ('HammingTable_bTransi_write_ln93', viterbi_2_1_4/viterbi.cpp:93) of variable 'tmp_3', viterbi_2_1_4/viterbi.cpp:93 on array 'HammingTable_bTransition'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', viterbi_2_1_4/viterbi.cpp:208) to 'calculateDistanceFor' and 'call' operation ('tmp_13', viterbi_2_1_4/viterbi.cpp:207) to 'calculateDistanceFor'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', viterbi_2_1_4/viterbi.cpp:208) to 'calculateDistanceFor' and 'call' operation ('tmp_13', viterbi_2_1_4/viterbi.cpp:207) to 'calculateDistanceFor'.
WARNING: [SCHED 204-63] Unable to schedule 'store' operation ('HammingTable_hamming_63_write_ln219', viterbi_2_1_4/viterbi.cpp:219) of variable 'tmp_14', viterbi_2_1_4/viterbi.cpp:208 on array 'HammingTable_hammingDistances_finalStates' within the first 4 cycles (II = 4).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 189.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 189.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-71] Unable to satisfy the latency directive in region 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243). Please consider relaxing the latency upper bound of 10.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 70, distance = 1, offset = 1)
   between 'call' operation ('_ln274', viterbi_2_1_4/viterbi.cpp:274) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 85, distance = 1, offset = 1)
   between 'call' operation ('_ln277', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 89, distance = 1, offset = 1)
   between 'call' operation ('_ln277', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 91.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 190.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 190.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:283) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 190.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 190.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:371) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 191.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 191.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 191.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 191.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 192.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 192.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan' and 'store' operation ('h1_previousHammingDi_1_write_ln52', viterbi_2_1_4/viterbi.cpp:52->viterbi_2_1_4/viterbi.cpp:58->viterbi_2_1_4/viterbi.cpp:524) of constant 0 on array 'h1.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:524.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 91, distance = 1, offset = 1)
   between 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan' and 'store' operation ('h1_previousHammingDi_1_write_ln52', viterbi_2_1_4/viterbi.cpp:52->viterbi_2_1_4/viterbi.cpp:58->viterbi_2_1_4/viterbi.cpp:524) of constant 0 on array 'h1.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:524.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 92, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 93, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 175, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 216, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 236, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 246, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 251, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 254, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 194.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'h1_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h1_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h2_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h2_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h3_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h3_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h4_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h4_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h5_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h5_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h6_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h6_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h7_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h7_recievedSequence' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.747 seconds; current allocated memory: 200.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 200.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 201.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 205.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 205.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 205.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 206.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 207.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_recievedSequence' to 'decoder_h1_recievbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_aTransition' to 'decoder_h1_aTranscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_bTransition' to 'decoder_h1_bTransdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_cTransition' to 'decoder_h1_cTranseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_dTransition' to 'decoder_h1_dTransfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_eTransition' to 'decoder_h1_eTransg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_fTransition' to 'decoder_h1_fTranshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_gTransition' to 'decoder_h1_gTransibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hTransition' to 'decoder_h1_hTransjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_recievedSequence' to 'decoder_h2_recievmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_aTransition' to 'decoder_h2_aTransncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_bTransition' to 'decoder_h2_bTransocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_cTransition' to 'decoder_h2_cTranspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_dTransition' to 'decoder_h2_dTransqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_eTransition' to 'decoder_h2_eTransrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_fTransition' to 'decoder_h2_fTranssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_gTransition' to 'decoder_h2_gTranstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hTransition' to 'decoder_h2_hTransudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_recievedSequence' to 'decoder_h3_recievxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_aTransition' to 'decoder_h3_aTransyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_bTransition' to 'decoder_h3_bTranszec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_cTransition' to 'decoder_h3_cTransAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_dTransition' to 'decoder_h3_dTransBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_eTransition' to 'decoder_h3_eTransCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_fTransition' to 'decoder_h3_fTransDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_gTransition' to 'decoder_h3_gTransEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hTransition' to 'decoder_h3_hTransFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previoGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_recievedSequence' to 'decoder_h4_recievIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_aTransition' to 'decoder_h4_aTransJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_bTransition' to 'decoder_h4_bTransKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_cTransition' to 'decoder_h4_cTransLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_dTransition' to 'decoder_h4_dTransMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_eTransition' to 'decoder_h4_eTransNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_fTransition' to 'decoder_h4_fTransOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_gTransition' to 'decoder_h4_gTransPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hTransition' to 'decoder_h4_hTransQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previoRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_recievedSequence' to 'decoder_h5_recievThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_aTransition' to 'decoder_h5_aTransUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_bTransition' to 'decoder_h5_bTransVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_cTransition' to 'decoder_h5_cTransWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_dTransition' to 'decoder_h5_dTransXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_eTransition' to 'decoder_h5_eTransYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_fTransition' to 'decoder_h5_fTransZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_gTransition' to 'decoder_h5_gTrans0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hTransition' to 'decoder_h5_hTrans1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previo2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hammin3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_recievedSequence' to 'decoder_h6_reciev4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_aTransition' to 'decoder_h6_aTrans5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_bTransition' to 'decoder_h6_bTrans6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_cTransition' to 'decoder_h6_cTrans7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_dTransition' to 'decoder_h6_dTrans8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_eTransition' to 'decoder_h6_eTrans9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_fTransition' to 'decoder_h6_fTransbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_gTransition' to 'decoder_h6_gTransbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hTransition' to 'decoder_h6_hTransbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previobdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_recievedSequence' to 'decoder_h7_recievbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_aTransition' to 'decoder_h7_aTransbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_bTransition' to 'decoder_h7_bTransbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_cTransition' to 'decoder_h7_cTransbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_dTransition' to 'decoder_h7_dTransbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_eTransition' to 'decoder_h7_eTransbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_fTransition' to 'decoder_h7_fTransbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_gTransition' to 'decoder_h7_gTransbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hTransition' to 'decoder_h7_hTransbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previobom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminbpm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 3.5 seconds; current allocated memory: 219.456 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_recievbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_aTranscud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_bTransdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_previokbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminlbW_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 317.824 ; gain = 227.648
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 31.731 seconds; peak allocated memory: 219.456 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.375 ; gain = 94.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.375 ; gain = 94.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.375 ; gain = 94.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 184.375 ; gain = 94.109
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 184.375 ; gain = 94.109
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:5)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 241.422 ; gain = 151.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_recievedSequence', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_step', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_recievedSequence', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_previousHammingDistance', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_recievedSequence', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_previousHammingDistance', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_step', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.recievedSequence', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.aTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.bTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.cTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.dTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.eTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.fTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.gTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.recievedSequence', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.aTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.bTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.cTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.dTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.eTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.fTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.gTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.recievedSequence', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.aTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.bTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.cTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.dTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.eTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.fTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.gTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.recievedSequence', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.aTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.bTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.cTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.dTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.eTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.fTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.gTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.recievedSequence', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.aTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.bTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.cTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.dTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.eTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.fTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.gTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.recievedSequence', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.aTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.bTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.cTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.dTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.eTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.fTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.gTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.recievedSequence', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.aTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.bTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.cTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.dTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.eTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.fTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.gTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h1.step', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h2.step', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h3.step', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h4.step', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h5.step', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h6.step', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'alloca' operation ('h7.step', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.024 seconds; current allocated memory: 188.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 188.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_bTransi_write_ln106', viterbi_2_1_4/viterbi.cpp:106) of constant 255 on array 'HammingTable_bTransition' and 'store' operation ('HammingTable_bTransi_write_ln93', viterbi_2_1_4/viterbi.cpp:93) of variable 'tmp_3', viterbi_2_1_4/viterbi.cpp:93 on array 'HammingTable_bTransition'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', viterbi_2_1_4/viterbi.cpp:208) to 'calculateDistanceFor' and 'call' operation ('tmp_13', viterbi_2_1_4/viterbi.cpp:207) to 'calculateDistanceFor'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', viterbi_2_1_4/viterbi.cpp:208) to 'calculateDistanceFor' and 'call' operation ('tmp_13', viterbi_2_1_4/viterbi.cpp:207) to 'calculateDistanceFor'.
WARNING: [SCHED 204-63] Unable to schedule 'store' operation ('HammingTable_hamming_63_write_ln219', viterbi_2_1_4/viterbi.cpp:219) of variable 'tmp_14', viterbi_2_1_4/viterbi.cpp:208 on array 'HammingTable_hammingDistances_finalStates' within the first 4 cycles (II = 4).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 189.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 189.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-71] Unable to satisfy the latency directive in region 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243). Please consider relaxing the latency upper bound of 10.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 70, distance = 1, offset = 1)
   between 'call' operation ('_ln274', viterbi_2_1_4/viterbi.cpp:274) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 85, distance = 1, offset = 1)
   between 'call' operation ('_ln277', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 89, distance = 1, offset = 1)
   between 'call' operation ('_ln277', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 91.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 190.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 190.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:283) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 190.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 190.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:371) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 191.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 191.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 191.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 191.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 192.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 192.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan' and 'store' operation ('h1_previousHammingDi_1_write_ln52', viterbi_2_1_4/viterbi.cpp:52->viterbi_2_1_4/viterbi.cpp:58->viterbi_2_1_4/viterbi.cpp:524) of constant 0 on array 'h1.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:524.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 91, distance = 1, offset = 1)
   between 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan' and 'store' operation ('h1_previousHammingDi_1_write_ln52', viterbi_2_1_4/viterbi.cpp:52->viterbi_2_1_4/viterbi.cpp:58->viterbi_2_1_4/viterbi.cpp:524) of constant 0 on array 'h1.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:524.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 92, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 93, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 175, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 216, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 236, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 246, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 251, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 254, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 194.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'h1_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h1_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h2_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h2_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h3_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h3_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h4_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h4_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h5_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h5_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h6_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h6_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h7_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h7_recievedSequence' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.776 seconds; current allocated memory: 200.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 200.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 201.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 205.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 205.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 205.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 206.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 207.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_recievedSequence' to 'decoder_h1_recievbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_aTransition' to 'decoder_h1_aTranscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_bTransition' to 'decoder_h1_bTransdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_cTransition' to 'decoder_h1_cTranseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_dTransition' to 'decoder_h1_dTransfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_eTransition' to 'decoder_h1_eTransg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_fTransition' to 'decoder_h1_fTranshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_gTransition' to 'decoder_h1_gTransibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hTransition' to 'decoder_h1_hTransjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_recievedSequence' to 'decoder_h2_recievmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_aTransition' to 'decoder_h2_aTransncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_bTransition' to 'decoder_h2_bTransocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_cTransition' to 'decoder_h2_cTranspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_dTransition' to 'decoder_h2_dTransqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_eTransition' to 'decoder_h2_eTransrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_fTransition' to 'decoder_h2_fTranssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_gTransition' to 'decoder_h2_gTranstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hTransition' to 'decoder_h2_hTransudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_recievedSequence' to 'decoder_h3_recievxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_aTransition' to 'decoder_h3_aTransyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_bTransition' to 'decoder_h3_bTranszec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_cTransition' to 'decoder_h3_cTransAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_dTransition' to 'decoder_h3_dTransBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_eTransition' to 'decoder_h3_eTransCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_fTransition' to 'decoder_h3_fTransDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_gTransition' to 'decoder_h3_gTransEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hTransition' to 'decoder_h3_hTransFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previoGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_recievedSequence' to 'decoder_h4_recievIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_aTransition' to 'decoder_h4_aTransJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_bTransition' to 'decoder_h4_bTransKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_cTransition' to 'decoder_h4_cTransLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_dTransition' to 'decoder_h4_dTransMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_eTransition' to 'decoder_h4_eTransNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_fTransition' to 'decoder_h4_fTransOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_gTransition' to 'decoder_h4_gTransPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hTransition' to 'decoder_h4_hTransQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previoRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_recievedSequence' to 'decoder_h5_recievThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_aTransition' to 'decoder_h5_aTransUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_bTransition' to 'decoder_h5_bTransVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_cTransition' to 'decoder_h5_cTransWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_dTransition' to 'decoder_h5_dTransXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_eTransition' to 'decoder_h5_eTransYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_fTransition' to 'decoder_h5_fTransZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_gTransition' to 'decoder_h5_gTrans0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hTransition' to 'decoder_h5_hTrans1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previo2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hammin3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_recievedSequence' to 'decoder_h6_reciev4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_aTransition' to 'decoder_h6_aTrans5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_bTransition' to 'decoder_h6_bTrans6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_cTransition' to 'decoder_h6_cTrans7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_dTransition' to 'decoder_h6_dTrans8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_eTransition' to 'decoder_h6_eTrans9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_fTransition' to 'decoder_h6_fTransbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_gTransition' to 'decoder_h6_gTransbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hTransition' to 'decoder_h6_hTransbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previobdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_recievedSequence' to 'decoder_h7_recievbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_aTransition' to 'decoder_h7_aTransbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_bTransition' to 'decoder_h7_bTransbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_cTransition' to 'decoder_h7_cTransbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_dTransition' to 'decoder_h7_dTransbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_eTransition' to 'decoder_h7_eTransbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_fTransition' to 'decoder_h7_fTransbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_gTransition' to 'decoder_h7_gTransbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hTransition' to 'decoder_h7_hTransbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previobom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminbpm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 3.297 seconds; current allocated memory: 219.488 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_recievbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_aTranscud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_bTransdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_previokbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminlbW_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 317.578 ; gain = 227.312
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 30.967 seconds; peak allocated memory: 219.488 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.465 ; gain = 93.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.465 ; gain = 93.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.465 ; gain = 93.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 184.465 ; gain = 93.266
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hammingDistances.finalStates' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::getFinalHammingDistance' into 'decoder' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 184.465 ; gain = 93.266
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:5)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:364:9) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 237.961 ; gain = 146.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.aTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.bTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.cTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.dTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.eTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.fTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.gTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.aTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.bTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.cTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.dTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.eTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.fTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.gTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.aTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.bTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.cTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.dTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.eTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.fTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.gTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.aTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.bTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.cTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.dTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.eTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.fTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.gTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.aTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.bTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.cTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.dTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.eTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.fTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.gTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.aTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.bTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.cTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.dTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.eTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.fTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.gTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.aTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.bTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.cTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.dTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.eTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.fTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.gTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.826 seconds; current allocated memory: 182.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 182.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_bTransi_write_ln106', viterbi_2_1_4/viterbi.cpp:106) of constant 255 on array 'HammingTable_bTransition' and 'store' operation ('HammingTable_bTransi_write_ln93', viterbi_2_1_4/viterbi.cpp:93) of variable 'tmp_3', viterbi_2_1_4/viterbi.cpp:93 on array 'HammingTable_bTransition'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 182.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 183.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-71] Unable to satisfy the latency directive in region 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243). Please consider relaxing the latency upper bound of 10.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret3', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret3', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('call_ret11', viterbi_2_1_4/viterbi.cpp:273) to 'calculateForState' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 30, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 184.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 185.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 185.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 185.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 185.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 185.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 186.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 186.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 201, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 215, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 222, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 226, Depth = 235.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 187.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 190.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 190.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 191.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 193.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 194.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 194.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 195.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_aTransition' to 'decoder_h1_aTransbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_bTransition' to 'decoder_h1_bTranscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_cTransition' to 'decoder_h1_cTransdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_dTransition' to 'decoder_h1_dTranseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_eTransition' to 'decoder_h1_eTransfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_fTransition' to 'decoder_h1_fTransg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_gTransition' to 'decoder_h1_gTranshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hTransition' to 'decoder_h1_hTransibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_aTransition' to 'decoder_h2_aTransjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_bTransition' to 'decoder_h2_bTranskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_cTransition' to 'decoder_h2_cTranslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_dTransition' to 'decoder_h2_dTransmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_eTransition' to 'decoder_h2_eTransncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_fTransition' to 'decoder_h2_fTransocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_gTransition' to 'decoder_h2_gTranspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hTransition' to 'decoder_h2_hTransqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_aTransition' to 'decoder_h3_aTransrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_bTransition' to 'decoder_h3_bTranssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_cTransition' to 'decoder_h3_cTranstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_dTransition' to 'decoder_h3_dTransudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_eTransition' to 'decoder_h3_eTransvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_fTransition' to 'decoder_h3_fTranswdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_gTransition' to 'decoder_h3_gTransxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hTransition' to 'decoder_h3_hTransyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_aTransition' to 'decoder_h4_aTranszec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_bTransition' to 'decoder_h4_bTransAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_cTransition' to 'decoder_h4_cTransBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_dTransition' to 'decoder_h4_dTransCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_eTransition' to 'decoder_h4_eTransDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_fTransition' to 'decoder_h4_fTransEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_gTransition' to 'decoder_h4_gTransFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hTransition' to 'decoder_h4_hTransGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_aTransition' to 'decoder_h5_aTransHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_bTransition' to 'decoder_h5_bTransIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_cTransition' to 'decoder_h5_cTransJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_dTransition' to 'decoder_h5_dTransKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_eTransition' to 'decoder_h5_eTransLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_fTransition' to 'decoder_h5_fTransMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_gTransition' to 'decoder_h5_gTransNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hTransition' to 'decoder_h5_hTransOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_aTransition' to 'decoder_h6_aTransPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_bTransition' to 'decoder_h6_bTransQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_cTransition' to 'decoder_h6_cTransRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_dTransition' to 'decoder_h6_dTransShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_eTransition' to 'decoder_h6_eTransThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_fTransition' to 'decoder_h6_fTransUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_gTransition' to 'decoder_h6_gTransVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hTransition' to 'decoder_h6_hTransWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_aTransition' to 'decoder_h7_aTransXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_bTransition' to 'decoder_h7_bTransYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_cTransition' to 'decoder_h7_cTransZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_dTransition' to 'decoder_h7_dTrans0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_eTransition' to 'decoder_h7_eTrans1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_fTransition' to 'decoder_h7_fTrans2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_gTransition' to 'decoder_h7_gTrans3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hTransition' to 'decoder_h7_hTrans4jc' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 203.061 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_aTransbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_bTranscud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 299.973 ; gain = 208.773
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 29.618 seconds; peak allocated memory: 203.061 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.316 ; gain = 93.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.316 ; gain = 93.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.316 ; gain = 93.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 184.316 ; gain = 93.512
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 184.316 ; gain = 93.512
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:5)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 246.609 ; gain = 155.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.aTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.bTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.cTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.dTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.eTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.fTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.gTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.aTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.bTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.cTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.dTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.eTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.fTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.gTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.aTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.bTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.cTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.dTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.eTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.fTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.gTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.aTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.bTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.cTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.dTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.eTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.fTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.gTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.aTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.bTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.cTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.dTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.eTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.fTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.gTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.aTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.bTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.cTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.dTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.eTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.fTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.gTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.aTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.bTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.cTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.dTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.eTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.fTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.gTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.141 seconds; current allocated memory: 191.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 191.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_bTransi_write_ln106', viterbi_2_1_4/viterbi.cpp:106) of constant 255 on array 'HammingTable_bTransition' and 'store' operation ('HammingTable_bTransi_write_ln93', viterbi_2_1_4/viterbi.cpp:93) of variable 'tmp_3', viterbi_2_1_4/viterbi.cpp:93 on array 'HammingTable_bTransition'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 191.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 192.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-71] Unable to satisfy the latency directive in region 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243). Please consider relaxing the latency upper bound of 10.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('_ln259', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('_ln259', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('_ln273', viterbi_2_1_4/viterbi.cpp:273) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('_ln277', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('_ln277', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' within the first 29 cycles (II = 30).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 31, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 192.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 193.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:283) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 193.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 193.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:371) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 193.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 193.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 194.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 194.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 194.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 194.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 201, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 229, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 243, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 250, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 195.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 198.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 198.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 199.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 200.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 201.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 201.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 202.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 202.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_aTransition' to 'decoder_h1_aTransbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_bTransition' to 'decoder_h1_bTranscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_cTransition' to 'decoder_h1_cTransdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_dTransition' to 'decoder_h1_dTranseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_eTransition' to 'decoder_h1_eTransfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_fTransition' to 'decoder_h1_fTransg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_gTransition' to 'decoder_h1_gTranshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hTransition' to 'decoder_h1_hTransibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_aTransition' to 'decoder_h2_aTranskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_bTransition' to 'decoder_h2_bTranslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_cTransition' to 'decoder_h2_cTransmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_dTransition' to 'decoder_h2_dTransncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_eTransition' to 'decoder_h2_eTransocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_fTransition' to 'decoder_h2_fTranspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_gTransition' to 'decoder_h2_gTransqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hTransition' to 'decoder_h2_hTransrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_aTransition' to 'decoder_h3_aTranstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_bTransition' to 'decoder_h3_bTransudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_cTransition' to 'decoder_h3_cTransvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_dTransition' to 'decoder_h3_dTranswdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_eTransition' to 'decoder_h3_eTransxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_fTransition' to 'decoder_h3_fTransyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_gTransition' to 'decoder_h3_gTranszec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hTransition' to 'decoder_h3_hTransAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_aTransition' to 'decoder_h4_aTransCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_bTransition' to 'decoder_h4_bTransDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_cTransition' to 'decoder_h4_cTransEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_dTransition' to 'decoder_h4_dTransFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_eTransition' to 'decoder_h4_eTransGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_fTransition' to 'decoder_h4_fTransHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_gTransition' to 'decoder_h4_gTransIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hTransition' to 'decoder_h4_hTransJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_aTransition' to 'decoder_h5_aTransLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_bTransition' to 'decoder_h5_bTransMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_cTransition' to 'decoder_h5_cTransNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_dTransition' to 'decoder_h5_dTransOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_eTransition' to 'decoder_h5_eTransPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_fTransition' to 'decoder_h5_fTransQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_gTransition' to 'decoder_h5_gTransRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hTransition' to 'decoder_h5_hTransShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_aTransition' to 'decoder_h6_aTransUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_bTransition' to 'decoder_h6_bTransVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_cTransition' to 'decoder_h6_cTransWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_dTransition' to 'decoder_h6_dTransXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_eTransition' to 'decoder_h6_eTransYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_fTransition' to 'decoder_h6_fTransZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_gTransition' to 'decoder_h6_gTrans0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hTransition' to 'decoder_h6_hTrans1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hammin2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_aTransition' to 'decoder_h7_aTrans3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_bTransition' to 'decoder_h7_bTrans4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_cTransition' to 'decoder_h7_cTrans5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_dTransition' to 'decoder_h7_dTrans6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_eTransition' to 'decoder_h7_eTrans7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_fTransition' to 'decoder_h7_fTrans8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_gTransition' to 'decoder_h7_gTrans9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hTransition' to 'decoder_h7_hTransbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminbbk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 208.702 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_aTransbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_bTranscud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 299.109 ; gain = 208.305
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 29.823 seconds; peak allocated memory: 208.702 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.430 ; gain = 93.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.430 ; gain = 93.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 184.430 ; gain = 93.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 184.430 ; gain = 93.344
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 184.820 ; gain = 93.734
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:5)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 249.059 ; gain = 157.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.recievedSequence', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.aTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.bTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.cTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.dTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.eTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.fTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.gTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.aTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.bTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.cTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.dTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.eTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.fTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.gTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.recievedSequence', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.aTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.bTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.cTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.dTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.eTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.fTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.gTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.aTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.bTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.cTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.dTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.eTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.fTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.gTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.recievedSequence', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.aTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.bTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.cTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.dTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.eTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.fTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.gTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.aTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.bTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.cTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.dTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.eTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.fTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.gTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.recievedSequence', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.aTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.bTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.cTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.dTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.eTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.fTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.gTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.aTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.bTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.cTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.dTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.eTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.fTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.gTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.recievedSequence', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.aTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.bTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.cTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.dTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.eTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.fTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.gTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.aTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.bTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.cTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.dTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.eTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.fTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.gTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.recievedSequence', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.aTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.bTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.cTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.dTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.eTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.fTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.gTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.aTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.bTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.cTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.dTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.eTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.fTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.gTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.recievedSequence', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.aTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.bTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.cTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.dTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.eTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.fTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.gTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.aTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.bTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.cTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.dTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.eTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.fTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.gTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.841 seconds; current allocated memory: 192.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 192.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_bTransi_write_ln106', viterbi_2_1_4/viterbi.cpp:106) of constant 255 on array 'HammingTable_bTransition' and 'store' operation ('HammingTable_bTransi_write_ln93', viterbi_2_1_4/viterbi.cpp:93) of variable 'tmp_3', viterbi_2_1_4/viterbi.cpp:93 on array 'HammingTable_bTransition'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', viterbi_2_1_4/viterbi.cpp:208) to 'calculateDistanceFor' and 'call' operation ('tmp_13', viterbi_2_1_4/viterbi.cpp:207) to 'calculateDistanceFor'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_14', viterbi_2_1_4/viterbi.cpp:208) to 'calculateDistanceFor' and 'call' operation ('tmp_13', viterbi_2_1_4/viterbi.cpp:207) to 'calculateDistanceFor'.
WARNING: [SCHED 204-63] Unable to schedule 'store' operation ('HammingTable_hamming_63_write_ln219', viterbi_2_1_4/viterbi.cpp:219) of variable 'tmp_14', viterbi_2_1_4/viterbi.cpp:208 on array 'HammingTable_hammingDistances_finalStates' within the first 4 cycles (II = 4).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 193.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 194.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-71] Unable to satisfy the latency directive in region 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243). Please consider relaxing the latency upper bound of 10.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 70, distance = 1, offset = 1)
   between 'call' operation ('_ln274', viterbi_2_1_4/viterbi.cpp:274) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 85, distance = 1, offset = 1)
   between 'call' operation ('_ln277', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 89, distance = 1, offset = 1)
   between 'call' operation ('_ln277', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 91.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 194.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 195.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:283) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 195.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 195.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:371) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 195.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 195.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 195.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 196.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 196.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 196.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan' and 'store' operation ('h1_previousHammingDi_1_write_ln52', viterbi_2_1_4/viterbi.cpp:52->viterbi_2_1_4/viterbi.cpp:58->viterbi_2_1_4/viterbi.cpp:524) of constant 0 on array 'h1.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:524.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 91, distance = 1, offset = 1)
   between 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan' and 'store' operation ('h1_previousHammingDi_1_write_ln52', viterbi_2_1_4/viterbi.cpp:52->viterbi_2_1_4/viterbi.cpp:58->viterbi_2_1_4/viterbi.cpp:524) of constant 0 on array 'h1.previousHammingDistance', viterbi_2_1_4/viterbi.cpp:524.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 92, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 93, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 175, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 216, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 236, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 246, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 251, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 254, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 198.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'h1_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h1_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h2_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h2_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h3_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h3_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h4_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h4_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h5_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h5_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h6_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h6_recievedSequence' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h7_previousHammingDi' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'h7_recievedSequence' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.897 seconds; current allocated memory: 204.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 205.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 206.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 209.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 209.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 210.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 210.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 211.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_recievedSequence' to 'decoder_h1_recievbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_aTransition' to 'decoder_h1_aTranscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_bTransition' to 'decoder_h1_bTransdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_cTransition' to 'decoder_h1_cTranseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_dTransition' to 'decoder_h1_dTransfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_eTransition' to 'decoder_h1_eTransg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_fTransition' to 'decoder_h1_fTranshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_gTransition' to 'decoder_h1_gTransibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hTransition' to 'decoder_h1_hTransjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_previousHammingDi' to 'decoder_h1_previokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_recievedSequence' to 'decoder_h2_recievmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_aTransition' to 'decoder_h2_aTransncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_bTransition' to 'decoder_h2_bTransocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_cTransition' to 'decoder_h2_cTranspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_dTransition' to 'decoder_h2_dTransqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_eTransition' to 'decoder_h2_eTransrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_fTransition' to 'decoder_h2_fTranssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_gTransition' to 'decoder_h2_gTranstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hTransition' to 'decoder_h2_hTransudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_previousHammingDi' to 'decoder_h2_previovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_recievedSequence' to 'decoder_h3_recievxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_aTransition' to 'decoder_h3_aTransyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_bTransition' to 'decoder_h3_bTranszec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_cTransition' to 'decoder_h3_cTransAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_dTransition' to 'decoder_h3_dTransBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_eTransition' to 'decoder_h3_eTransCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_fTransition' to 'decoder_h3_fTransDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_gTransition' to 'decoder_h3_gTransEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hTransition' to 'decoder_h3_hTransFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_previousHammingDi' to 'decoder_h3_previoGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_recievedSequence' to 'decoder_h4_recievIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_aTransition' to 'decoder_h4_aTransJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_bTransition' to 'decoder_h4_bTransKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_cTransition' to 'decoder_h4_cTransLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_dTransition' to 'decoder_h4_dTransMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_eTransition' to 'decoder_h4_eTransNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_fTransition' to 'decoder_h4_fTransOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_gTransition' to 'decoder_h4_gTransPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hTransition' to 'decoder_h4_hTransQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_previousHammingDi' to 'decoder_h4_previoRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_recievedSequence' to 'decoder_h5_recievThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_aTransition' to 'decoder_h5_aTransUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_bTransition' to 'decoder_h5_bTransVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_cTransition' to 'decoder_h5_cTransWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_dTransition' to 'decoder_h5_dTransXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_eTransition' to 'decoder_h5_eTransYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_fTransition' to 'decoder_h5_fTransZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_gTransition' to 'decoder_h5_gTrans0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hTransition' to 'decoder_h5_hTrans1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_previousHammingDi' to 'decoder_h5_previo2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hammin3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_recievedSequence' to 'decoder_h6_reciev4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_aTransition' to 'decoder_h6_aTrans5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_bTransition' to 'decoder_h6_bTrans6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_cTransition' to 'decoder_h6_cTrans7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_dTransition' to 'decoder_h6_dTrans8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_eTransition' to 'decoder_h6_eTrans9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_fTransition' to 'decoder_h6_fTransbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_gTransition' to 'decoder_h6_gTransbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hTransition' to 'decoder_h6_hTransbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_previousHammingDi' to 'decoder_h6_previobdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamminbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_recievedSequence' to 'decoder_h7_recievbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_aTransition' to 'decoder_h7_aTransbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_bTransition' to 'decoder_h7_bTransbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_cTransition' to 'decoder_h7_cTransbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_dTransition' to 'decoder_h7_dTransbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_eTransition' to 'decoder_h7_eTransbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_fTransition' to 'decoder_h7_fTransbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_gTransition' to 'decoder_h7_gTransbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hTransition' to 'decoder_h7_hTransbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_previousHammingDi' to 'decoder_h7_previobom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminbpm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 3.332 seconds; current allocated memory: 223.865 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_recievbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_aTranscud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_bTransdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_previokbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminlbW_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 327.188 ; gain = 236.102
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 35.13 seconds; peak allocated memory: 223.865 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.758 ; gain = 94.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.758 ; gain = 94.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.758 ; gain = 94.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 184.758 ; gain = 94.594
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 184.758 ; gain = 94.594
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:5)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 246.785 ; gain = 156.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_fTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_dTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_bTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_gTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_eTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_cTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_aTransition', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.aTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.bTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.cTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.dTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.eTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.fTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.gTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hTransition', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:525) on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.aTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.bTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.cTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.dTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.eTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.fTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.gTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hTransition', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:543) on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.aTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.bTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.cTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.dTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.eTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.fTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.gTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hTransition', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:568) on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.aTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.bTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.cTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.dTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.eTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.fTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.gTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hTransition', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:591) on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.aTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.bTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.cTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.dTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.eTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.fTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.gTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hTransition', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:614) on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.aTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.bTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.cTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.dTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.eTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.fTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.gTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hTransition', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.aTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.bTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.cTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.dTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.eTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.fTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.gTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hTransition', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:659) on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.329 seconds; current allocated memory: 191.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 191.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_bTransi_write_ln106', viterbi_2_1_4/viterbi.cpp:106) of constant 255 on array 'HammingTable_bTransition' and 'store' operation ('HammingTable_bTransi_write_ln93', viterbi_2_1_4/viterbi.cpp:93) of variable 'tmp_3', viterbi_2_1_4/viterbi.cpp:93 on array 'HammingTable_bTransition'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 191.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 192.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-71] Unable to satisfy the latency directive in region 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243). Please consider relaxing the latency upper bound of 10.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('_ln258', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('_ln259', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('_ln259', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('_ln273', viterbi_2_1_4/viterbi.cpp:273) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('_ln277', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('_ln254', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('_ln277', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' within the first 29 cycles (II = 30).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 31, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 192.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 193.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:283) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 193.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 193.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:371) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 193.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 193.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 194.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 194.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 194.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 194.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 201, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 229, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 243, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 250, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('newState', viterbi_2_1_4/viterbi.cpp:724) to 'getReturnPath' and 'call' operation ('_ln525', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 195.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 198.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 198.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 199.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 200.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 201.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 201.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 202.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 202.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_aTransition' to 'decoder_h1_aTransbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_bTransition' to 'decoder_h1_bTranscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_cTransition' to 'decoder_h1_cTransdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_dTransition' to 'decoder_h1_dTranseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_eTransition' to 'decoder_h1_eTransfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_fTransition' to 'decoder_h1_fTransg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_gTransition' to 'decoder_h1_gTranshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hTransition' to 'decoder_h1_hTransibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_aTransition' to 'decoder_h2_aTranskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_bTransition' to 'decoder_h2_bTranslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_cTransition' to 'decoder_h2_cTransmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_dTransition' to 'decoder_h2_dTransncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_eTransition' to 'decoder_h2_eTransocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_fTransition' to 'decoder_h2_fTranspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_gTransition' to 'decoder_h2_gTransqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hTransition' to 'decoder_h2_hTransrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hamminsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_aTransition' to 'decoder_h3_aTranstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_bTransition' to 'decoder_h3_bTransudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_cTransition' to 'decoder_h3_cTransvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_dTransition' to 'decoder_h3_dTranswdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_eTransition' to 'decoder_h3_eTransxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_fTransition' to 'decoder_h3_fTransyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_gTransition' to 'decoder_h3_gTranszec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hTransition' to 'decoder_h3_hTransAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hamminBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_aTransition' to 'decoder_h4_aTransCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_bTransition' to 'decoder_h4_bTransDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_cTransition' to 'decoder_h4_cTransEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_dTransition' to 'decoder_h4_dTransFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_eTransition' to 'decoder_h4_eTransGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_fTransition' to 'decoder_h4_fTransHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_gTransition' to 'decoder_h4_gTransIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hTransition' to 'decoder_h4_hTransJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hamminKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_aTransition' to 'decoder_h5_aTransLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_bTransition' to 'decoder_h5_bTransMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_cTransition' to 'decoder_h5_cTransNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_dTransition' to 'decoder_h5_dTransOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_eTransition' to 'decoder_h5_eTransPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_fTransition' to 'decoder_h5_fTransQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_gTransition' to 'decoder_h5_gTransRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hTransition' to 'decoder_h5_hTransShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_aTransition' to 'decoder_h6_aTransUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_bTransition' to 'decoder_h6_bTransVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_cTransition' to 'decoder_h6_cTransWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_dTransition' to 'decoder_h6_dTransXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_eTransition' to 'decoder_h6_eTransYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_fTransition' to 'decoder_h6_fTransZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_gTransition' to 'decoder_h6_gTrans0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hTransition' to 'decoder_h6_hTrans1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hammin2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_aTransition' to 'decoder_h7_aTrans3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_bTransition' to 'decoder_h7_bTrans4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_cTransition' to 'decoder_h7_cTrans5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_dTransition' to 'decoder_h7_dTrans6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_eTransition' to 'decoder_h7_eTrans7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_fTransition' to 'decoder_h7_fTrans8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_gTransition' to 'decoder_h7_gTrans9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hTransition' to 'decoder_h7_hTransbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminbbk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 2.438 seconds; current allocated memory: 208.702 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_aTransbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_bTranscud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminjbC_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 298.504 ; gain = 208.340
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 29.967 seconds; peak allocated memory: 208.702 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.539 ; gain = 93.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.539 ; gain = 93.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.539 ; gain = 93.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.539 ; gain = 93.281
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 184.539 ; gain = 93.281
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 242.590 ; gain = 151.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.302 seconds; current allocated memory: 189.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 189.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 190.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 191.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-71] Unable to satisfy the latency directive in region 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243). Please consider relaxing the latency upper bound of 10.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret14', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret14', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret15', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret15', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('call_ret23', viterbi_2_1_4/viterbi.cpp:273) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' within the first 29 cycles (II = 30).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 31, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 192.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 193.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:283) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 193.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 193.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:371) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 193.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 193.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 194.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 194.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 194.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 194.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:681) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:659) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:681) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:659) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 44, Depth = 275.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 195.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 198.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 198.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 199.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 201.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 202.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 203.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 203.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 204.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 208.842 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 293.535 ; gain = 202.277
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 24.029 seconds; peak allocated memory: 208.842 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.984 ; gain = 93.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.984 ; gain = 93.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.984 ; gain = 93.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.984 ; gain = 93.898
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 184.984 ; gain = 93.898
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 242.977 ; gain = 151.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'state', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_step_read', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:283) on 'insertvalue' operation ('mrv_7', viterbi_2_1_4/viterbi.cpp:283) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:287) on 'select' operation ('select_ln289_7', viterbi_2_1_4/viterbi.cpp:289) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.19 seconds; current allocated memory: 190.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 190.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 190.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 191.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-71] Unable to satisfy the latency directive in region 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243). Please consider relaxing the latency upper bound of 10.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret14', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret14', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret15', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret15', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('call_ret23', viterbi_2_1_4/viterbi.cpp:273) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' within the first 29 cycles (II = 30).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 31, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.995 seconds; current allocated memory: 192.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 193.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:283) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 193.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 193.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:371) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 194.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 194.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 194.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 194.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 195.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 195.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:681) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:659) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:681) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:659) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 44, Depth = 275.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 196.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 198.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 198.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 200.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 202.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 203.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 203.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 203.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 204.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 209.358 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 295.461 ; gain = 204.375
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 25.042 seconds; peak allocated memory: 209.358 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.863 ; gain = 93.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.863 ; gain = 93.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.863 ; gain = 93.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.863 ; gain = 93.758
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 184.863 ; gain = 93.758
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 242.734 ; gain = 151.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'state', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'HammingTable_step_read', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' on 'insertvalue' operation ('newret5', viterbi_2_1_4/viterbi.cpp:277) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:283) on 'insertvalue' operation ('mrv_7', viterbi_2_1_4/viterbi.cpp:283) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:287) on 'select' operation ('select_ln289_7', viterbi_2_1_4/viterbi.cpp:289) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS': '' does not exist or is optimized away.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.169 seconds; current allocated memory: 190.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 190.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 190.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 191.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-71] Unable to satisfy the latency directive in region 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243). Please consider relaxing the latency upper bound of 10.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret14', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret14', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret15', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret15', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('call_ret23', viterbi_2_1_4/viterbi.cpp:273) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' within the first 29 cycles (II = 30).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 31, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.006 seconds; current allocated memory: 192.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 193.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:283) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 193.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 193.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:371) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 194.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 194.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 194.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 194.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 195.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 195.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:681) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:659) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:681) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:659) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 44, Depth = 275.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 196.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 198.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 198.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 200.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 202.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 203.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 203.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 204.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 204.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 209.423 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 295.148 ; gain = 204.043
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 25.049 seconds; peak allocated memory: 209.423 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.430 ; gain = 93.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.430 ; gain = 93.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.430 ; gain = 93.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.430 ; gain = 93.938
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:524) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:528) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:542) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:567) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:590) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:613) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:635) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 184.430 ; gain = 93.938
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:231:9)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 242.281 ; gain = 151.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:386) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:502) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:636) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:635) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:524) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:658) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:613) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:590) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:567) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:542) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.767 seconds; current allocated memory: 189.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 189.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 190.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 191.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret14', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret14', viterbi_2_1_4/viterbi.cpp:258) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret15', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret15', viterbi_2_1_4/viterbi.cpp:259) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('call_ret23', viterbi_2_1_4/viterbi.cpp:273) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret13', viterbi_2_1_4/viterbi.cpp:254) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' within the first 29 cycles (II = 30).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 31, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 192.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 193.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:283) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 193.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 193.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:371) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 193.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 193.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 194.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 194.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 194.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 194.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:528) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:525) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 40, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:681) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:659) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:681) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:659) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 44, Depth = 275.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 195.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 198.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 198.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 199.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 201.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 202.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 203.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 203.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 204.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 208.913 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 294.117 ; gain = 203.625
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 24.521 seconds; peak allocated memory: 208.913 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 184.211 ; gain = 93.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 184.211 ; gain = 93.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 184.211 ; gain = 93.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 184.211 ; gain = 93.168
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:370) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:526) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:530) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:533) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:544) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:544) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:544) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:544) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:544) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:544) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:544) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:544) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:544) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:544) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:569) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:569) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:569) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:569) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:569) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:569) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:569) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:569) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:569) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:569) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:592) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:592) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:592) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:592) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:592) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:592) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:592) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:592) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:592) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:592) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:637) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:637) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:637) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:637) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:637) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:637) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:637) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:637) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:637) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:637) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:660) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:660) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:660) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:660) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:660) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:660) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:660) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:660) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:660) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:660) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-602] Inlining function 'HammingTable::calculateDistanceForTransition' into 'HammingTable::calculateForState' (viterbi_2_1_4/viterbi.cpp:80) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:286:29) to (viterbi_2_1_4/viterbi.cpp:360:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 184.211 ; gain = 93.168
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:286)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:363)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:283:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:243:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 233.191 ; gain = 142.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:388) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:504) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:638) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:637) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:526) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:660) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:615) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:592) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:569) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:544) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'add_ln239_14', viterbi_2_1_4/viterbi.cpp:239->viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.04 seconds; current allocated memory: 180.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 181.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:271) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:263) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:271) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:263) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:272) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:263) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:272) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:263) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:263) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 182.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 183.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 183.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 183.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:371) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 183.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 183.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 184.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 184.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 184.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 184.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:683) to 'getReturnPath' [149]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:685) to 'getSequence' [152]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 185.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 186.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 189.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 191.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 191.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 192.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 192.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 193.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 195.895 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:13 . Memory (MB): peak = 275.816 ; gain = 184.773
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 72.816 seconds; peak allocated memory: 195.895 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.258 ; gain = 94.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.258 ; gain = 94.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.258 ; gain = 94.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 184.258 ; gain = 94.094
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.258 ; gain = 94.094
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 241.797 ; gain = 151.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.807 seconds; current allocated memory: 188.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 188.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 189.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 190.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 190.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 191.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 191.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 192.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 192.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 192.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 192.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 192.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 193.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 193.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:688) to 'getReturnPath' [149]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' [152]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 194.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 195.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 195.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 197.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 198.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 199.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 199.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 200.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 200.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 203.640 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 282.910 ; gain = 192.746
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 22.128 seconds; peak allocated memory: 203.640 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.617 ; gain = 93.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.617 ; gain = 93.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.617 ; gain = 93.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.617 ; gain = 93.641
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.617 ; gain = 93.641
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 242.164 ; gain = 151.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.677 seconds; current allocated memory: 188.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 188.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 189.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 190.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 190.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 191.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 191.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 192.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 192.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 192.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 192.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 192.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 193.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 193.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:688) to 'getReturnPath' [149]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' [152]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 194.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 195.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 195.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 197.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 198.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 199.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 199.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 200.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 200.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 203.657 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 282.875 ; gain = 191.898
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.023 seconds; peak allocated memory: 203.657 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.484 ; gain = 93.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.484 ; gain = 93.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.484 ; gain = 93.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.484 ; gain = 93.586
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.484 ; gain = 93.586
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 241.797 ; gain = 150.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:292) on 'select' operation ('select_ln294_7', viterbi_2_1_4/viterbi.cpp:294) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.55 seconds; current allocated memory: 188.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 188.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 189.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 190.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 191.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 191.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 192.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 192.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 192.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 192.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 192.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 192.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 193.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 193.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:688) to 'getReturnPath' [149]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' [152]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 194.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 195.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 195.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 197.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 198.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 199.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 199.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 200.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 200.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 203.658 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 282.766 ; gain = 191.867
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.774 seconds; peak allocated memory: 203.658 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.793 ; gain = 94.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.793 ; gain = 94.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.793 ; gain = 94.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.793 ; gain = 94.770
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.793 ; gain = 94.770
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 241.293 ; gain = 151.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.516 seconds; current allocated memory: 188.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 188.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 189.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 190.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 190.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 191.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 191.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 192.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 192.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 192.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 192.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 192.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 193.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 193.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:688) to 'getReturnPath' [149]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' [152]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 194.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 195.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 195.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 197.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 198.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 199.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 199.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 200.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 200.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 203.667 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 282.156 ; gain = 192.133
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.695 seconds; peak allocated memory: 203.667 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.508 ; gain = 94.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.508 ; gain = 94.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.508 ; gain = 94.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.508 ; gain = 94.324
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.508 ; gain = 94.324
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 241.828 ; gain = 151.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.69 seconds; current allocated memory: 188.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 188.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 189.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 190.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 190.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 191.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 191.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 192.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 192.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 192.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 192.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 192.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 193.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 193.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:688) to 'getReturnPath' [149]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' [152]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 194.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 195.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 195.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 197.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 198.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 199.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 199.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 200.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 200.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 203.668 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 282.867 ; gain = 192.684
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.916 seconds; peak allocated memory: 203.668 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.336 ; gain = 93.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.336 ; gain = 93.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.336 ; gain = 93.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.336 ; gain = 93.250
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 184.336 ; gain = 93.250
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 241.672 ; gain = 150.586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.62 seconds; current allocated memory: 188.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 188.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 189.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 190.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-71] Unable to satisfy the latency directive in region 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248). Please consider relaxing the latency upper bound of 5.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.855 seconds; current allocated memory: 190.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 191.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 192.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 192.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 192.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 192.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 192.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 192.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 193.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 193.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:688) to 'getReturnPath' [149]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' [152]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 194.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 195.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 195.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 197.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 198.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 199.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 199.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 200.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 200.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 203.667 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 283.598 ; gain = 192.512
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.412 seconds; peak allocated memory: 203.667 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.680 ; gain = 94.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.680 ; gain = 94.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.680 ; gain = 94.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.680 ; gain = 94.195
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.680 ; gain = 94.195
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:257:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 241.730 ; gain = 151.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.434 seconds; current allocated memory: 188.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 188.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 189.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 190.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 190.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 191.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 191.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 191.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 192.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 192.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 192.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 192.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 193.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 193.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:688) to 'getReturnPath' [149]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' [152]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 193.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 194.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 194.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 196.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 198.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 198.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 199.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 199.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 200.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 201.883 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 281.051 ; gain = 190.566
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.37 seconds; peak allocated memory: 201.883 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.871 ; gain = 94.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.871 ; gain = 94.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.871 ; gain = 94.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.871 ; gain = 94.641
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.871 ; gain = 94.641
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 242.125 ; gain = 151.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.731 seconds; current allocated memory: 188.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 188.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 189.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 190.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 191.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 191.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 192.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 192.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 192.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 192.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 192.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 192.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 193.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 193.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:688) to 'getReturnPath' [149]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' [152]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 194.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 195.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 195.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 197.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 198.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 199.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 199.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 200.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 200.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 203.657 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 283.008 ; gain = 192.777
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.875 seconds; peak allocated memory: 203.657 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.582 ; gain = 93.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.582 ; gain = 93.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.582 ; gain = 93.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.582 ; gain = 93.449
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.582 ; gain = 93.449
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:257:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 241.055 ; gain = 149.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.53 seconds; current allocated memory: 188.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 188.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 189.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 190.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 190.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 191.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 191.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 191.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 192.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 192.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 192.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 192.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 192.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 193.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.6771ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'decoder' consists of the following:
	'call' operation ('previousState', viterbi_2_1_4/viterbi.cpp:688) to 'getReturnPath' [149]  (6.14 ns)
	'call' operation ('sequenceBits.decoded', viterbi_2_1_4/viterbi.cpp:690) to 'getSequence' [152]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 193.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 194.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 194.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 196.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 198.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 198.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 199.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 199.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 200.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 201.851 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 280.512 ; gain = 189.379
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 20.929 seconds; peak allocated memory: 201.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.648 ; gain = 94.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.648 ; gain = 94.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.648 ; gain = 94.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.648 ; gain = 94.578
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.648 ; gain = 94.578
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 241.625 ; gain = 151.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.614 seconds; current allocated memory: 188.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 188.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 189.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 190.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 190.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 191.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:288) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 192.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 192.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 192.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 192.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 192.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 192.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 193.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 193.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 30, Depth = 172.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 194.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 195.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 196.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 197.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 199.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 199.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 200.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 200.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 201.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 1.001 seconds; current allocated memory: 206.206 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 290.086 ; gain = 200.016
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 22.418 seconds; peak allocated memory: 206.206 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.285 ; gain = 93.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.285 ; gain = 93.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.285 ; gain = 93.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.285 ; gain = 93.164
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 184.285 ; gain = 93.164
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 241.871 ; gain = 150.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.71 seconds; current allocated memory: 188.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 188.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 189.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 190.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 191.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 191.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:288) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 192.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 192.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 192.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 192.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 192.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 192.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 193.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 193.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 30, Depth = 172.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 194.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 195.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 196.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 197.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 199.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 199.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 200.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 200.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 201.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 206.220 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 290.434 ; gain = 199.312
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 21.949 seconds; peak allocated memory: 206.220 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.531 ; gain = 93.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.531 ; gain = 93.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.531 ; gain = 93.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.531 ; gain = 93.414
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.531 ; gain = 93.414
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:248:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 241.750 ; gain = 150.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.101 seconds; current allocated memory: 188.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 189.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 189.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 190.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 191.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 191.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:288) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 192.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 192.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 192.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 192.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 192.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 192.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 193.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 193.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 30, Depth = 172.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 194.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 195.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 196.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 197.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 199.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 199.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 200.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 200.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 201.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 206.247 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 290.254 ; gain = 199.137
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 22.877 seconds; peak allocated memory: 206.247 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 184.371 ; gain = 93.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 184.371 ; gain = 93.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 184.371 ; gain = 93.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 184.371 ; gain = 93.746
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:170:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:487).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:494) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:170) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:182) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:494) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:651) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:651) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:651) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:651) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:651) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:651) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:651) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:651) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:651) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:655) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:658) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:669) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:669) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:669) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:669) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:669) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:669) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:669) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:669) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:669) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:669) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:694) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:694) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:694) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:694) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:694) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:694) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:694) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:694) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:694) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:694) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:717) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:717) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:717) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:717) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:717) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:717) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:717) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:717) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:717) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:717) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:740) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:740) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:740) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:740) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:740) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:740) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:740) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:740) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:740) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:740) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:762) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:762) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:762) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:762) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:762) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:762) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:762) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:762) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:762) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:762) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:785) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:785) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:785) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:785) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:785) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:785) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:785) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:785) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:785) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:785) automatically.
INFO: [XFORM 203-102] Partitioning array 'sequenceBits.bits' (viterbi_2_1_4/viterbi.cpp:805) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:410:29) to (viterbi_2_1_4/viterbi.cpp:484:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:349:46) to (viterbi_2_1_4/viterbi.cpp:364:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:17:10) to (viterbi_2_1_4/viterbi.cpp:135:5) in function 'CorrectSequence::getSequence'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 184.371 ; gain = 93.746
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:410)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:487)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:407:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:367:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:191)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:352:5)
WARNING: [XFORM 203-631] Renaming function 'CorrectSequence::getSequence' to 'getSequence' (viterbi_2_1_4/viterbi.cpp:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 241.980 ; gain = 151.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:763) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:762) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:651) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:785) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:740) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:717) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:694) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:669) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.502 seconds; current allocated memory: 188.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 188.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln330', viterbi_2_1_4/viterbi.cpp:330) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:326 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:328) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 189.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 190.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret28', viterbi_2_1_4/viterbi.cpp:395) to 'calculateForState' and 'call' operation ('call_ret24', viterbi_2_1_4/viterbi.cpp:387) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret28', viterbi_2_1_4/viterbi.cpp:395) to 'calculateForState' and 'call' operation ('call_ret24', viterbi_2_1_4/viterbi.cpp:387) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret29', viterbi_2_1_4/viterbi.cpp:396) to 'calculateForState' and 'call' operation ('call_ret24', viterbi_2_1_4/viterbi.cpp:387) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret29', viterbi_2_1_4/viterbi.cpp:396) to 'calculateForState' and 'call' operation ('call_ret24', viterbi_2_1_4/viterbi.cpp:387) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret33', viterbi_2_1_4/viterbi.cpp:400) to 'calculateForState' and 'call' operation ('call_ret24', viterbi_2_1_4/viterbi.cpp:387) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:401) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 190.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 191.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:407) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 191.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 191.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:495) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 192.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 192.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 192.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 192.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 192.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 193.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:655) to 'getFinalHammingDista' and 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:652) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:655) to 'getFinalHammingDista' and 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:652) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:655) to 'getFinalHammingDista' and 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:652) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:655) to 'getFinalHammingDista' and 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:652) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:808) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:786) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:808) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:786) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:808) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:786) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 30, Depth = 164.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 193.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 195.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 195.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 197.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 198.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 199.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 199.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 200.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 200.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 205.655 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 288.684 ; gain = 198.059
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 28.261 seconds; peak allocated memory: 205.655 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.465 ; gain = 94.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.465 ; gain = 94.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.465 ; gain = 94.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.465 ; gain = 94.125
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.465 ; gain = 94.125
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:257:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 241.957 ; gain = 151.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.325 seconds; current allocated memory: 188.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 188.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 189.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 190.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 191.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 191.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:288) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 192.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 192.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 192.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 192.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 192.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 192.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 193.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 193.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 30, Depth = 172.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 194.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 195.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 196.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 197.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 199.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 199.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 200.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 200.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 201.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 1.087 seconds; current allocated memory: 206.245 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 290.125 ; gain = 199.785
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 23.032 seconds; peak allocated memory: 206.245 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'viterbi_2_1_4/viterbi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.434 ; gain = 93.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.434 ; gain = 93.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.434 ; gain = 93.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.434 ; gain = 93.324
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'decoder' (viterbi_2_1_4/viterbi.cpp:51:52).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'HammingTable::getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label3' (viterbi_2_1_4/viterbi.cpp:51) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'HammingTable_label4' (viterbi_2_1_4/viterbi.cpp:63) in function 'decoder' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'getFinalLowestState_label5' (viterbi_2_1_4/viterbi.cpp:375) in function 'HammingTable::getFinalLowestState' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'h1.recievedSequence' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.aTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.bTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.cTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.dTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.eTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.fTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.gTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.hTransition' (viterbi_2_1_4/viterbi.cpp:531) automatically.
INFO: [XFORM 203-102] Partitioning array 'oldHam.finalStates' (viterbi_2_1_4/viterbi.cpp:535) automatically.
INFO: [XFORM 203-102] Partitioning array 'previousValues' (viterbi_2_1_4/viterbi.cpp:538) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.recievedSequence' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.aTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.bTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.cTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.dTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.eTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.fTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.gTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.hTransition' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h2.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:549) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.recievedSequence' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.aTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.bTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.cTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.dTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.eTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.fTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.gTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.hTransition' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h3.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:574) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.recievedSequence' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.aTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.bTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.cTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.dTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.eTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.fTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.gTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.hTransition' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h4.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.recievedSequence' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.aTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.bTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.cTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.dTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.eTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.fTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.gTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.hTransition' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h5.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:620) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.recievedSequence' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.aTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.bTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.cTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.dTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.eTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.fTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.gTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.hTransition' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h6.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:642) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.recievedSequence' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.aTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.bTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.cTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.dTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.eTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.fTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.gTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.hTransition' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h7.previousHammingDistance' (viterbi_2_1_4/viterbi.cpp:665) automatically.
INFO: [XFORM 203-102] Partitioning array 'h1.previousHammingDistance' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bitSequence.bits' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bitSequence.bits' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:291:29) to (viterbi_2_1_4/viterbi.cpp:365:9) in function 'HammingTable::getReturnPath'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (viterbi_2_1_4/viterbi.cpp:230:46) to (viterbi_2_1_4/viterbi.cpp:245:5) in function 'HammingTable::calculateDistanceForTransition'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 184.434 ; gain = 93.324
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getReturnPath' to 'getReturnPath' (viterbi_2_1_4/viterbi.cpp:291)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalLowestState' to 'getFinalLowestState' (viterbi_2_1_4/viterbi.cpp:368)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::getFinalHammingDistance' to 'getFinalHammingDista' (viterbi_2_1_4/viterbi.cpp:288:9)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::computeHammingDistance' to 'computeHammingDistan' (viterbi_2_1_4/viterbi.cpp:257:13)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateForState' to 'calculateForState' (viterbi_2_1_4/viterbi.cpp:72)
WARNING: [XFORM 203-631] Renaming function 'HammingTable::calculateDistanceForTransition' to 'calculateDistanceFor' (viterbi_2_1_4/viterbi.cpp:233:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 241.754 ; gain = 150.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decoder' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'HammingTable_hammingDistances_finalStates', which is not an operation.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'MuxnS' (viterbi_2_1_4/viterbi.cpp:393) on 'load' operation ('agg.result.decoded', viterbi_2_1_4/viterbi.cpp:509) on static variable 'bitSequence_decoded' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (viterbi_2_1_4/viterbi.cpp:643) on 'alloca' operation ('h6.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:642) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h1.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:531) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h7.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:665) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h5.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:620) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h4.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:597) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h3.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:574) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' on 'alloca' operation ('h2.hammingDistances.finalStates', viterbi_2_1_4/viterbi.cpp:549) due to incompatible operation sets.
WARNING: [SYN 201-107] Renaming port name 'decoder/output' to 'decoder/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateDistanceFor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.734 seconds; current allocated memory: 188.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 188.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'calculateForState' (Function: calculateForState): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('HammingTable_hamming_61_write_ln211', viterbi_2_1_4/viterbi.cpp:211) of variable 'tmp_13', viterbi_2_1_4/viterbi.cpp:207 on array 'HammingTable_hammingDistances_finalStates' and 'load' operation ('HammingTable_hamming_62', viterbi_2_1_4/viterbi.cpp:209) on array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 189.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 190.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret20', viterbi_2_1_4/viterbi.cpp:276) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('call_ret21', viterbi_2_1_4/viterbi.cpp:277) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-68] The II Violation in module 'computeHammingDistan' (Function: computeHammingDistan): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('call_ret25', viterbi_2_1_4/viterbi.cpp:281) to 'calculateForState' and 'call' operation ('call_ret16', viterbi_2_1_4/viterbi.cpp:268) to 'calculateForState'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'call' operation ('call_ret', viterbi_2_1_4/viterbi.cpp:282) to 'calculateForState' within the first 15 cycles (II = 16).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 17, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 191.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 191.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalHammingDista'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:288) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 192.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 192.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getFinalLowestState'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('HammingTable_hamming_6', viterbi_2_1_4/viterbi.cpp:376) on array 'HammingTable_hammingDistances_finalStates' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'HammingTable_hammingDistances_finalStates'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 192.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 192.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getReturnPath'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 192.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 192.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'getSequence'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 193.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 193.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decoder'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1)
   between 'call' operation ('call_ret2', viterbi_2_1_4/viterbi.cpp:535) to 'getFinalHammingDista' and 'call' operation ('call_ret1', viterbi_2_1_4/viterbi.cpp:532) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 28, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
WARNING: [SCHED 204-68] The II Violation in module 'decoder' (Function: decoder): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1)
   between 'call' operation ('tmp', viterbi_2_1_4/viterbi.cpp:688) to 'getFinalLowestState' and 'call' operation ('call_ret12', viterbi_2_1_4/viterbi.cpp:666) to 'computeHammingDistan'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 30, Depth = 172.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 194.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 195.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateDistanceFor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateDistanceFor'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 196.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculateForState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculateForState'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 197.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computeHammingDistan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'computeHammingDistan'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 199.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalHammingDista' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalHammingDista'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 199.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFinalLowestState' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFinalLowestState'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 200.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getReturnPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getReturnPath'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 200.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getSequence' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bitSequence_decoded' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'getSequence'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 201.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decoder/d_in_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decoder' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'output_r' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'output_r' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'decoder_h1_hammingDistances_s' to 'decoder_h1_hamminbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h2_hammingDistances_s' to 'decoder_h2_hammincud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h3_hammingDistances_s' to 'decoder_h3_hammindEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h4_hammingDistances_s' to 'decoder_h4_hammineOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h5_hammingDistances_s' to 'decoder_h5_hamminfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h6_hammingDistances_s' to 'decoder_h6_hamming8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decoder_h7_hammingDistances_s' to 'decoder_h7_hamminhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoder'.
INFO: [HLS 200-111]  Elapsed time: 1.038 seconds; current allocated memory: 206.245 MB.
INFO: [RTMG 210-278] Implementing memory 'decoder_h1_hamminbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 290.297 ; gain = 199.188
INFO: [VHDL 208-304] Generating VHDL RTL for decoder.
INFO: [VLOG 209-307] Generating Verilog RTL for decoder.
INFO: [HLS 200-112] Total elapsed time: 23.544 seconds; peak allocated memory: 206.245 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7s100-fgga676-2'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
