<root><simulation><result_generated_time />2023-05-17 20:20:33<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 75, 'OX': 75, 'IY': 151, 'IX': 151, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 64}<im2col_enable />False<total_MAC_operation />3240000<total_data_size_element />{'W': 576, 'I': 1459264, 'O': 360000}<total_data_reuse />{'W': 5625, 'I': 2.22029735537915, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 1, 'C': 1, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('FX', 3), ('OX', 3), ('OX', 5), ('OY', 3), ('OY', 25)], [('FY', 3)], []]<I />[[('OX', 5), ('FX', 3)], [('OX', 3), ('OX', 5), ('OY', 3), ('OY', 25), ('FY', 3)], []]<O />[[('OX', 5), ('FX', 3)], [('OX', 3), ('OX', 5), ('OY', 3), ('OY', 25), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 5625, 1, 1], 'I': [1.0, 1.49, 1.49, 1.0], 'O': [1.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [88, 182408, 182408], 'O': [40, 45000, 45000], 'O_partial': [40, 45000, 0], 'O_final': [0, 0, 45000]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.17, 0.17, 0.0], 'O': [0.08, 0.04, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.22, 0.0], 'I': [0.17, 0.22, 0.0], 'O': [0.08, 0.22, 0.0]}<effective_mem_size_bit />{'W': [24, 24, 72], 'I': [88, 182408, 182408], 'O': [40, 45000, 45000], 'O_partial': [40, 45000, 0], 'O_final': [0, 0, 45000]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[648000, 576], [36864, 576], [576, 0]]<I />[[3240000, 2174400], [17395200, 1459264], [1459264, 0]]<O />[[(2880000, 3240000), (1080000, 720000)], [(5760000, 8640000), (360000, 0)], [(0, 360000), (0, 0)]]<O_partial />[[(2880000, 3240000), (1080000, 720000)], [(5760000, 8640000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (360000, 0)], [(0, 360000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[81000, 72], [2304, 36], [2, 0]]<I />[[405000, 271800], [1087200, 91204], [5700, 0]]<O />[[(360000, 405000), (135000, 90000)], [(360000, 540000), (22500, 0)], [(0, 1406), (0, 0)]]<O_partial />[([360000, 405000], [135000, 90000]), ([360000, 540000], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [22500, 0]), ([0, 1406], [0, 0])]</mem_access_count_word><mac_count><active />3240000<idle />204120000</mac_count></basic_info><energy><total_energy />17352121.7<mem_energy_breakdown><W />[25.6, 64.0, 0.0]<I />[236.8, 30732.8, 7590.4]<O />[345.6, 22611.2, 1875.2]</mem_energy_breakdown><MAC_energy><active_MAC />7082640.0<idle_MAC />10206000.0<total />17288640.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0127<utilization_without_data_loading />0.0156<utilization_spatial />0.0156<utilization_temporal_with_data_loading />0.8156<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />3972352<latency_cycle_without_data_loading />3240000<ideal_computing_cycle />3240000<data_loading><load_cycle_total />732352<load_cycle_individual />{'W': [768, 2304, 0], 'I': [384, 729664, 0]}<load_cycle_combined />{'W': 2304, 'I': 729664}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-3239936], [-2160000, -2158464], [-3240000, -3240000]], 'I': [[-3239936], [-3023104, -2159360], [-3240000, -3240000]], 'O': [[-3240000], [-3024000, -2592000], [-3059968, -3228736]]}<mem_stall_cycle_shared />{'W': [[-3239936], [-2160000, 0], [0, 0]], 'I': [[-3239936], [-3023104, 0], [0, 0]], 'O': [[-3240000], [-3024000, -2592000], [-3059968, -3228736]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [88, 182408, 182408], 'O': [40, 45000, 45000], 'O_partial': [40, 45000, 0], 'O_final': [0, 0, 45000]}<data_size_each_level_total />{'W': [1536, 72, 72], 'I': [704, 182408, 182408], 'O': [320, 45000, 45000]}<loop_cycles_each_level />{'W': [16875, 50625, 50625], 'I': [15, 50625, 50625], 'O': [15, 50625, 50625]}<top_ir_loop_size />{'W': [1125, 1, 1], 'I': [3, 3, 1], 'O': [3, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 5.9], [46.9, 28.8], [28.8, 28.8]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [102.4, 0.1], [0.1, 0.1]], 'I': [[8.0, 17.6], [140.8, 86.5], [86.5, 28.8]], 'O': [[8.0, 8.0], [64.0, 21.3], [21.3, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 5.9], [46.9, 28.8], [28.8, 0]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [75.5, 50.2], [28.9, 7.1]], 'I': [[8.0, 5.9], [75.5, 50.2], [28.9, 7.1]], 'O': [[8.0, 2.7], [75.5, 50.2], [28.9, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 50625], [16875, 16875, 3], [50625, 50625, 1]], 'I': [[1, 1, 50625], [15, 15, 3375], [50625, 50625, 1]], 'O': [[1, 1, 50625], [15, 15, 3375], [50625, 50625, 1]]}<trans_time_real />{'W': [[0, 1, 50625], [[0, 16875, 3], [12, 16875, 3]], [[36, 50625, 1], [2, 50625, 1]]], 'I': [[0, 1, 50625], [[1, 15, 3375], [6, 15, 3375]], [[11400, 50625, 1], [713, 50625, 1]]], 'O': [[0, 1, 50625], [[1, 15, 3375], [2, 15, 3375]], [[2812, 50625, 1], [176, 50625, 1]]]}<single_stall_cycle />{'W': [[-1], [-16875, -16863], [-50589, -50623]], 'I': [[-1], [-14, -10], [-39224, -49912]], 'O': [[-1], [-14, -12], [-47812, -50449]]}<single_stall_count />{'W': [50624, 2, 0], 'I': [50624, 3374, 0], 'O': [50625, 3375, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2812, 0]}, 1: {'W': [24, 0], 'I': [20244, 0], 'O': [6750, 2812]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-50625, -50625], [-47813, -50625]], 1: [[-23607, -50625], [-43875, -47813]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />103.6<mem_area />100.1<mem_area_percentage />96.6 %</area></results><elapsed_time_second />1</simulation></root>