Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Tue Oct 13 10:20:39 2015
| Host              : linuxlab009.seas.wustl.edu running 64-bit CentOS Linux release 7.1.1503 (Core)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file PID_Controller_timing_summary_routed.rpt -rpx PID_Controller_timing_summary_routed.rpx
| Design            : PID_Controller
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 204 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.721        0.000                      0                  457        0.168        0.000                      0                  457        9.476        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.721        0.000                      0                  457        0.168        0.000                      0                  457        9.476        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.252ns  (logic 9.126ns (56.154%)  route 7.126ns (43.846%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 21.535 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.673     1.673    ap_clk
    SLICE_X10Y31                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ap_CS_fsm_reg[2]/Q
                         net (fo=54, routed)          1.199     3.390    ap_sig_bdd_75
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.514 r  grp_fu_134_p2_i_64/O
                         net (fo=1, routed)           0.759     4.273    n_0_grp_fu_134_p2_i_64
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.397 r  grp_fu_134_p2_i_22/O
                         net (fo=2, routed)           0.650     5.048    A[20]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036     9.084 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.086    n_106_grp_fu_134_p2
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.604 r  grp_fu_134_p2__0/P[9]
                         net (fo=6, routed)           1.515    12.118    grp_fu_154_p4[11]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.149    12.267 r  tmp_V_reg_421[15]_i_6/O
                         net (fo=2, routed)           0.701    12.968    n_0_tmp_V_reg_421[15]_i_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.332    13.300 r  tmp_V_reg_421[15]_i_10/O
                         net (fo=1, routed)           0.000    13.300    n_0_tmp_V_reg_421[15]_i_10
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.832 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.832    n_0_tmp_V_reg_421_reg[15]_i_2
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    n_0_tmp_V_reg_421_reg[19]_i_2
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  tmp_V_reg_421_reg[23]_i_2/O[1]
                         net (fo=5, routed)           1.405    15.685    pid_addsub2_V_1_fu_341_p2[21]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.303    15.988 r  tmp_V_reg_421[24]_i_14/O
                         net (fo=1, routed)           0.000    15.988    n_0_tmp_V_reg_421[24]_i_14
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.386 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.395    n_0_tmp_V_reg_421_reg[24]_i_4
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.666 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, routed)          0.886    17.552    n_3_tmp_V_reg_421_reg[24]_i_2
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.373    17.925 r  tmp_V_reg_421[13]_i_1/O
                         net (fo=1, routed)           0.000    17.925    tmp_V_fu_352_p3[13]
    SLICE_X1Y23          FDRE                                         r  tmp_V_reg_421_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.535    21.535    ap_clk
    SLICE_X1Y23                                                       r  tmp_V_reg_421_reg[13]/C
                         clock pessimism              0.115    21.650    
                         clock uncertainty           -0.035    21.615    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)        0.031    21.646    tmp_V_reg_421_reg[13]
  -------------------------------------------------------------------
                         required time                         21.646    
                         arrival time                         -17.925    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.248ns  (logic 9.126ns (56.168%)  route 7.122ns (43.832%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 21.535 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.673     1.673    ap_clk
    SLICE_X10Y31                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ap_CS_fsm_reg[2]/Q
                         net (fo=54, routed)          1.199     3.390    ap_sig_bdd_75
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.514 r  grp_fu_134_p2_i_64/O
                         net (fo=1, routed)           0.759     4.273    n_0_grp_fu_134_p2_i_64
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.397 r  grp_fu_134_p2_i_22/O
                         net (fo=2, routed)           0.650     5.048    A[20]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036     9.084 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.086    n_106_grp_fu_134_p2
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.604 r  grp_fu_134_p2__0/P[9]
                         net (fo=6, routed)           1.515    12.118    grp_fu_154_p4[11]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.149    12.267 r  tmp_V_reg_421[15]_i_6/O
                         net (fo=2, routed)           0.701    12.968    n_0_tmp_V_reg_421[15]_i_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.332    13.300 r  tmp_V_reg_421[15]_i_10/O
                         net (fo=1, routed)           0.000    13.300    n_0_tmp_V_reg_421[15]_i_10
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.832 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.832    n_0_tmp_V_reg_421_reg[15]_i_2
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    n_0_tmp_V_reg_421_reg[19]_i_2
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  tmp_V_reg_421_reg[23]_i_2/O[1]
                         net (fo=5, routed)           1.405    15.685    pid_addsub2_V_1_fu_341_p2[21]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.303    15.988 r  tmp_V_reg_421[24]_i_14/O
                         net (fo=1, routed)           0.000    15.988    n_0_tmp_V_reg_421[24]_i_14
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.386 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.395    n_0_tmp_V_reg_421_reg[24]_i_4
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.666 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, routed)          0.882    17.548    n_3_tmp_V_reg_421_reg[24]_i_2
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.373    17.921 r  tmp_V_reg_421[10]_i_1/O
                         net (fo=1, routed)           0.000    17.921    tmp_V_fu_352_p3[10]
    SLICE_X1Y23          FDRE                                         r  tmp_V_reg_421_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.535    21.535    ap_clk
    SLICE_X1Y23                                                       r  tmp_V_reg_421_reg[10]/C
                         clock pessimism              0.115    21.650    
                         clock uncertainty           -0.035    21.615    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)        0.029    21.644    tmp_V_reg_421_reg[10]
  -------------------------------------------------------------------
                         required time                         21.644    
                         arrival time                         -17.921    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.233ns  (logic 9.126ns (56.217%)  route 7.107ns (43.783%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.537 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.673     1.673    ap_clk
    SLICE_X10Y31                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ap_CS_fsm_reg[2]/Q
                         net (fo=54, routed)          1.199     3.390    ap_sig_bdd_75
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.514 r  grp_fu_134_p2_i_64/O
                         net (fo=1, routed)           0.759     4.273    n_0_grp_fu_134_p2_i_64
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.397 r  grp_fu_134_p2_i_22/O
                         net (fo=2, routed)           0.650     5.048    A[20]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036     9.084 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.086    n_106_grp_fu_134_p2
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.604 r  grp_fu_134_p2__0/P[9]
                         net (fo=6, routed)           1.515    12.118    grp_fu_154_p4[11]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.149    12.267 r  tmp_V_reg_421[15]_i_6/O
                         net (fo=2, routed)           0.701    12.968    n_0_tmp_V_reg_421[15]_i_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.332    13.300 r  tmp_V_reg_421[15]_i_10/O
                         net (fo=1, routed)           0.000    13.300    n_0_tmp_V_reg_421[15]_i_10
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.832 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.832    n_0_tmp_V_reg_421_reg[15]_i_2
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    n_0_tmp_V_reg_421_reg[19]_i_2
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  tmp_V_reg_421_reg[23]_i_2/O[1]
                         net (fo=5, routed)           1.405    15.685    pid_addsub2_V_1_fu_341_p2[21]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.303    15.988 r  tmp_V_reg_421[24]_i_14/O
                         net (fo=1, routed)           0.000    15.988    n_0_tmp_V_reg_421[24]_i_14
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.386 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.395    n_0_tmp_V_reg_421_reg[24]_i_4
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.666 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, routed)          0.867    17.533    n_3_tmp_V_reg_421_reg[24]_i_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.373    17.906 r  tmp_V_reg_421[15]_i_1/O
                         net (fo=1, routed)           0.000    17.906    tmp_V_fu_352_p3[15]
    SLICE_X3Y25          FDRE                                         r  tmp_V_reg_421_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.537    21.537    ap_clk
    SLICE_X3Y25                                                       r  tmp_V_reg_421_reg[15]/C
                         clock pessimism              0.115    21.652    
                         clock uncertainty           -0.035    21.617    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.031    21.648    tmp_V_reg_421_reg[15]
  -------------------------------------------------------------------
                         required time                         21.648    
                         arrival time                         -17.906    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 9.126ns (56.231%)  route 7.103ns (43.769%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.537 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.673     1.673    ap_clk
    SLICE_X10Y31                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ap_CS_fsm_reg[2]/Q
                         net (fo=54, routed)          1.199     3.390    ap_sig_bdd_75
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.514 r  grp_fu_134_p2_i_64/O
                         net (fo=1, routed)           0.759     4.273    n_0_grp_fu_134_p2_i_64
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.397 r  grp_fu_134_p2_i_22/O
                         net (fo=2, routed)           0.650     5.048    A[20]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036     9.084 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.086    n_106_grp_fu_134_p2
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.604 r  grp_fu_134_p2__0/P[9]
                         net (fo=6, routed)           1.515    12.118    grp_fu_154_p4[11]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.149    12.267 r  tmp_V_reg_421[15]_i_6/O
                         net (fo=2, routed)           0.701    12.968    n_0_tmp_V_reg_421[15]_i_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.332    13.300 r  tmp_V_reg_421[15]_i_10/O
                         net (fo=1, routed)           0.000    13.300    n_0_tmp_V_reg_421[15]_i_10
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.832 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.832    n_0_tmp_V_reg_421_reg[15]_i_2
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    n_0_tmp_V_reg_421_reg[19]_i_2
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  tmp_V_reg_421_reg[23]_i_2/O[1]
                         net (fo=5, routed)           1.405    15.685    pid_addsub2_V_1_fu_341_p2[21]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.303    15.988 r  tmp_V_reg_421[24]_i_14/O
                         net (fo=1, routed)           0.000    15.988    n_0_tmp_V_reg_421[24]_i_14
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.386 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.395    n_0_tmp_V_reg_421_reg[24]_i_4
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.666 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, routed)          0.863    17.529    n_3_tmp_V_reg_421_reg[24]_i_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.373    17.902 r  tmp_V_reg_421[12]_i_1/O
                         net (fo=1, routed)           0.000    17.902    tmp_V_fu_352_p3[12]
    SLICE_X3Y25          FDRE                                         r  tmp_V_reg_421_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.537    21.537    ap_clk
    SLICE_X3Y25                                                       r  tmp_V_reg_421_reg[12]/C
                         clock pessimism              0.115    21.652    
                         clock uncertainty           -0.035    21.617    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.029    21.646    tmp_V_reg_421_reg[12]
  -------------------------------------------------------------------
                         required time                         21.646    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 9.126ns (56.232%)  route 7.103ns (43.768%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 21.542 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.673     1.673    ap_clk
    SLICE_X10Y31                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ap_CS_fsm_reg[2]/Q
                         net (fo=54, routed)          1.199     3.390    ap_sig_bdd_75
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.514 r  grp_fu_134_p2_i_64/O
                         net (fo=1, routed)           0.759     4.273    n_0_grp_fu_134_p2_i_64
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.397 r  grp_fu_134_p2_i_22/O
                         net (fo=2, routed)           0.650     5.048    A[20]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036     9.084 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.086    n_106_grp_fu_134_p2
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.604 r  grp_fu_134_p2__0/P[9]
                         net (fo=6, routed)           1.515    12.118    grp_fu_154_p4[11]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.149    12.267 r  tmp_V_reg_421[15]_i_6/O
                         net (fo=2, routed)           0.701    12.968    n_0_tmp_V_reg_421[15]_i_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.332    13.300 r  tmp_V_reg_421[15]_i_10/O
                         net (fo=1, routed)           0.000    13.300    n_0_tmp_V_reg_421[15]_i_10
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.832 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.832    n_0_tmp_V_reg_421_reg[15]_i_2
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    n_0_tmp_V_reg_421_reg[19]_i_2
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  tmp_V_reg_421_reg[23]_i_2/O[1]
                         net (fo=5, routed)           1.405    15.685    pid_addsub2_V_1_fu_341_p2[21]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.303    15.988 r  tmp_V_reg_421[24]_i_14/O
                         net (fo=1, routed)           0.000    15.988    n_0_tmp_V_reg_421[24]_i_14
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.386 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.395    n_0_tmp_V_reg_421_reg[24]_i_4
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.666 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, routed)          0.863    17.529    n_3_tmp_V_reg_421_reg[24]_i_2
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.373    17.902 r  tmp_V_reg_421[16]_i_1/O
                         net (fo=1, routed)           0.000    17.902    tmp_V_fu_352_p3[16]
    SLICE_X2Y21          FDRE                                         r  tmp_V_reg_421_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.542    21.542    ap_clk
    SLICE_X2Y21                                                       r  tmp_V_reg_421_reg[16]/C
                         clock pessimism              0.115    21.657    
                         clock uncertainty           -0.035    21.622    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.029    21.651    tmp_V_reg_421_reg[16]
  -------------------------------------------------------------------
                         required time                         21.651    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.247ns  (logic 9.121ns (56.141%)  route 7.126ns (43.859%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 21.535 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.673     1.673    ap_clk
    SLICE_X10Y31                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ap_CS_fsm_reg[2]/Q
                         net (fo=54, routed)          1.199     3.390    ap_sig_bdd_75
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.514 r  grp_fu_134_p2_i_64/O
                         net (fo=1, routed)           0.759     4.273    n_0_grp_fu_134_p2_i_64
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.397 r  grp_fu_134_p2_i_22/O
                         net (fo=2, routed)           0.650     5.048    A[20]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036     9.084 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.086    n_106_grp_fu_134_p2
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.604 r  grp_fu_134_p2__0/P[9]
                         net (fo=6, routed)           1.515    12.118    grp_fu_154_p4[11]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.149    12.267 r  tmp_V_reg_421[15]_i_6/O
                         net (fo=2, routed)           0.701    12.968    n_0_tmp_V_reg_421[15]_i_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.332    13.300 r  tmp_V_reg_421[15]_i_10/O
                         net (fo=1, routed)           0.000    13.300    n_0_tmp_V_reg_421[15]_i_10
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.832 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.832    n_0_tmp_V_reg_421_reg[15]_i_2
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    n_0_tmp_V_reg_421_reg[19]_i_2
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  tmp_V_reg_421_reg[23]_i_2/O[1]
                         net (fo=5, routed)           1.405    15.685    pid_addsub2_V_1_fu_341_p2[21]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.303    15.988 r  tmp_V_reg_421[24]_i_14/O
                         net (fo=1, routed)           0.000    15.988    n_0_tmp_V_reg_421[24]_i_14
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.386 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.395    n_0_tmp_V_reg_421_reg[24]_i_4
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.666 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, routed)          0.886    17.552    n_3_tmp_V_reg_421_reg[24]_i_2
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.368    17.920 r  tmp_V_reg_421[6]_i_1/O
                         net (fo=1, routed)           0.000    17.920    tmp_V_fu_352_p3[6]
    SLICE_X1Y23          FDRE                                         r  tmp_V_reg_421_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.535    21.535    ap_clk
    SLICE_X1Y23                                                       r  tmp_V_reg_421_reg[6]/C
                         clock pessimism              0.115    21.650    
                         clock uncertainty           -0.035    21.615    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)        0.075    21.690    tmp_V_reg_421_reg[6]
  -------------------------------------------------------------------
                         required time                         21.690    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.242ns  (logic 9.120ns (56.152%)  route 7.122ns (43.848%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 21.535 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.673     1.673    ap_clk
    SLICE_X10Y31                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ap_CS_fsm_reg[2]/Q
                         net (fo=54, routed)          1.199     3.390    ap_sig_bdd_75
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.514 r  grp_fu_134_p2_i_64/O
                         net (fo=1, routed)           0.759     4.273    n_0_grp_fu_134_p2_i_64
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.397 r  grp_fu_134_p2_i_22/O
                         net (fo=2, routed)           0.650     5.048    A[20]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036     9.084 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.086    n_106_grp_fu_134_p2
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.604 r  grp_fu_134_p2__0/P[9]
                         net (fo=6, routed)           1.515    12.118    grp_fu_154_p4[11]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.149    12.267 r  tmp_V_reg_421[15]_i_6/O
                         net (fo=2, routed)           0.701    12.968    n_0_tmp_V_reg_421[15]_i_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.332    13.300 r  tmp_V_reg_421[15]_i_10/O
                         net (fo=1, routed)           0.000    13.300    n_0_tmp_V_reg_421[15]_i_10
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.832 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.832    n_0_tmp_V_reg_421_reg[15]_i_2
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    n_0_tmp_V_reg_421_reg[19]_i_2
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  tmp_V_reg_421_reg[23]_i_2/O[1]
                         net (fo=5, routed)           1.405    15.685    pid_addsub2_V_1_fu_341_p2[21]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.303    15.988 r  tmp_V_reg_421[24]_i_14/O
                         net (fo=1, routed)           0.000    15.988    n_0_tmp_V_reg_421[24]_i_14
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.386 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.395    n_0_tmp_V_reg_421_reg[24]_i_4
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.666 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, routed)          0.882    17.548    n_3_tmp_V_reg_421_reg[24]_i_2
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.367    17.915 r  tmp_V_reg_421[9]_i_1/O
                         net (fo=1, routed)           0.000    17.915    tmp_V_fu_352_p3[9]
    SLICE_X1Y23          FDRE                                         r  tmp_V_reg_421_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.535    21.535    ap_clk
    SLICE_X1Y23                                                       r  tmp_V_reg_421_reg[9]/C
                         clock pessimism              0.115    21.650    
                         clock uncertainty           -0.035    21.615    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)        0.075    21.690    tmp_V_reg_421_reg[9]
  -------------------------------------------------------------------
                         required time                         21.690    
                         arrival time                         -17.915    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.191ns  (logic 9.126ns (56.365%)  route 7.065ns (43.635%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 21.533 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.673     1.673    ap_clk
    SLICE_X10Y31                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ap_CS_fsm_reg[2]/Q
                         net (fo=54, routed)          1.199     3.390    ap_sig_bdd_75
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.514 r  grp_fu_134_p2_i_64/O
                         net (fo=1, routed)           0.759     4.273    n_0_grp_fu_134_p2_i_64
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.397 r  grp_fu_134_p2_i_22/O
                         net (fo=2, routed)           0.650     5.048    A[20]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036     9.084 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.086    n_106_grp_fu_134_p2
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.604 r  grp_fu_134_p2__0/P[9]
                         net (fo=6, routed)           1.515    12.118    grp_fu_154_p4[11]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.149    12.267 r  tmp_V_reg_421[15]_i_6/O
                         net (fo=2, routed)           0.701    12.968    n_0_tmp_V_reg_421[15]_i_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.332    13.300 r  tmp_V_reg_421[15]_i_10/O
                         net (fo=1, routed)           0.000    13.300    n_0_tmp_V_reg_421[15]_i_10
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.832 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.832    n_0_tmp_V_reg_421_reg[15]_i_2
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    n_0_tmp_V_reg_421_reg[19]_i_2
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  tmp_V_reg_421_reg[23]_i_2/O[1]
                         net (fo=5, routed)           1.405    15.685    pid_addsub2_V_1_fu_341_p2[21]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.303    15.988 r  tmp_V_reg_421[24]_i_14/O
                         net (fo=1, routed)           0.000    15.988    n_0_tmp_V_reg_421[24]_i_14
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.386 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.395    n_0_tmp_V_reg_421_reg[24]_i_4
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.666 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, routed)          0.825    17.491    n_3_tmp_V_reg_421_reg[24]_i_2
    SLICE_X1Y25          LUT3 (Prop_lut3_I1_O)        0.373    17.864 r  tmp_V_reg_421[18]_i_1/O
                         net (fo=1, routed)           0.000    17.864    tmp_V_fu_352_p3[18]
    SLICE_X1Y25          FDRE                                         r  tmp_V_reg_421_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.533    21.533    ap_clk
    SLICE_X1Y25                                                       r  tmp_V_reg_421_reg[18]/C
                         clock pessimism              0.115    21.648    
                         clock uncertainty           -0.035    21.613    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.029    21.642    tmp_V_reg_421_reg[18]
  -------------------------------------------------------------------
                         required time                         21.642    
                         arrival time                         -17.864    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.228ns  (logic 9.121ns (56.204%)  route 7.107ns (43.796%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.537 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.673     1.673    ap_clk
    SLICE_X10Y31                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ap_CS_fsm_reg[2]/Q
                         net (fo=54, routed)          1.199     3.390    ap_sig_bdd_75
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.514 r  grp_fu_134_p2_i_64/O
                         net (fo=1, routed)           0.759     4.273    n_0_grp_fu_134_p2_i_64
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.397 r  grp_fu_134_p2_i_22/O
                         net (fo=2, routed)           0.650     5.048    A[20]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036     9.084 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.086    n_106_grp_fu_134_p2
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.604 r  grp_fu_134_p2__0/P[9]
                         net (fo=6, routed)           1.515    12.118    grp_fu_154_p4[11]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.149    12.267 r  tmp_V_reg_421[15]_i_6/O
                         net (fo=2, routed)           0.701    12.968    n_0_tmp_V_reg_421[15]_i_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.332    13.300 r  tmp_V_reg_421[15]_i_10/O
                         net (fo=1, routed)           0.000    13.300    n_0_tmp_V_reg_421[15]_i_10
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.832 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.832    n_0_tmp_V_reg_421_reg[15]_i_2
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    n_0_tmp_V_reg_421_reg[19]_i_2
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  tmp_V_reg_421_reg[23]_i_2/O[1]
                         net (fo=5, routed)           1.405    15.685    pid_addsub2_V_1_fu_341_p2[21]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.303    15.988 r  tmp_V_reg_421[24]_i_14/O
                         net (fo=1, routed)           0.000    15.988    n_0_tmp_V_reg_421[24]_i_14
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.386 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.395    n_0_tmp_V_reg_421_reg[24]_i_4
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.666 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, routed)          0.867    17.533    n_3_tmp_V_reg_421_reg[24]_i_2
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.368    17.901 r  tmp_V_reg_421[4]_i_1/O
                         net (fo=1, routed)           0.000    17.901    tmp_V_fu_352_p3[4]
    SLICE_X3Y25          FDRE                                         r  tmp_V_reg_421_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.537    21.537    ap_clk
    SLICE_X3Y25                                                       r  tmp_V_reg_421_reg[4]/C
                         clock pessimism              0.115    21.652    
                         clock uncertainty           -0.035    21.617    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.075    21.692    tmp_V_reg_421_reg[4]
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -17.901    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.186ns  (logic 9.126ns (56.381%)  route 7.060ns (43.619%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 21.539 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.673     1.673    ap_clk
    SLICE_X10Y31                                                      r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  ap_CS_fsm_reg[2]/Q
                         net (fo=54, routed)          1.199     3.390    ap_sig_bdd_75
    SLICE_X10Y24         LUT5 (Prop_lut5_I1_O)        0.124     3.514 r  grp_fu_134_p2_i_64/O
                         net (fo=1, routed)           0.759     4.273    n_0_grp_fu_134_p2_i_64
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124     4.397 r  grp_fu_134_p2_i_22/O
                         net (fo=2, routed)           0.650     5.048    A[20]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[20]_PCOUT[47])
                                                      4.036     9.084 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.086    n_106_grp_fu_134_p2
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.604 r  grp_fu_134_p2__0/P[9]
                         net (fo=6, routed)           1.515    12.118    grp_fu_154_p4[11]
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.149    12.267 r  tmp_V_reg_421[15]_i_6/O
                         net (fo=2, routed)           0.701    12.968    n_0_tmp_V_reg_421[15]_i_6
    SLICE_X7Y25          LUT5 (Prop_lut5_I3_O)        0.332    13.300 r  tmp_V_reg_421[15]_i_10/O
                         net (fo=1, routed)           0.000    13.300    n_0_tmp_V_reg_421[15]_i_10
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.832 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.832    n_0_tmp_V_reg_421_reg[15]_i_2
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.946 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.946    n_0_tmp_V_reg_421_reg[19]_i_2
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  tmp_V_reg_421_reg[23]_i_2/O[1]
                         net (fo=5, routed)           1.405    15.685    pid_addsub2_V_1_fu_341_p2[21]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.303    15.988 r  tmp_V_reg_421[24]_i_14/O
                         net (fo=1, routed)           0.000    15.988    n_0_tmp_V_reg_421[24]_i_14
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.386 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.009    16.395    n_0_tmp_V_reg_421_reg[24]_i_4
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.666 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, routed)          0.820    17.486    n_3_tmp_V_reg_421_reg[24]_i_2
    SLICE_X5Y26          LUT3 (Prop_lut3_I1_O)        0.373    17.859 r  tmp_V_reg_421[20]_i_1/O
                         net (fo=1, routed)           0.000    17.859    tmp_V_fu_352_p3[20]
    SLICE_X5Y26          FDRE                                         r  tmp_V_reg_421_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.539    21.539    ap_clk
    SLICE_X5Y26                                                       r  tmp_V_reg_421_reg[20]/C
                         clock pessimism              0.115    21.654    
                         clock uncertainty           -0.035    21.619    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)        0.031    21.650    tmp_V_reg_421_reg[20]
  -------------------------------------------------------------------
                         required time                         21.650    
                         arrival time                         -17.859    
  -------------------------------------------------------------------
                         slack                                  3.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pid_mult2_V_reg_403_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            prev_x2_V_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.576     0.576    ap_clk
    SLICE_X5Y22                                                       r  pid_mult2_V_reg_403_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.717 r  pid_mult2_V_reg_403_reg[4]/Q
                         net (fo=3, routed)           0.111     0.828    pid_mult2_V_reg_403[4]
    SLICE_X3Y21          FDRE                                         r  prev_x2_V_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.843     0.843    ap_clk
    SLICE_X3Y21                                                       r  prev_x2_V_reg[4]/C
                         clock pessimism             -0.253     0.590    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.070     0.660    prev_x2_V_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pid_mult2_V_reg_403_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            prev_x2_V_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.576     0.576    ap_clk
    SLICE_X5Y22                                                       r  pid_mult2_V_reg_403_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.717 r  pid_mult2_V_reg_403_reg[5]/Q
                         net (fo=3, routed)           0.109     0.826    pid_mult2_V_reg_403[5]
    SLICE_X3Y21          FDRE                                         r  prev_x2_V_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.843     0.843    ap_clk
    SLICE_X3Y21                                                       r  prev_x2_V_reg[5]/C
                         clock pessimism             -0.253     0.590    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.066     0.656    prev_x2_V_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 prev_x2_V_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pid_addsub2_V_reg_414_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.577     0.577    ap_clk
    SLICE_X5Y20                                                       r  prev_x2_V_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.718 r  prev_x2_V_reg[3]/Q
                         net (fo=2, routed)           0.080     0.798    prev_x2_V[3]
    SLICE_X4Y20          LUT5 (Prop_lut5_I3_O)        0.045     0.843 r  pid_addsub2_V_reg_414[3]_i_5/O
                         net (fo=1, routed)           0.000     0.843    n_0_pid_addsub2_V_reg_414[3]_i_5
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.907 r  pid_addsub2_V_reg_414_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.907    pid_addsub2_V_fu_288_p2[3]
    SLICE_X4Y20          FDRE                                         r  pid_addsub2_V_reg_414_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.844     0.844    ap_clk
    SLICE_X4Y20                                                       r  pid_addsub2_V_reg_414_reg[3]/C
                         clock pessimism             -0.253     0.591    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.134     0.725    pid_addsub2_V_reg_414_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.560     0.560    ap_clk
    SLICE_X12Y31                                                      r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.148     0.708 f  ap_CS_fsm_reg[4]/Q
                         net (fo=3, routed)           0.071     0.779    n_0_ap_CS_fsm_reg[4]
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.098     0.877 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.877    ap_NS_fsm[1]
    SLICE_X12Y31         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.827     0.827    ap_clk
    SLICE_X12Y31                                                      r  ap_CS_fsm_reg[1]/C
                         clock pessimism             -0.253     0.574    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.121     0.695    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 p_Val2_5_reg_397_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            prev_x1_V_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.558     0.558    ap_clk
    SLICE_X9Y29                                                       r  p_Val2_5_reg_397_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  p_Val2_5_reg_397_reg[17]/Q
                         net (fo=3, routed)           0.128     0.827    p_Val2_5_reg_397[17]
    SLICE_X9Y27          FDRE                                         r  prev_x1_V_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.823     0.823    ap_clk
    SLICE_X9Y27                                                       r  prev_x1_V_reg[17]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.071     0.641    prev_x1_V_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dout_1_V_preg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dout_1_V_preg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.630%)  route 0.114ns (35.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.558     0.558    ap_clk
    SLICE_X10Y29                                                      r  dout_1_V_preg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  dout_1_V_preg_reg[15]/Q
                         net (fo=1, routed)           0.114     0.836    dout_1_V_preg[15]
    SLICE_X10Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.881 r  dout_1_V[15]_INST_0/O
                         net (fo=1, routed)           0.000     0.881    dout_1_V[15]
    SLICE_X10Y29         FDRE                                         r  dout_1_V_preg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.825     0.825    ap_clk
    SLICE_X10Y29                                                      r  dout_1_V_preg_reg[15]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.121     0.693    dout_1_V_preg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 prev_yi_V_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pid_addsub2_V_reg_414_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.573     0.573    ap_clk
    SLICE_X5Y25                                                       r  prev_yi_V_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     0.714 r  prev_yi_V_reg[22]/Q
                         net (fo=2, routed)           0.089     0.803    prev_yi_V[22]
    SLICE_X4Y25          LUT5 (Prop_lut5_I1_O)        0.045     0.848 r  pid_addsub2_V_reg_414[23]_i_7/O
                         net (fo=1, routed)           0.000     0.848    n_0_pid_addsub2_V_reg_414[23]_i_7
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.913 r  pid_addsub2_V_reg_414_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.913    pid_addsub2_V_fu_288_p2[22]
    SLICE_X4Y25          FDRE                                         r  pid_addsub2_V_reg_414_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.839     0.839    ap_clk
    SLICE_X4Y25                                                       r  pid_addsub2_V_reg_414_reg[22]/C
                         clock pessimism             -0.253     0.586    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.134     0.720    pid_addsub2_V_reg_414_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 prev_x1_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_Val2_10_reg_409_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.557     0.557    ap_clk
    SLICE_X9Y28                                                       r  prev_x1_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.698 r  prev_x1_V_reg[23]/Q
                         net (fo=2, routed)           0.092     0.790    prev_x1_V[23]
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.045     0.835 r  p_Val2_10_reg_409[23]_i_6/O
                         net (fo=1, routed)           0.000     0.835    n_0_p_Val2_10_reg_409[23]_i_6
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.899 r  p_Val2_10_reg_409_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.899    p_Val2_10_fu_277_p20_out[23]
    SLICE_X8Y28          FDRE                                         r  p_Val2_10_reg_409_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.824     0.824    ap_clk
    SLICE_X8Y28                                                       r  p_Val2_10_reg_409_reg[23]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.134     0.705    p_Val2_10_reg_409_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 prev_x1_V_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_Val2_10_reg_409_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.557     0.557    ap_clk
    SLICE_X9Y28                                                       r  prev_x1_V_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.698 r  prev_x1_V_reg[20]/Q
                         net (fo=2, routed)           0.087     0.785    prev_x1_V[20]
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.045     0.830 r  p_Val2_10_reg_409[23]_i_9/O
                         net (fo=1, routed)           0.000     0.830    n_0_p_Val2_10_reg_409[23]_i_9
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.900 r  p_Val2_10_reg_409_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.900    p_Val2_10_fu_277_p20_out[20]
    SLICE_X8Y28          FDRE                                         r  p_Val2_10_reg_409_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.824     0.824    ap_clk
    SLICE_X8Y28                                                       r  p_Val2_10_reg_409_reg[20]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.134     0.705    p_Val2_10_reg_409_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 prev_x2_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pid_addsub2_V_reg_414_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.577     0.577    ap_clk
    SLICE_X5Y20                                                       r  prev_x2_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.718 r  prev_x2_V_reg[0]/Q
                         net (fo=2, routed)           0.087     0.805    prev_x2_V[0]
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.045     0.850 r  pid_addsub2_V_reg_414[3]_i_8/O
                         net (fo=1, routed)           0.000     0.850    n_0_pid_addsub2_V_reg_414[3]_i_8
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.920 r  pid_addsub2_V_reg_414_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.920    pid_addsub2_V_fu_288_p2[0]
    SLICE_X4Y20          FDRE                                         r  pid_addsub2_V_reg_414_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          0.844     0.844    ap_clk
    SLICE_X4Y20                                                       r  pid_addsub2_V_reg_414_reg[0]/C
                         clock pessimism             -0.253     0.591    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.134     0.725    pid_addsub2_V_reg_414_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform:           { 0 10 }
Period:             20.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin                      
Min Period        n/a     FDRE/C   n/a            1.000     20.000  19.000  SLICE_X11Y25  OP2_V_reg_392_reg[0]/C   
Min Period        n/a     FDRE/C   n/a            1.000     20.000  19.000  SLICE_X12Y27  OP2_V_reg_392_reg[10]/C  
Min Period        n/a     FDRE/C   n/a            1.000     20.000  19.000  SLICE_X12Y27  OP2_V_reg_392_reg[11]/C  
Min Period        n/a     FDRE/C   n/a            1.000     20.000  19.000  SLICE_X11Y28  OP2_V_reg_392_reg[12]/C  
Min Period        n/a     FDRE/C   n/a            1.000     20.000  19.000  SLICE_X9Y29   OP2_V_reg_392_reg[13]/C  
Min Period        n/a     FDRE/C   n/a            1.000     20.000  19.000  SLICE_X11Y29  OP2_V_reg_392_reg[14]/C  
Min Period        n/a     FDRE/C   n/a            1.000     20.000  19.000  SLICE_X11Y29  OP2_V_reg_392_reg[15]/C  
Min Period        n/a     FDRE/C   n/a            1.000     20.000  19.000  SLICE_X11Y29  OP2_V_reg_392_reg[16]/C  
Min Period        n/a     FDRE/C   n/a            1.000     20.000  19.000  SLICE_X10Y30  OP2_V_reg_392_reg[17]/C  
Min Period        n/a     FDRE/C   n/a            1.000     20.000  19.000  SLICE_X8Y30   OP2_V_reg_392_reg[18]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X10Y30  OP2_V_reg_392_reg[17]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X8Y30   OP2_V_reg_392_reg[18]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X10Y30  OP2_V_reg_392_reg[19]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X10Y30  OP2_V_reg_392_reg[20]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X11Y30  OP2_V_reg_392_reg[21]/C  
Low Pulse Width   Slow    FDSE/C   n/a            0.500     9.976   9.476   SLICE_X12Y31  ap_CS_fsm_reg[0]/C       
Low Pulse Width   Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X12Y31  ap_CS_fsm_reg[1]/C       
Low Pulse Width   Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X10Y31  ap_CS_fsm_reg[2]/C       
Low Pulse Width   Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X12Y31  ap_CS_fsm_reg[4]/C       
Low Pulse Width   Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X15Y31  dout_1_V_preg_reg[17]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X10Y30  OP2_V_reg_392_reg[17]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X8Y30   OP2_V_reg_392_reg[18]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X10Y30  OP2_V_reg_392_reg[19]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X10Y30  OP2_V_reg_392_reg[20]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X11Y30  OP2_V_reg_392_reg[21]/C  
High Pulse Width  Slow    FDSE/C   n/a            0.500     9.976   9.476   SLICE_X12Y31  ap_CS_fsm_reg[0]/C       
High Pulse Width  Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X12Y31  ap_CS_fsm_reg[1]/C       
High Pulse Width  Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X10Y31  ap_CS_fsm_reg[2]/C       
High Pulse Width  Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X12Y31  ap_CS_fsm_reg[4]/C       
High Pulse Width  Slow    FDRE/C   n/a            0.500     9.976   9.476   SLICE_X12Y30  dout_1_V_preg_reg[18]/C  



