`include "first_example.vl"

module first_example_tb;
  reg [1:0] KEY;
  wire [9:0] LEDR;

  first_example uut(
    .KEY(KEY),
    .LEDR(LEDR)
  );

  initial begin
    KEY = 2'b00;

    #1;

    KEY = 2'b01;

    #1;

    KEY = 2'b10;

    #1;

    KEY = 2'b11;

    #1;

    $finish;
  end

  initial begin
    $monitor("At time %t, KEY = %b, LEDR = %b", $time, KEY, LEDR);
  end
endmodule
