Fitter report for FinalProject
Thu Dec 05 20:32:38 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Device Options
  6. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Thu Dec 05 20:32:38 2019           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; FinalProject                                ;
; Top-level Entity Name              ; FinalProject                                ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 57 / 49,760 ( < 1 % )                       ;
;     Total combinational functions  ; 57 / 49,760 ( < 1 % )                       ;
;     Dedicated logic registers      ; 26 / 49,760 ( < 1 % )                       ;
; Total registers                    ; 26                                          ;
; Total pins                         ; 63 / 360 ( 18 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Internal Configuration   ;
; Enable Error Detection CRC_ERROR pin                             ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                       ;
; Enable JTAG pin sharing                                          ; Off                      ;
; Enable nCE pin                                                   ; Off                      ;
; Enable CONFIG_SEL pin                                            ; On                       ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "FinalProject"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Error (15538): Can't implement PLL "speaker:speaker|clk_sound:sound|altpll:altpll_component|clk_sound_altpll:auto_generated|pll1" as MAX 10 PLL type File: C:/Users/Khang/Desktop/Final Project/db/clk_sound_altpll.v Line: 43
    Error (15093): Can't implement clock multiplication and clock division parameter values for PLL "speaker:speaker|clk_sound:sound|altpll:altpll_component|clk_sound_altpll:auto_generated|pll1" File: C:/Users/Khang/Desktop/Final Project/db/clk_sound_altpll.v Line: 43
        Error (15094): Can't implement PLL because Post divider maximum count value exceeded. (Reduce division value or Fin frequency)
    Warning (15559): Can't achieve requested value multiplication of 11 for clock output speaker:speaker|clk_sound:sound|altpll:altpll_component|clk_sound_altpll:auto_generated|wire_pll1_clk[0] of parameter multiplication factor -- achieved value of multiplication of 3 File: C:/Users/Khang/Desktop/Final Project/db/clk_sound_altpll.v Line: 43
    Warning (15559): Can't achieve requested value division of 1250000 for clock output speaker:speaker|clk_sound:sound|altpll:altpll_component|clk_sound_altpll:auto_generated|wire_pll1_clk[0] of parameter division factor -- achieved value of division of 256 File: C:/Users/Khang/Desktop/Final Project/db/clk_sound_altpll.v Line: 43
    Warning (15559): Can't achieve requested value multiplication of 261 for clock output speaker:speaker|clk_sound:sound|altpll:altpll_component|clk_sound_altpll:auto_generated|wire_pll1_clk[1] of parameter multiplication factor -- achieved value of multiplication of 3 File: C:/Users/Khang/Desktop/Final Project/db/clk_sound_altpll.v Line: 43
    Warning (15559): Can't achieve requested value division of 50000000 for clock output speaker:speaker|clk_sound:sound|altpll:altpll_component|clk_sound_altpll:auto_generated|wire_pll1_clk[1] of parameter division factor -- achieved value of division of 256 File: C:/Users/Khang/Desktop/Final Project/db/clk_sound_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 3, clock division of 256, and phase shift of 0 degrees (0 ps) for speaker:speaker|clk_sound:sound|altpll:altpll_component|clk_sound_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Khang/Desktop/Final Project/db/clk_sound_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 3, clock division of 256, and phase shift of 0 degrees (0 ps) for speaker:speaker|clk_sound:sound|altpll:altpll_component|clk_sound_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/Khang/Desktop/Final Project/db/clk_sound_altpll.v Line: 43
Info (15535): Implemented PLL "keyboard_decoder:keyboard_decoder|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1" as MAX 10 PLL type File: C:/Users/Khang/Desktop/Final Project/db/pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for keyboard_decoder:keyboard_decoder|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Khang/Desktop/Final Project/db/pll_altpll.v Line: 43
Error: Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings
    Error: Peak virtual memory: 4885 megabytes
    Error: Processing ended: Thu Dec 05 20:32:38 2019
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


