

================================================================
== Vitis HLS Report for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Wed Jan  3 23:38:48 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.367 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      204|  50.000 ns|  2.040 us|    5|  204|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_14_1  |        3|      201|         2|          2|          1|  1 ~ 100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%keyIdx = alloca i32 1"   --->   Operation 6 'alloca' 'keyIdx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%predecessors_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %predecessors_load"   --->   Operation 7 'read' 'predecessors_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %keyIdx"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%keyIdx_1 = load i7 %keyIdx" [DynMap/DynMap_4HLS.cpp:14]   --->   Operation 10 'load' 'keyIdx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln14_cast2 = zext i7 %keyIdx_1" [DynMap/DynMap_4HLS.cpp:14]   --->   Operation 11 'zext' 'trunc_ln14_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.06ns)   --->   "%icmp_ln14 = icmp_ult  i7 %keyIdx_1, i7 100" [DynMap/DynMap_4HLS.cpp:14]   --->   Operation 13 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 100, i64 50"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.31ns)   --->   "%add_ln14 = add i7 %keyIdx_1, i7 1" [DynMap/DynMap_4HLS.cpp:14]   --->   Operation 15 'add' 'add_ln14' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %_Z28Calculate_CurToPred_Distancev.exit.loopexit.exitStub, void %.split" [DynMap/DynMap_4HLS.cpp:14]   --->   Operation 16 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2Tile_keys, i64 0, i64 %trunc_ln14_cast2" [DynMap/DynMap_4HLS.cpp:15]   --->   Operation 17 'getelementptr' 'placement_dynamic_dict_Opt2Tile_keys_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_load = load i7 %placement_dynamic_dict_Opt2Tile_keys_addr" [DynMap/DynMap_4HLS.cpp:15]   --->   Operation 18 'load' 'placement_dynamic_dict_Opt2Tile_keys_load' <Predicate = (icmp_ln14)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [DynMap/DynMap_4HLS.cpp:13]   --->   Operation 19 'specloopname' 'specloopname_ln13' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_load = load i7 %placement_dynamic_dict_Opt2Tile_keys_addr" [DynMap/DynMap_4HLS.cpp:15]   --->   Operation 20 'load' 'placement_dynamic_dict_Opt2Tile_keys_load' <Predicate = (icmp_ln14)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 21 [1/1] (1.31ns)   --->   "%icmp_ln15 = icmp_eq  i8 %placement_dynamic_dict_Opt2Tile_keys_load, i8 %predecessors_load_read" [DynMap/DynMap_4HLS.cpp:15]   --->   Operation 21 'icmp' 'icmp_ln15' <Predicate = (icmp_ln14)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void, void %.exitStub" [DynMap/DynMap_4HLS.cpp:15]   --->   Operation 22 'br' 'br_ln15' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln14 = store i7 %add_ln14, i7 %keyIdx" [DynMap/DynMap_4HLS.cpp:14]   --->   Operation 23 'store' 'store_ln14' <Predicate = (icmp_ln14 & !icmp_ln15)> <Delay = 1.29>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = (icmp_ln14 & !icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %trunc_ln14_cast2_out, i7 %keyIdx_1" [DynMap/DynMap_4HLS.cpp:14]   --->   Operation 25 'write' 'write_ln14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 26 'br' 'br_ln0' <Predicate = (icmp_ln14)> <Delay = 1.29>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %_Z28Calculate_CurToPred_Distancev.exit.loopexit.exitStub, i1 0, void %.exitStub"   --->   Operation 27 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %trunc_ln14_cast2_out, i7 100"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ predecessors_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln14_cast2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ placement_dynamic_dict_Opt2Tile_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
keyIdx                                    (alloca           ) [ 011100]
predecessors_load_read                    (read             ) [ 001100]
store_ln0                                 (store            ) [ 000000]
br_ln0                                    (br               ) [ 000000]
keyIdx_1                                  (load             ) [ 000111]
trunc_ln14_cast2                          (zext             ) [ 000000]
specpipeline_ln0                          (specpipeline     ) [ 000000]
icmp_ln14                                 (icmp             ) [ 001111]
empty                                     (speclooptripcount) [ 000000]
add_ln14                                  (add              ) [ 000100]
br_ln14                                   (br               ) [ 000000]
placement_dynamic_dict_Opt2Tile_keys_addr (getelementptr    ) [ 000100]
specloopname_ln13                         (specloopname     ) [ 000000]
placement_dynamic_dict_Opt2Tile_keys_load (load             ) [ 000000]
icmp_ln15                                 (icmp             ) [ 001100]
br_ln15                                   (br               ) [ 000000]
store_ln14                                (store            ) [ 000000]
br_ln0                                    (br               ) [ 000000]
write_ln14                                (write            ) [ 000000]
br_ln0                                    (br               ) [ 000000]
UnifiedRetVal                             (phi              ) [ 000010]
ret_ln0                                   (ret              ) [ 000000]
write_ln0                                 (write            ) [ 000000]
br_ln0                                    (br               ) [ 000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="predecessors_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predecessors_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln14_cast2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln14_cast2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="placement_dynamic_dict_Opt2Tile_keys">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i7P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="keyIdx_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="keyIdx/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="predecessors_load_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="predecessors_load_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="7" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="62" class="1004" name="placement_dynamic_dict_Opt2Tile_keys_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="7" slack="0"/>
<pin id="66" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_dict_Opt2Tile_keys_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placement_dynamic_dict_Opt2Tile_keys_load/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="UnifiedRetVal_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="UnifiedRetVal_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="1" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="7" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="keyIdx_1_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="1"/>
<pin id="94" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="keyIdx_1/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="trunc_ln14_cast2_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln14_cast2/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln14_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln14_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln15_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="2"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln14_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="1"/>
<pin id="119" dir="0" index="1" bw="7" slack="2"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="keyIdx_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="keyIdx "/>
</bind>
</comp>

<comp id="128" class="1005" name="predecessors_load_read_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="2"/>
<pin id="130" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="predecessors_load_read "/>
</bind>
</comp>

<comp id="133" class="1005" name="keyIdx_1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="2"/>
<pin id="135" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="keyIdx_1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="icmp_ln14_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="142" class="1005" name="add_ln14_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="1"/>
<pin id="144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="147" class="1005" name="placement_dynamic_dict_Opt2Tile_keys_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="1"/>
<pin id="149" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="placement_dynamic_dict_Opt2Tile_keys_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="38" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="92" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="104"><net_src comp="92" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="92" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="69" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="44" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="131"><net_src comp="48" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="136"><net_src comp="92" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="141"><net_src comp="100" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="106" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="150"><net_src comp="62" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="69" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: trunc_ln14_cast2_out | {4 5 }
 - Input state : 
	Port: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 : predecessors_load | {1 }
	Port: RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1 : placement_dynamic_dict_Opt2Tile_keys | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln14_cast2 : 1
		icmp_ln14 : 1
		add_ln14 : 1
		br_ln14 : 2
		placement_dynamic_dict_Opt2Tile_keys_addr : 2
		placement_dynamic_dict_Opt2Tile_keys_load : 3
	State 3
		icmp_ln15 : 1
		br_ln15 : 2
	State 4
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln14_fu_100         |    0    |    3    |
|          |          icmp_ln15_fu_112         |    0    |    4    |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln14_fu_106          |    0    |    7    |
|----------|-----------------------------------|---------|---------|
|   read   | predecessors_load_read_read_fu_48 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |          grp_write_fu_54          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |       trunc_ln14_cast2_fu_95      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    14   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|               UnifiedRetVal_reg_75              |    1   |
|                 add_ln14_reg_142                |    7   |
|                icmp_ln14_reg_138                |    1   |
|                 keyIdx_1_reg_133                |    7   |
|                  keyIdx_reg_121                 |    7   |
|placement_dynamic_dict_Opt2Tile_keys_addr_reg_147|    7   |
|          predecessors_load_read_reg_128         |    8   |
+-------------------------------------------------+--------+
|                      Total                      |   38   |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_54 |  p2  |   2  |   7  |   14   ||    9    |
| grp_access_fu_69 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  2.596  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   38   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   38   |   32   |
+-----------+--------+--------+--------+
