--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_30GM.twx cnc2_30GM.ncd -o cnc2_30GM.twr cnc2_30GM.pcf -ucf cnc2_30GM.ucf

Design file:              cnc2_30GM.ncd
Physical constraint file: cnc2_30GM.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314032632 paths analyzed, 11982 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.684ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_184 (SLICE_X11Y5.C2), 374725 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_184 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.679ns (Levels of Logic = 11)
  Clock Path Skew:      0.030ns (0.688 - 0.658)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X10Y46.A3      net (fanout=14)       1.220   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X10Y46.COUT    Topcya                0.395   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.DMUX    Tcind                 0.272   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X4Y41.C3       net (fanout=10)       1.968   DDA_Partition_1/Controller/m_DDACountAddAdj<15>
    SLICE_X4Y41.COUT     Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.B1      net (fanout=105)      1.611   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X8Y40.A1       net (fanout=1)        1.630   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y40.BMUX     Topab                 0.497   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X13Y4.C1       net (fanout=284)      3.720   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y4.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<376>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn131
    SLICE_X11Y5.C2       net (fanout=16)       1.083   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<16>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<185>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[8][23]_m_DataIn[23]_mux_8_OUT81
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_184
    -------------------------------------------------  ---------------------------
    Total                                     14.679ns (3.432ns logic, 11.247ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_184 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.676ns (Levels of Logic = 11)
  Clock Path Skew:      0.030ns (0.688 - 0.658)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X10Y46.A3      net (fanout=14)       1.220   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X10Y46.COUT    Topcya                0.395   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.DMUX    Tcind                 0.272   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X4Y41.C3       net (fanout=10)       1.968   DDA_Partition_1/Controller/m_DDACountAddAdj<15>
    SLICE_X4Y41.COUT     Topcyc                0.277   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.B1      net (fanout=105)      1.611   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X8Y40.A1       net (fanout=1)        1.630   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y40.BMUX     Topab                 0.497   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X13Y4.C1       net (fanout=284)      3.720   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y4.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<376>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn131
    SLICE_X11Y5.C2       net (fanout=16)       1.083   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<16>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<185>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[8][23]_m_DataIn[23]_mux_8_OUT81
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_184
    -------------------------------------------------  ---------------------------
    Total                                     14.676ns (3.429ns logic, 11.247ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_184 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.669ns (Levels of Logic = 11)
  Clock Path Skew:      0.030ns (0.688 - 0.658)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X10Y46.A3      net (fanout=14)       1.220   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X10Y46.COUT    Topcya                0.395   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.DMUX    Tcind                 0.272   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X4Y41.C3       net (fanout=10)       1.968   DDA_Partition_1/Controller/m_DDACountAddAdj<15>
    SLICE_X4Y41.COUT     Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.B1      net (fanout=105)      1.611   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X8Y40.A1       net (fanout=1)        1.630   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y40.BMUX     Topab                 0.487   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X13Y4.C1       net (fanout=284)      3.720   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y4.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<376>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn131
    SLICE_X11Y5.C2       net (fanout=16)       1.083   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<16>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<185>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[8][23]_m_DataIn[23]_mux_8_OUT81
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_184
    -------------------------------------------------  ---------------------------
    Total                                     14.669ns (3.422ns logic, 11.247ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_112 (SLICE_X11Y6.D3), 374725 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.607ns (Levels of Logic = 11)
  Clock Path Skew:      0.028ns (0.686 - 0.658)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X10Y46.A3      net (fanout=14)       1.220   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X10Y46.COUT    Topcya                0.395   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.DMUX    Tcind                 0.272   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X4Y41.C3       net (fanout=10)       1.968   DDA_Partition_1/Controller/m_DDACountAddAdj<15>
    SLICE_X4Y41.COUT     Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.B1      net (fanout=105)      1.611   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X8Y40.A1       net (fanout=1)        1.630   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y40.BMUX     Topab                 0.497   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X13Y4.C1       net (fanout=284)      3.720   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y4.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<376>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn131
    SLICE_X11Y6.D3       net (fanout=16)       1.011   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<16>
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT81
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_112
    -------------------------------------------------  ---------------------------
    Total                                     14.607ns (3.432ns logic, 11.175ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.604ns (Levels of Logic = 11)
  Clock Path Skew:      0.028ns (0.686 - 0.658)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X10Y46.A3      net (fanout=14)       1.220   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X10Y46.COUT    Topcya                0.395   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.DMUX    Tcind                 0.272   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X4Y41.C3       net (fanout=10)       1.968   DDA_Partition_1/Controller/m_DDACountAddAdj<15>
    SLICE_X4Y41.COUT     Topcyc                0.277   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.B1      net (fanout=105)      1.611   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X8Y40.A1       net (fanout=1)        1.630   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y40.BMUX     Topab                 0.497   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X13Y4.C1       net (fanout=284)      3.720   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y4.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<376>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn131
    SLICE_X11Y6.D3       net (fanout=16)       1.011   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<16>
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT81
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_112
    -------------------------------------------------  ---------------------------
    Total                                     14.604ns (3.429ns logic, 11.175ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_112 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.597ns (Levels of Logic = 11)
  Clock Path Skew:      0.028ns (0.686 - 0.658)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X10Y46.A3      net (fanout=14)       1.220   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X10Y46.COUT    Topcya                0.395   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.DMUX    Tcind                 0.272   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X4Y41.C3       net (fanout=10)       1.968   DDA_Partition_1/Controller/m_DDACountAddAdj<15>
    SLICE_X4Y41.COUT     Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.B1      net (fanout=105)      1.611   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X8Y40.A1       net (fanout=1)        1.630   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y40.BMUX     Topab                 0.487   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X13Y4.C1       net (fanout=284)      3.720   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y4.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<376>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn131
    SLICE_X11Y6.D3       net (fanout=16)       1.011   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<16>
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT81
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_112
    -------------------------------------------------  ---------------------------
    Total                                     14.597ns (3.422ns logic, 11.175ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_232 (SLICE_X17Y7.A4), 374725 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_232 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.553ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.656 - 0.658)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_232
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X10Y46.A3      net (fanout=14)       1.220   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X10Y46.COUT    Topcya                0.395   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.DMUX    Tcind                 0.272   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X4Y41.C3       net (fanout=10)       1.968   DDA_Partition_1/Controller/m_DDACountAddAdj<15>
    SLICE_X4Y41.COUT     Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.B1      net (fanout=105)      1.611   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X8Y40.A1       net (fanout=1)        1.630   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y40.BMUX     Topab                 0.497   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X13Y4.C1       net (fanout=284)      3.720   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y4.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<376>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn131
    SLICE_X17Y7.A4       net (fanout=16)       0.957   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<16>
    SLICE_X17Y7.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<236>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT81
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_232
    -------------------------------------------------  ---------------------------
    Total                                     14.553ns (3.432ns logic, 11.121ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_232 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.550ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.656 - 0.658)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_232
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X10Y46.A3      net (fanout=14)       1.220   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X10Y46.COUT    Topcya                0.395   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.DMUX    Tcind                 0.272   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X4Y41.C3       net (fanout=10)       1.968   DDA_Partition_1/Controller/m_DDACountAddAdj<15>
    SLICE_X4Y41.COUT     Topcyc                0.277   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.B1      net (fanout=105)      1.611   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X8Y40.A1       net (fanout=1)        1.630   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y40.BMUX     Topab                 0.497   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X13Y4.C1       net (fanout=284)      3.720   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y4.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<376>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn131
    SLICE_X17Y7.A4       net (fanout=16)       0.957   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<16>
    SLICE_X17Y7.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<236>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT81
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_232
    -------------------------------------------------  ---------------------------
    Total                                     14.550ns (3.429ns logic, 11.121ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_4 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_232 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.543ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.656 - 0.658)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_4 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_232
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.AQ      Tcko                  0.408   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/m_DDATimeBase_4
    SLICE_X10Y46.A3      net (fanout=14)       1.220   DDA_Partition_1/m_DDATimeBase<4>
    SLICE_X10Y46.COUT    Topcya                0.395   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<8>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X10Y47.DMUX    Tcind                 0.272   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X4Y41.C3       net (fanout=10)       1.968   DDA_Partition_1/Controller/m_DDACountAddAdj<15>
    SLICE_X4Y41.COUT     Topcyc                0.280   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X4Y42.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.B1      net (fanout=105)      1.611   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X10Y35.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X10Y36.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y38.BMUX    Tcinb                 0.260   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X8Y40.A1       net (fanout=1)        1.630   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y40.BMUX     Topab                 0.487   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X13Y4.C1       net (fanout=284)      3.720   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y4.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<376>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn131
    SLICE_X17Y7.A4       net (fanout=16)       0.957   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<16>
    SLICE_X17Y7.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<236>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT81
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_232
    -------------------------------------------------  ---------------------------
    Total                                     14.543ns (3.422ns logic, 11.121ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMA (SLICE_X12Y32.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3
    SLICE_X12Y32.D4      net (fanout=50)       0.231   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
    SLICE_X12Y32.CLK     Tah         (-Th)     0.128   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMD_O
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.106ns logic, 0.231ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMB (SLICE_X12Y32.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3
    SLICE_X12Y32.D4      net (fanout=50)       0.231   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
    SLICE_X12Y32.CLK     Tah         (-Th)     0.128   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMD_O
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.106ns logic, 0.231ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC (SLICE_X12Y32.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3 (FF)
  Destination:          DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3 to DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3
    SLICE_X12Y32.D4      net (fanout=50)       0.231   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
    SLICE_X12Y32.CLK     Tah         (-Th)     0.128   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMD_O
                                                       DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.106ns logic, 0.231ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMA/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12_RAMB/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   14.684|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 314032632 paths, 0 nets, and 15349 connections

Design statistics:
   Minimum period:  14.684ns{1}   (Maximum frequency:  68.101MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 14:27:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 196 MB



