FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$CAENBUFFER$I37$OUTCLIP";
2"LE";
3"CLK";
4"UN$1$74F164$I1$Q7";
5"UN$1$74F164$I2$Q6";
6"UN$1$74F164$I2$Q7";
7"CAEN_BUFF_CNTRL<7>";
8"CAEN_BUFF_CNTRL<6>";
9"CAEN_BUFF_CNTRL<5>";
10"CAEN_BUFF_CNTRL<4>";
11"CAEN_BUFF_CNTRL<3>";
12"CAEN_BUFF_CNTRL<2>";
13"CAEN_BUFF_CNTRL<1>";
14"CAEN_BUFF_CNTRL<0>";
15"PULSE_IN_ANAL<8>";
16"PULSE_IN_ANAL<9>";
17"PULSE_IN_ANAL<10>";
18"PULSE_IN_ANAL<11>";
19"UN$1$CAENBUFFER$I34$OUTCLIP";
20"UN$1$CAENBUFFER$I33$OUTATT";
21"UN$1$CAENBUFFER$I33$OUTCLIP";
22"UN$1$CAENBUFFER$I32$OUTCLIP";
23"UN$1$CAENBUFFER$I32$OUTATT";
24"UN$1$CAENBUFFER$I35$OUTCLIP";
25"UN$1$CAENBUFFER$I34$OUTATT";
26"UN$1$CAENBUFFER$I35$OUTATT";
27"UN$1$CAENBUFFER$I36$OUTCLIP";
28"UN$1$CAENBUFFER$I36$OUTATT";
29"UN$1$CAENBUFFER$I37$OUTATT";
30"UN$1$CAENBUFFER$I30$OUTATT";
31"UN$1$CAENBUFFER$I30$INANAL";
32"UN$1$CAENBUFFER$I31$OUTATT";
33"UN$1$CAENBUFFER$I31$OUTCLIP";
34"UN$1$CAENBUFFER$I30$OUTCLIP";
35"UN$1$CAENBUFFER$I32$INANAL";
36"UN$1$CAENBUFFER$I31$INANAL";
37"UN$1$PRMA1C05B$I7$CTRLIN";
38"VCC\G";
39"UN$1$CAENBUFFER$I33$INANAL";
40"UN$1$PRMA1C05B$I8$CTRLIN";
41"PULSE_IN_ANAL<7>";
42"PULSE_IN_ANAL<6>";
43"PULSE_IN_ANAL<5>";
44"PULSE_IN_ANAL<4>";
45"GND\G";
46"DATA_RDY";
47"VCC\G";
48"UN$1$74F164$I1$Q3";
49"UN$1$74F164$I1$Q2";
50"VCC\G";
51"GND\G";
52"UN$1$PRMA1C05B$I5$CTRLIN";
53"PULSE_IN_ANAL<3>";
54"PULSE_IN_ANAL<2>";
55"VCC\G";
56"UN$1$74F164$I2$Q5";
57"VCC\G";
58"VCC\G";
59"UN$1$74F07$I9$A0";
60"UN$1$74F07$I9$A1";
61"UN$1$74F07$I9$A2";
62"UN$1$74F07$I9$A3";
63"VCC\G";
64"UN$1$74F164$I1$Q0";
65"UN$1$74F164$I1$Q1";
66"VCC\G";
67"VCC\G";
68"UN$1$74F164$I2$Q4";
69"UN$1$74F164$I2$Q3";
70"UN$1$74F164$I2$Q2";
71"UN$1$74F164$I2$Q1";
72"UN$1$74F164$I2$Q0";
73"GND\G";
74"PULSE_IN_ANAL<0>";
75"PULSE_IN_ANAL<1>";
76"UN$1$PRMA1C05B$I6$CTRLIN";
77"VCC\G";
78"GND\G";
79"DATA";
80"GND\G";
81"GND\G";
82"UN$1$74F07$I9$Y0";
83"UN$1$74F07$I9$Y1";
84"UN$1$74F07$I9$Y2";
85"UN$1$74F07$I9$Y3";
%"74F164"
"2","(-3375,3425)","0","misc","I1";
;
PACK_TYPE"2"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300";
"VCC"50;
"GND"51;
"Q7"4;
"Q6"0;
"Q5"0;
"Q4"0;
"Q3"48;
"Q2"49;
"Q1"65;
"Q0"64;
"CP"3;
"DSB"2;
"MR* \B"58;
"DSA"79;
%"RSMD0805"
"1","(-1750,3725)","0","resistors","I10";
;
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
VALUE"100"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"82;
"B<0>"52;
%"RSMD0805"
"1","(-1750,3675)","0","resistors","I11";
;
PACKTYPE"0805"
TOL"1%"
VALUE"100"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"83;
"B<0>"76;
%"RSMD0805"
"1","(-1750,3625)","0","resistors","I12";
;
PACKTYPE"0805"
TOL"1%"
VALUE"100"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"84;
"B<0>"37;
%"RSMD0805"
"1","(-1750,3575)","0","resistors","I13";
;
PACKTYPE"0805"
TOL"1%"
VALUE"100"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"?";
"A<0>"85;
"B<0>"40;
%"INPORT"
"1","(-4125,3500)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"79;
%"INPORT"
"1","(-4125,3425)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
%"INPORT"
"1","(-4125,3350)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"INPORT"
"1","(-4100,2975)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"46;
%"CSMD0805"
"1","(-3475,3900)","0","capacitors","I18";
;
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
TOL"5%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"50;
"A<0>"51;
%"CSMD0805"
"1","(-2825,3925)","0","capacitors","I19";
;
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
TOL"5%"
VALUE"0.1UF"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"81;
"A<0>"47;
%"74F164"
"2","(-3400,2475)","0","misc","I2";
;
PACK_TYPE"2"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300";
"VCC"57;
"GND"73;
"Q7"6;
"Q6"5;
"Q5"56;
"Q4"68;
"Q3"69;
"Q2"70;
"Q1"71;
"Q0"72;
"CP"3;
"DSB"2;
"MR* \B"77;
"DSA"4;
%"CSMD0805"
"1","(-3400,2925)","0","capacitors","I20";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%";
"B<0>"57;
"A<0>"73;
%"INPORT"
"1","(-2275,4725)","0","standard","I21";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"74;
%"INPORT"
"1","(-2275,4650)","0","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"75;
%"INPORT"
"1","(-2275,4575)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"54;
%"INPORT"
"1","(-2275,4500)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"53;
%"INPORT"
"1","(-2275,4425)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"INPORT"
"1","(-2275,4350)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-2275,4275)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"INPORT"
"1","(-2275,4200)","0","standard","I28";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"CSMD0805"
"1","(-2700,2950)","0","capacitors","I29";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%";
"B<0>"45;
"A<0>"66;
%"HCT374"
"1","(-2725,3450)","0","ttl","I3";
;
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
CDS_LIB"ttl";
"CLK"46;
"OE* \B"80;
"Q7"0;
"Q6"0;
"Q5"0;
"Q4"0;
"Q3"62;
"Q2"61;
"Q1"60;
"Q0"59;
"D7"0;
"D6"0;
"D5"0;
"D4"0;
"D3"48;
"D2"49;
"D1"65;
"D0"64;
"GND"81;
"VCC"47;
%"CAEN_BUFFER"
"1","(1025,4575)","0","tubii_tk2_lib","I30";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"30;
"OUT_CLIP"
VHDL_MODE"OUT"34;
"CNTRL"
VHDL_MODE"IN"14;
"IN_ANAL"
VHDL_MODE"IN"31;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1025,4175)","0","tubii_tk2_lib","I31";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"32;
"OUT_CLIP"
VHDL_MODE"OUT"33;
"CNTRL"
VHDL_MODE"IN"13;
"IN_ANAL"
VHDL_MODE"IN"36;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1025,3750)","0","tubii_tk2_lib","I32";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"23;
"OUT_CLIP"
VHDL_MODE"OUT"22;
"CNTRL"
VHDL_MODE"IN"12;
"IN_ANAL"
VHDL_MODE"IN"35;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1025,3325)","0","tubii_tk2_lib","I33";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"20;
"OUT_CLIP"
VHDL_MODE"OUT"21;
"CNTRL"
VHDL_MODE"IN"11;
"IN_ANAL"
VHDL_MODE"IN"39;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1025,2925)","0","tubii_tk2_lib","I34";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"25;
"OUT_CLIP"
VHDL_MODE"OUT"19;
"CNTRL"
VHDL_MODE"IN"10;
"IN_ANAL"
VHDL_MODE"IN"15;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1025,2500)","0","tubii_tk2_lib","I35";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"26;
"OUT_CLIP"
VHDL_MODE"OUT"24;
"CNTRL"
VHDL_MODE"IN"9;
"IN_ANAL"
VHDL_MODE"IN"16;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1025,2100)","0","tubii_tk2_lib","I36";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"28;
"OUT_CLIP"
VHDL_MODE"OUT"27;
"CNTRL"
VHDL_MODE"IN"8;
"IN_ANAL"
VHDL_MODE"IN"17;
"VREF5M"
VHDL_MODE"IN"0;
%"CAEN_BUFFER"
"1","(1025,1675)","0","tubii_tk2_lib","I37";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"29;
"OUT_CLIP"
VHDL_MODE"OUT"1;
"CNTRL"
VHDL_MODE"IN"7;
"IN_ANAL"
VHDL_MODE"IN"18;
"VREF5M"
VHDL_MODE"IN"0;
%"INPORT"
"1","(-2100,1125)","0","standard","I38";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"INPORT"
"1","(-2100,1000)","0","standard","I39";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"HCT374"
"1","(-2625,2450)","0","ttl","I4";
;
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
CDS_LIB"ttl";
"CLK"46;
"OE* \B"78;
"Q7"7;
"Q6"8;
"Q5"9;
"Q4"10;
"Q3"11;
"Q2"12;
"Q1"13;
"Q0"14;
"D7"6;
"D6"5;
"D5"56;
"D4"68;
"D3"69;
"D2"70;
"D1"71;
"D0"72;
"GND"45;
"VCC"66;
%"INPORT"
"1","(-2100,850)","0","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"INPORT"
"1","(-2100,700)","0","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"OUTPORT"
"1","(2375,4700)","0","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"34;
%"OUTPORT"
"1","(2375,4575)","0","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"30;
%"OUTPORT"
"1","(2375,4300)","0","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(2375,4175)","0","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"32;
%"OUTPORT"
"1","(2375,3875)","0","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"OUTPORT"
"1","(2375,3750)","0","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"OUTPORT"
"1","(2375,3450)","0","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(2375,3325)","0","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"PRMA1C05B"
"1","(-925,4025)","2","misc","I5";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200";
"IN_CPY"0;
"CTRL_OUT"55;
"CTRL_IN"52;
"OUT2"75;
"OUT1"74;
"IN"31;
%"OUTPORT"
"1","(2375,3050)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"19;
%"OUTPORT"
"1","(2375,2925)","0","standard","I51";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"25;
%"OUTPORT"
"1","(2375,2625)","0","standard","I52";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"24;
%"OUTPORT"
"1","(2375,2500)","0","standard","I53";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"26;
%"OUTPORT"
"1","(2375,2225)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"OUTPORT"
"1","(2375,2100)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"28;
%"OUTPORT"
"1","(2375,1800)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(2375,1675)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"29;
%"PRMA1C05B"
"1","(-875,3350)","2","misc","I6";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200";
"IN_CPY"0;
"CTRL_OUT"63;
"CTRL_IN"76;
"OUT2"53;
"OUT1"54;
"IN"36;
%"PRMA1C05B"
"1","(-900,2600)","2","misc","I7";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200";
"IN_CPY"0;
"CTRL_OUT"38;
"CTRL_IN"37;
"OUT2"43;
"OUT1"44;
"IN"35;
%"PRMA1C05B"
"1","(-925,1900)","2","misc","I8";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200";
"IN_CPY"0;
"CTRL_OUT"67;
"CTRL_IN"40;
"OUT2"41;
"OUT1"42;
"IN"39;
%"74F07"
"1","(-2100,3625)","0","ttl","I9";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150";
"Y0"82;
"Y1"83;
"Y2"84;
"Y3"85;
"Y4"0;
"Y5"0;
"A0"59;
"A1"60;
"A2"61;
"A3"62;
"A4"0;
"A5"0;
END.
