;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	ADD 210, 30
	ADD 271, 60
	MOV 911, <-20
	MOV 911, <-20
	DJN -1, @-20
	SUB #10, <22
	ADD 803, @540
	MOV -507, <-20
	DJN -1, @-20
	SUB 8, 5
	SUB 0, 0
	ADD <0, @2
	SUB 0, 0
	SLT 102, 220
	SUB -13, 0
	SUB @121, 103
	DJN -1, @-20
	SUB @127, -906
	DJN -1, @-20
	DJN -1, @-20
	SUB <0, @2
	JMP -1, @-20
	SUB 803, @540
	CMP <0, @2
	CMP <0, @2
	ADD 271, 60
	SUB @1, @2
	SLT -507, <-20
	DJN -1, @-20
	SUB 900, <90
	DJN -1, @-20
	SLT 102, 220
	SLT 102, 220
	SUB 900, <90
	SUB #12, @200
	SUB 0, 0
	JMP 3, 800
	ADD 210, 30
	SUB @-151, 103
	JMP @172, #-200
	SUB @-151, 103
	SUB @-151, 103
	DJN -1, @-20
	SUB 80, -0
	SPL 0, <-54
	ADD @620, @10
	SLT 102, 220
	ADD @620, @10
