The uart comm for debug

Not working... working on it.

Maybe I need to add verilog inside VHDL...

From : eewiki
