$version Generated by VerilatedVcd $end
$date Mon Dec  5 19:29:23 2022 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % s $end
  $var wire  1 & y $end
  $scope module mux_2to1_Datastream $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % s $end
   $var wire  1 & y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
0&
#2
1$
#3
1#
0$
1&
#4
1$
#5
0#
0$
1%
0&
#6
1$
1&
#7
1#
0$
0&
#8
1$
1&
#9
