{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 07 21:50:17 2014 " "Info: Processing started: Thu Aug 07 21:50:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpganic -c fpganic " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fpganic -c fpganic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpganic EP2S60F1020C5 " "Info: Selected device EP2S60F1020C5 for design \"fpganic\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C5ES " "Info: Device EP2S60F1020C5ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90F1020C5 " "Info: Device EP2S90F1020C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S130F1020C5 " "Info: Device EP2S130F1020C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S180F1020C5 " "Info: Device EP2S180F1020C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ H19 " "Info: Pin ~DATA0~ is reserved at location H19" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 54731 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpganic.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'fpganic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PTM1_CLK125 (placed in PIN C17 (CLK15p)) " "Info: Automatically promoted node PTM1_CLK125 (placed in PIN C17 (CLK15p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PTM1_MAC1_RFCLK " "Info: Destination node PTM1_MAC1_RFCLK" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_RFCLK } } } { "d:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PTM1_MAC1_RFCLK" } } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 26 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_RFCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 444 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PTM1_MAC1_TFCLK " "Info: Destination node PTM1_MAC1_TFCLK" {  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_MAC1_TFCLK } } } { "d:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PTM1_MAC1_TFCLK" } } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 35 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_MAC1_TFCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 445 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin/pin_planner.ppl" { PTM1_CLK125 } } } { "d:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PTM1_CLK125" } } } } { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 9 0 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PTM1_CLK125 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 434 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:sys_ctrl_module\|reset_m\[0\]~0  " "Info: Automatically promoted node sys_ctrl:sys_ctrl_module\|reset_m\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|full_dff " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|full_dff" {  } { { "db/a_dpfifo_2431.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/a_dpfifo_2431.tdf" 46 2 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|full_dff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2813 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[0\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[0\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2236 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[1\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[1\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2234 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[2\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[2\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2232 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[3\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[3\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2230 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[4\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[4\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2228 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[5\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[5\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2226 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[6\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[6\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2224 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[7\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[7\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2222 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[8\] " "Info: Destination node spi3_tx:\\getx_interface:0:spi3tx_model\|bigfifo_spi3tx:big_fifo\|scfifo:scfifo_component\|scfifo_6f91:auto_generated\|a_dpfifo_2431:dpfifo\|cntr_i6b:wr_ptr\|counter_reg_bit4a\[8\]" {  } { { "db/cntr_i6b.tdf" "" { Text "C:/Users/curious/Desktop/NIC/db/cntr_i6b.tdf" 90 19 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi3_tx:\getx_interface:0:spi3tx_model|bigfifo_spi3tx:big_fifo|scfifo:scfifo_component|scfifo_6f91:auto_generated|a_dpfifo_2431:dpfifo|cntr_i6b:wr_ptr|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 2220 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 13 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|reset_m[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 13783 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_reset~0  " "Info: Automatically promoted node fpga_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[83\]~0 " "Info: Destination node sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[83\]~0" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 171 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|pktrx_fifo_data[83]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 15257 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[134\]~1 " "Info: Destination node sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[134\]~1" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 171 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|pktrx_fifo_data[134]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 15276 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[120\]~2 " "Info: Destination node sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[120\]~2" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 171 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|pktrx_fifo_data[120]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 15277 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[56\]~3 " "Info: Destination node sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[56\]~3" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 171 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|pktrx_fifo_data[56]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 15278 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[24\]~4 " "Info: Destination node sys_ctrl:sys_ctrl_module\|pktrx_fifo_data\[24\]~4" {  } { { "xiaohui/sys_ctrl.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/sys_ctrl.vhd" 171 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:sys_ctrl_module|pktrx_fifo_data[24]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 15279 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "xiaohui/fpganic.vhd" "" { Text "C:/Users/curious/Desktop/NIC/xiaohui/fpganic.vhd" 255 -1 0 } } { "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { fpga_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/curious/Desktop/NIC/" { { 0 { 0 ""} 0 13788 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Info: Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Info: Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X33_Y26 X44_Y38 " "Info: Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y26 to location X44_Y38" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "96 " "Warning: Found 96 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[0\] 0 " "Info: Pin \"CPU_PORTX_DAT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[1\] 0 " "Info: Pin \"CPU_PORTX_DAT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[2\] 0 " "Info: Pin \"CPU_PORTX_DAT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[3\] 0 " "Info: Pin \"CPU_PORTX_DAT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[4\] 0 " "Info: Pin \"CPU_PORTX_DAT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[5\] 0 " "Info: Pin \"CPU_PORTX_DAT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[6\] 0 " "Info: Pin \"CPU_PORTX_DAT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[7\] 0 " "Info: Pin \"CPU_PORTX_DAT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[8\] 0 " "Info: Pin \"CPU_PORTX_DAT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[9\] 0 " "Info: Pin \"CPU_PORTX_DAT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[10\] 0 " "Info: Pin \"CPU_PORTX_DAT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[11\] 0 " "Info: Pin \"CPU_PORTX_DAT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[12\] 0 " "Info: Pin \"CPU_PORTX_DAT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[13\] 0 " "Info: Pin \"CPU_PORTX_DAT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[14\] 0 " "Info: Pin \"CPU_PORTX_DAT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[15\] 0 " "Info: Pin \"CPU_PORTX_DAT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[16\] 0 " "Info: Pin \"CPU_PORTX_DAT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[17\] 0 " "Info: Pin \"CPU_PORTX_DAT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[18\] 0 " "Info: Pin \"CPU_PORTX_DAT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[19\] 0 " "Info: Pin \"CPU_PORTX_DAT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[20\] 0 " "Info: Pin \"CPU_PORTX_DAT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[21\] 0 " "Info: Pin \"CPU_PORTX_DAT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[22\] 0 " "Info: Pin \"CPU_PORTX_DAT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[23\] 0 " "Info: Pin \"CPU_PORTX_DAT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[24\] 0 " "Info: Pin \"CPU_PORTX_DAT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[25\] 0 " "Info: Pin \"CPU_PORTX_DAT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[26\] 0 " "Info: Pin \"CPU_PORTX_DAT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[27\] 0 " "Info: Pin \"CPU_PORTX_DAT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[28\] 0 " "Info: Pin \"CPU_PORTX_DAT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[29\] 0 " "Info: Pin \"CPU_PORTX_DAT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[30\] 0 " "Info: Pin \"CPU_PORTX_DAT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[31\] 0 " "Info: Pin \"CPU_PORTX_DAT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[32\] 0 " "Info: Pin \"CPU_PORTX_DAT\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[33\] 0 " "Info: Pin \"CPU_PORTX_DAT\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[34\] 0 " "Info: Pin \"CPU_PORTX_DAT\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_DAT\[35\] 0 " "Info: Pin \"CPU_PORTX_DAT\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU_PORTX_INT3 0 " "Info: Pin \"CPU_PORTX_INT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_RFCLK 0 " "Info: Pin \"PTM1_MAC1_RFCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[0\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[1\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[2\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAC1_PTM1_RENB\[3\] 0 " "Info: Pin \"MAC1_PTM1_RENB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TFCLK 0 " "Info: Pin \"PTM1_MAC1_TFCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[0\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[1\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[2\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[3\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[4\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[5\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[6\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[7\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[8\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[9\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[10\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[11\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[12\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[13\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[14\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[15\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[16\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[17\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[18\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[19\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[20\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[21\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[22\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[23\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[24\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[25\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[26\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[27\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[28\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[29\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[30\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TDAT\[31\] 0 " "Info: Pin \"PTM1_MAC1_TDAT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[0\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[1\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[2\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TENB\[3\] 0 " "Info: Pin \"PTM1_MAC1_TENB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[0\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[1\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[2\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TERR\[3\] 0 " "Info: Pin \"PTM1_MAC1_TERR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[0\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[1\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[2\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TPRTY\[3\] 0 " "Info: Pin \"PTM1_MAC1_TPRTY\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[0\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[1\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[2\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TSOP\[3\] 0 " "Info: Pin \"PTM1_MAC1_TSOP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[0\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[1\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[2\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_TEOP\[3\] 0 " "Info: Pin \"PTM1_MAC1_TEOP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PTM1_MAC1_RST 0 " "Info: Pin \"PTM1_MAC1_RST\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/curious/Desktop/NIC/fpganic.fit.smsg " "Info: Generated suppressed messages file C:/Users/curious/Desktop/NIC/fpganic.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Info: Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 07 21:50:59 2014 " "Info: Processing ended: Thu Aug 07 21:50:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Info: Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Info: Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
