<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg')">soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>INSTANCES</td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>PER INSTANCE</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s8 cl rt"> 81.25</td>
<td class="s4 cl rt"> 40.62</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/rtl/soc_ifc_reg_covergroups.svh')">/home/pure_scratch/caliptra/pipelines/workspaces/.cache/083715a58de7fe08/1139a539c90d456e87bdc64dbd51771e/chipsalliance/caliptra-rtl/src/soc_ifc/rtl/soc_ifc_reg_covergroups.svh</a><br clear=all>
<br clear=all>
<span class=repname>2 Instances:</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="wht cl wordwrap"><a href="grp352.html#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .fld_cg_(182)')">\TB.soc_ifc_reg_uvm .fld_cg_(182)</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp352.html#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .fld_cg_(219)')">\TB.soc_ifc_reg_uvm .fld_cg_(219)</a></td>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group   soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s8">
<td><a href="#var_tbl_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg" >Variables</a></td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">13</td>
<td class="rt">81.25 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg">Variables for Group  soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_internal_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_internal_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_inv_dev_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_inv_dev_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_cmd_fail_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_cmd_fail_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s5">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_bad_fuse_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_bad_fuse_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s5">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_iccm_blocked_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_iccm_blocked_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_mbox_ecc_unc_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_mbox_ecc_unc_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_wdt_timer1_timeout_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_wdt_timer1_timeout_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_wdt_timer2_timeout_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_wdt_timer2_timeout_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .fld_cg_(182)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .fld_cg_(182)" >\TB.soc_ifc_reg_uvm .fld_cg_(182)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .fld_cg_(182)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .fld_cg_(182)" >Variables</a></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .fld_cg_(182)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .fld_cg_(182)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_internal_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_internal_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_inv_dev_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_inv_dev_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_cmd_fail_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_cmd_fail_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_bad_fuse_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_bad_fuse_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_iccm_blocked_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_iccm_blocked_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_mbox_ecc_unc_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_mbox_ecc_unc_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_wdt_timer1_timeout_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_wdt_timer1_timeout_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s0">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_wdt_timer2_timeout_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_wdt_timer2_timeout_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .fld_cg_(219)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .fld_cg_(219)" >\TB.soc_ifc_reg_uvm .fld_cg_(219)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .fld_cg_(219)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s8">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .fld_cg_(219)" >Variables</a></td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">13</td>
<td class="rt">81.25 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .fld_cg_(219)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .fld_cg_(219)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_internal_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_internal_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_inv_dev_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_inv_dev_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_cmd_fail_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_cmd_fail_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_bad_fuse_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_bad_fuse_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s5">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_iccm_blocked_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_iccm_blocked_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_mbox_ecc_unc_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_mbox_ecc_unc_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_wdt_timer1_timeout_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_wdt_timer1_timeout_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_wdt_timer2_timeout_sts_cp"  onclick="checkLink(this)" target="detailFrame">error_wdt_timer2_timeout_sts_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">2</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg'>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_internal_sts_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_internal_sts_cp">Summary for Variable error_internal_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_internal_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1731488</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_inv_dev_sts_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_inv_dev_sts_cp">Summary for Variable error_inv_dev_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_inv_dev_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1433190</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">298298</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_cmd_fail_sts_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_cmd_fail_sts_cp">Summary for Variable error_cmd_fail_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_cmd_fail_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1598527</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">132961</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_bad_fuse_sts_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_bad_fuse_sts_cp">Summary for Variable error_bad_fuse_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_bad_fuse_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1731488</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_iccm_blocked_sts_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_iccm_blocked_sts_cp">Summary for Variable error_iccm_blocked_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_iccm_blocked_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1731488</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_mbox_ecc_unc_sts_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_mbox_ecc_unc_sts_cp">Summary for Variable error_mbox_ecc_unc_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_mbox_ecc_unc_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1724996</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">6492</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_wdt_timer1_timeout_sts_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_wdt_timer1_timeout_sts_cp">Summary for Variable error_wdt_timer1_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_wdt_timer1_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1713200</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18288</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_wdt_timer2_timeout_sts_cp"></a><span class="repname" id="inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_wdt_timer2_timeout_sts_cp">Summary for Variable error_wdt_timer2_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_wdt_timer2_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1714512</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">16976</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .fld_cg_(182)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_internal_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_internal_sts_cp">Summary for Variable error_internal_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_internal_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td nowrap>[auto[0] - auto[1]]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_inv_dev_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_inv_dev_sts_cp">Summary for Variable error_inv_dev_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_inv_dev_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td nowrap>[auto[0] - auto[1]]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_cmd_fail_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_cmd_fail_sts_cp">Summary for Variable error_cmd_fail_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_cmd_fail_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td nowrap>[auto[0] - auto[1]]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_bad_fuse_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_bad_fuse_sts_cp">Summary for Variable error_bad_fuse_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_bad_fuse_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td nowrap>[auto[0] - auto[1]]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_iccm_blocked_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_iccm_blocked_sts_cp">Summary for Variable error_iccm_blocked_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_iccm_blocked_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td nowrap>[auto[0] - auto[1]]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_mbox_ecc_unc_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_mbox_ecc_unc_sts_cp">Summary for Variable error_mbox_ecc_unc_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_mbox_ecc_unc_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td nowrap>[auto[0] - auto[1]]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_wdt_timer1_timeout_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_wdt_timer1_timeout_sts_cp">Summary for Variable error_wdt_timer1_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_wdt_timer1_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td nowrap>[auto[0] - auto[1]]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_wdt_timer2_timeout_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_wdt_timer2_timeout_sts_cp">Summary for Variable error_wdt_timer2_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s0">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_wdt_timer2_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td nowrap>[auto[0] - auto[1]]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .fld_cg_(219)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_internal_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_internal_sts_cp">Summary for Variable error_internal_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_internal_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1731488</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_inv_dev_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_inv_dev_sts_cp">Summary for Variable error_inv_dev_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_inv_dev_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1433190</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">298298</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_cmd_fail_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_cmd_fail_sts_cp">Summary for Variable error_cmd_fail_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_cmd_fail_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1598527</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">132961</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_bad_fuse_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_bad_fuse_sts_cp">Summary for Variable error_bad_fuse_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_bad_fuse_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1731488</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_iccm_blocked_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_iccm_blocked_sts_cp">Summary for Variable error_iccm_blocked_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s5">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_iccm_blocked_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[auto[1]]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1731488</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_mbox_ecc_unc_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_mbox_ecc_unc_sts_cp">Summary for Variable error_mbox_ecc_unc_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_mbox_ecc_unc_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1724996</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">6492</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_wdt_timer1_timeout_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_wdt_timer1_timeout_sts_cp">Summary for Variable error_wdt_timer1_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_wdt_timer1_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1713200</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">18288</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_wdt_timer2_timeout_sts_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_wdt_timer2_timeout_sts_cp">Summary for Variable error_wdt_timer2_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>Automatically Generated Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Bins for error_wdt_timer2_timeout_sts_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>auto[0]</td>
<td class="rt">1714512</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>auto[1]</td>
<td class="rt">16976</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="\TB.soc_ifc_reg_uvm .fld_cg_(182)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_internal_sts_cp">Variable : error_internal_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_inv_dev_sts_cp">Variable : error_inv_dev_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_cmd_fail_sts_cp">Variable : error_cmd_fail_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_bad_fuse_sts_cp">Variable : error_bad_fuse_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_iccm_blocked_sts_cp">Variable : error_iccm_blocked_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_mbox_ecc_unc_sts_cp">Variable : error_mbox_ecc_unc_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_wdt_timer1_timeout_sts_cp">Variable : error_wdt_timer1_timeout_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(182).error_wdt_timer2_timeout_sts_cp">Variable : error_wdt_timer2_timeout_sts_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .fld_cg_(219)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_internal_sts_cp">Variable : error_internal_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_inv_dev_sts_cp">Variable : error_inv_dev_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_cmd_fail_sts_cp">Variable : error_cmd_fail_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_bad_fuse_sts_cp">Variable : error_bad_fuse_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_iccm_blocked_sts_cp">Variable : error_iccm_blocked_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_mbox_ecc_unc_sts_cp">Variable : error_mbox_ecc_unc_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_wdt_timer1_timeout_sts_cp">Variable : error_wdt_timer1_timeout_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .fld_cg_(219).error_wdt_timer2_timeout_sts_cp">Variable : error_wdt_timer2_timeout_sts_cp</a>    </li>
  </ul>
  <ul name="soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg">
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_internal_sts_cp">Variable : error_internal_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_inv_dev_sts_cp">Variable : error_inv_dev_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_cmd_fail_sts_cp">Variable : error_cmd_fail_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_bad_fuse_sts_cp">Variable : error_bad_fuse_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_iccm_blocked_sts_cp">Variable : error_iccm_blocked_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_mbox_ecc_unc_sts_cp">Variable : error_mbox_ecc_unc_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_wdt_timer1_timeout_sts_cp">Variable : error_wdt_timer1_timeout_sts_cp</a>    </li>
    <li>
      <a href="#inst_tag_soc_ifc_reg__intr_block_t__error_intr_t_error_bad_fuse_sts_23f67582_error_cmd_fail_sts_b85845f8_error_iccm_blocked_sts_e81e6ad2_error_internal_sts_caad62e2_error_inv_dev_sts_6693e7db_error_mbox_ecc_unc_sts_30bff330_error_wdt_timer1_timeout_sts_6aaa9655_error_wdt_timer2_timeout_sts_cda8789f_fld_cg.error_wdt_timer2_timeout_sts_cp">Variable : error_wdt_timer2_timeout_sts_cp</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
