/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_0_budget_allocator_1st_wakeup_request        (0xd24)
#define image_0_buffer_cong_mgt_1st_wakeup_request        (0x156c)
#define image_0_debug_routine        (0x88)
#define image_0_debug_routine_handler        (0x4)
#define image_0_ds_tx_task_wakeup_request        (0x154)
#define image_0_flush_task_1st_wakeup_request        (0xbfc)
#define image_0_initialization_task        (0x8)
#define image_0_pi2_calc_1st_wakeup_request        (0x1804)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0xd24)
#define image_0_start_task_buffer_cong_mgt_1st_wakeup_request        (0x156c)
#define image_0_start_task_debug_routine        (0x88)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x154)
#define image_0_start_task_flush_task_1st_wakeup_request        (0xbfc)
#define image_0_start_task_initialization_task        (0x8)
#define image_0_start_task_pi2_calc_1st_wakeup_request        (0x1804)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x1240)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x1240)

#else

#define image_0_budget_allocator_1st_wakeup_request        (0x349)
#define image_0_buffer_cong_mgt_1st_wakeup_request        (0x55b)
#define image_0_debug_routine        (0x22)
#define image_0_debug_routine_handler        (0x1)
#define image_0_ds_tx_task_wakeup_request        (0x55)
#define image_0_flush_task_1st_wakeup_request        (0x2ff)
#define image_0_initialization_task        (0x2)
#define image_0_pi2_calc_1st_wakeup_request        (0x601)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x349)
#define image_0_start_task_buffer_cong_mgt_1st_wakeup_request        (0x55b)
#define image_0_start_task_debug_routine        (0x22)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x55)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x2ff)
#define image_0_start_task_initialization_task        (0x2)
#define image_0_start_task_pi2_calc_1st_wakeup_request        (0x601)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x490)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x490)

#endif


#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_1_common_reprocessing_wakeup_request        (0x443c)
#define image_1_cpu_recycle_wakeup_request        (0x265c)
#define image_1_cpu_rx_copy_wakeup_request        (0x1978)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x25dc)
#define image_1_cpu_rx_wakeup_request        (0x22a4)
#define image_1_debug_routine        (0x48)
#define image_1_debug_routine_handler        (0x4)
#define image_1_dhd_timer_1st_wakeup_request        (0x114)
#define image_1_dhd_tx_post_update_fifo_wakeup_request        (0x47c)
#define image_1_dhd_tx_post_wakeup_request        (0x4d0)
#define image_1_initialization_task        (0x8)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x27b8)
#define image_1_spdsvc_gen_wakeup_request        (0x2880)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x443c)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x265c)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x1978)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x25dc)
#define image_1_start_task_cpu_rx_wakeup_request        (0x22a4)
#define image_1_start_task_debug_routine        (0x48)
#define image_1_start_task_dhd_timer_1st_wakeup_request        (0x114)
#define image_1_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x47c)
#define image_1_start_task_dhd_tx_post_wakeup_request        (0x4d0)
#define image_1_start_task_initialization_task        (0x8)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x27b8)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x2880)

#else

#define image_1_common_reprocessing_wakeup_request        (0x110f)
#define image_1_cpu_recycle_wakeup_request        (0x997)
#define image_1_cpu_rx_copy_wakeup_request        (0x65e)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x977)
#define image_1_cpu_rx_wakeup_request        (0x8a9)
#define image_1_debug_routine        (0x12)
#define image_1_debug_routine_handler        (0x1)
#define image_1_dhd_timer_1st_wakeup_request        (0x45)
#define image_1_dhd_tx_post_update_fifo_wakeup_request        (0x11f)
#define image_1_dhd_tx_post_wakeup_request        (0x134)
#define image_1_initialization_task        (0x2)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x9ee)
#define image_1_spdsvc_gen_wakeup_request        (0xa20)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x110f)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x997)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x65e)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x977)
#define image_1_start_task_cpu_rx_wakeup_request        (0x8a9)
#define image_1_start_task_debug_routine        (0x12)
#define image_1_start_task_dhd_timer_1st_wakeup_request        (0x45)
#define image_1_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x11f)
#define image_1_start_task_dhd_tx_post_wakeup_request        (0x134)
#define image_1_start_task_initialization_task        (0x2)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x9ee)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0xa20)

#endif


#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_2_budget_allocator_1st_wakeup_request        (0x26fc)
#define image_2_cpu_recycle_wakeup_request        (0x141c)
#define image_2_cpu_tx_read_ring_indices        (0xd20)
#define image_2_cpu_tx_wakeup_request        (0xd20)
#define image_2_debug_routine        (0x48)
#define image_2_debug_routine_handler        (0x4)
#define image_2_dhd_rx_complete_wakeup_request        (0x464)
#define image_2_dhd_tx_complete_wakeup_request        (0x114)
#define image_2_flush_task_1st_wakeup_request        (0x1abc)
#define image_2_ghost_reporting_1st_wakeup_request        (0x8e4)
#define image_2_initialization_task        (0x8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x1578)
#define image_2_scheduling_service_queues_call_scheduler_block        (0x2094)
#define image_2_service_queues_tx_task_wakeup_request        (0x2094)
#define image_2_service_queues_update_fifo_read_1st_wakeup_request        (0x178c)
#define image_2_start_task_budget_allocator_1st_wakeup_request        (0x26fc)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x141c)
#define image_2_start_task_cpu_tx_wakeup_request        (0xd20)
#define image_2_start_task_debug_routine        (0x48)
#define image_2_start_task_dhd_rx_complete_wakeup_request        (0x464)
#define image_2_start_task_dhd_tx_complete_wakeup_request        (0x114)
#define image_2_start_task_flush_task_1st_wakeup_request        (0x1abc)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x8e4)
#define image_2_start_task_initialization_task        (0x8)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x1578)
#define image_2_start_task_service_queues_tx_task_wakeup_request        (0x2094)
#define image_2_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x178c)
#define image_2_start_task_timer_common_task_wakeup_request        (0x15f4)
#define image_2_timer_common_task_wakeup_request        (0x15f4)

#else

#define image_2_budget_allocator_1st_wakeup_request        (0x9bf)
#define image_2_cpu_recycle_wakeup_request        (0x507)
#define image_2_cpu_tx_read_ring_indices        (0x348)
#define image_2_cpu_tx_wakeup_request        (0x348)
#define image_2_debug_routine        (0x12)
#define image_2_debug_routine_handler        (0x1)
#define image_2_dhd_rx_complete_wakeup_request        (0x119)
#define image_2_dhd_tx_complete_wakeup_request        (0x45)
#define image_2_flush_task_1st_wakeup_request        (0x6af)
#define image_2_ghost_reporting_1st_wakeup_request        (0x239)
#define image_2_initialization_task        (0x2)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x55e)
#define image_2_scheduling_service_queues_call_scheduler_block        (0x825)
#define image_2_service_queues_tx_task_wakeup_request        (0x825)
#define image_2_service_queues_update_fifo_read_1st_wakeup_request        (0x5e3)
#define image_2_start_task_budget_allocator_1st_wakeup_request        (0x9bf)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x507)
#define image_2_start_task_cpu_tx_wakeup_request        (0x348)
#define image_2_start_task_debug_routine        (0x12)
#define image_2_start_task_dhd_rx_complete_wakeup_request        (0x119)
#define image_2_start_task_dhd_tx_complete_wakeup_request        (0x45)
#define image_2_start_task_flush_task_1st_wakeup_request        (0x6af)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x239)
#define image_2_start_task_initialization_task        (0x2)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x55e)
#define image_2_start_task_service_queues_tx_task_wakeup_request        (0x825)
#define image_2_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x5e3)
#define image_2_start_task_timer_common_task_wakeup_request        (0x57d)
#define image_2_timer_common_task_wakeup_request        (0x57d)

#endif


#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_3_budget_allocator_1st_wakeup_request        (0x18e0)
#define image_3_buffer_cong_mgt_1st_wakeup_request        (0x2378)
#define image_3_debug_routine        (0x88)
#define image_3_debug_routine_handler        (0x4)
#define image_3_epon_tx_task_wakeup_request        (0x16f4)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x22ac)
#define image_3_flush_task_1st_wakeup_request        (0x17d8)
#define image_3_gpon_control_wakeup_request        (0x154)
#define image_3_initialization_task        (0x8)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1db8)
#define image_3_pi2_calc_1st_wakeup_request        (0x2610)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x18e0)
#define image_3_start_task_buffer_cong_mgt_1st_wakeup_request        (0x2378)
#define image_3_start_task_debug_routine        (0x88)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x16f4)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x22ac)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x17d8)
#define image_3_start_task_gpon_control_wakeup_request        (0x154)
#define image_3_start_task_initialization_task        (0x8)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1db8)
#define image_3_start_task_pi2_calc_1st_wakeup_request        (0x2610)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1f80)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0xcb8)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1f80)
#define image_3_us_tx_task_1st_wakeup_request        (0xcb8)
#define image_3_us_tx_task_wakeup_request        (0xcb8)

#else

#define image_3_budget_allocator_1st_wakeup_request        (0x638)
#define image_3_buffer_cong_mgt_1st_wakeup_request        (0x8de)
#define image_3_debug_routine        (0x22)
#define image_3_debug_routine_handler        (0x1)
#define image_3_epon_tx_task_wakeup_request        (0x5bd)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x8ab)
#define image_3_flush_task_1st_wakeup_request        (0x5f6)
#define image_3_gpon_control_wakeup_request        (0x55)
#define image_3_initialization_task        (0x2)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x76e)
#define image_3_pi2_calc_1st_wakeup_request        (0x984)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x638)
#define image_3_start_task_buffer_cong_mgt_1st_wakeup_request        (0x8de)
#define image_3_start_task_debug_routine        (0x22)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x5bd)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x8ab)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x5f6)
#define image_3_start_task_gpon_control_wakeup_request        (0x55)
#define image_3_start_task_initialization_task        (0x2)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x76e)
#define image_3_start_task_pi2_calc_1st_wakeup_request        (0x984)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x7e0)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x32e)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x7e0)
#define image_3_us_tx_task_1st_wakeup_request        (0x32e)
#define image_3_us_tx_task_wakeup_request        (0x32e)

#endif


#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_4_debug_routine        (0x5c)
#define image_4_debug_routine_handler        (0x4)
#define image_4_initialization_task        (0x8)
#define image_4_processing_header_update_length_calc        (0x2068)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x21ac)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2178)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x21fc)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x21d8)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x219c)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2170)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2208)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x21cc)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x218c)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2168)
#define image_4_processing_wakeup_request        (0x16b8)
#define image_4_start_task_debug_routine        (0x5c)
#define image_4_start_task_initialization_task        (0x8)
#define image_4_start_task_processing_wakeup_request        (0x16b8)
#define image_4_tcam_cmd_bc        (0x4158)
#define image_4_tcam_cmd_dst_ip        (0x4304)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x4358)
#define image_4_tcam_cmd_dst_mac        (0x43e8)
#define image_4_tcam_cmd_dst_port        (0x43a4)
#define image_4_tcam_cmd_ethertype        (0x40e0)
#define image_4_tcam_cmd_gem_flow        (0x4238)
#define image_4_tcam_cmd_generic_l2        (0x4414)
#define image_4_tcam_cmd_generic_l3        (0x4448)
#define image_4_tcam_cmd_generic_l4        (0x447c)
#define image_4_tcam_cmd_ic_submit        (0x4064)
#define image_4_tcam_cmd_ingress_port        (0x4220)
#define image_4_tcam_cmd_inner_pbit        (0x4140)
#define image_4_tcam_cmd_inner_tpid        (0x40c8)
#define image_4_tcam_cmd_inner_vid        (0x4110)
#define image_4_tcam_cmd_ip_protocol        (0x41b8)
#define image_4_tcam_cmd_ipv6_label        (0x4250)
#define image_4_tcam_cmd_l3_protocol        (0x41d0)
#define image_4_tcam_cmd_mc        (0x4170)
#define image_4_tcam_cmd_mc_l3        (0x4188)
#define image_4_tcam_cmd_network_layer        (0x4200)
#define image_4_tcam_cmd_outer_pbit        (0x4128)
#define image_4_tcam_cmd_outer_tpid        (0x40b0)
#define image_4_tcam_cmd_outer_vid        (0x40f8)
#define image_4_tcam_cmd_src_ip        (0x427c)
#define image_4_tcam_cmd_src_ipv6_masked        (0x42d0)
#define image_4_tcam_cmd_src_mac        (0x43bc)
#define image_4_tcam_cmd_src_port        (0x438c)
#define image_4_tcam_cmd_tos        (0x41e8)
#define image_4_tcam_cmd_vlan_num        (0x41a0)

#else

#define image_4_debug_routine        (0x17)
#define image_4_debug_routine_handler        (0x1)
#define image_4_initialization_task        (0x2)
#define image_4_processing_header_update_length_calc        (0x81a)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x86b)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x85e)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x87f)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x876)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x867)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x85c)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x882)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x873)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x863)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x85a)
#define image_4_processing_wakeup_request        (0x5ae)
#define image_4_start_task_debug_routine        (0x17)
#define image_4_start_task_initialization_task        (0x2)
#define image_4_start_task_processing_wakeup_request        (0x5ae)
#define image_4_tcam_cmd_bc        (0x1056)
#define image_4_tcam_cmd_dst_ip        (0x10c1)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x10d6)
#define image_4_tcam_cmd_dst_mac        (0x10fa)
#define image_4_tcam_cmd_dst_port        (0x10e9)
#define image_4_tcam_cmd_ethertype        (0x1038)
#define image_4_tcam_cmd_gem_flow        (0x108e)
#define image_4_tcam_cmd_generic_l2        (0x1105)
#define image_4_tcam_cmd_generic_l3        (0x1112)
#define image_4_tcam_cmd_generic_l4        (0x111f)
#define image_4_tcam_cmd_ic_submit        (0x1019)
#define image_4_tcam_cmd_ingress_port        (0x1088)
#define image_4_tcam_cmd_inner_pbit        (0x1050)
#define image_4_tcam_cmd_inner_tpid        (0x1032)
#define image_4_tcam_cmd_inner_vid        (0x1044)
#define image_4_tcam_cmd_ip_protocol        (0x106e)
#define image_4_tcam_cmd_ipv6_label        (0x1094)
#define image_4_tcam_cmd_l3_protocol        (0x1074)
#define image_4_tcam_cmd_mc        (0x105c)
#define image_4_tcam_cmd_mc_l3        (0x1062)
#define image_4_tcam_cmd_network_layer        (0x1080)
#define image_4_tcam_cmd_outer_pbit        (0x104a)
#define image_4_tcam_cmd_outer_tpid        (0x102c)
#define image_4_tcam_cmd_outer_vid        (0x103e)
#define image_4_tcam_cmd_src_ip        (0x109f)
#define image_4_tcam_cmd_src_ipv6_masked        (0x10b4)
#define image_4_tcam_cmd_src_mac        (0x10ef)
#define image_4_tcam_cmd_src_port        (0x10e3)
#define image_4_tcam_cmd_tos        (0x107a)
#define image_4_tcam_cmd_vlan_num        (0x1068)

#endif


#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#ifndef PC_ADDRESS_INST_IND

#define TCAM_CMD_BC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4158}
#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4304}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4358}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x43e8}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x43a4}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x40e0}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4238}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4414}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4448}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x447c}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4064}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4220}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4140}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x40c8}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4110}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x41b8}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4250}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x41d0}
#define TCAM_CMD_MC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4170}
#define TCAM_CMD_MC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4188}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4200}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4128}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x40b0}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x40f8}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x427c}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x42d0}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x43bc}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x438c}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x41e8}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x41a0}

#else

#define TCAM_CMD_BC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1056}
#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x10c1}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x10d6}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x10fa}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x10e9}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1038}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x108e}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1105}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1112}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x111f}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1019}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1088}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1050}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1032}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1044}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x106e}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1094}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1074}
#define TCAM_CMD_MC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x105c}
#define TCAM_CMD_MC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1062}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1080}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x104a}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x102c}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x103e}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x109f}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x10b4}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x10ef}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x10e3}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x107a}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x1068}

#endif


#endif

