
rtos_fourwheel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ed4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003fe4  08003fe4  00004fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004024  08004024  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004024  08004024  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004024  08004024  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004024  08004024  00005024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004028  08004028  00005028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800402c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002348  20000060  0800408c  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200023a8  0800408c  000063a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cb20  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024cd  00000000  00000000  00012ba9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d18  00000000  00000000  00015078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a15  00000000  00000000  00015d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000187b5  00000000  00000000  000167a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef33  00000000  00000000  0002ef5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f819  00000000  00000000  0003de8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cd6a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003854  00000000  00000000  000cd6ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000d0f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08003fcc 	.word	0x08003fcc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08003fcc 	.word	0x08003fcc

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b086      	sub	sp, #24
 8000154:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000156:	f000 fb43 	bl	80007e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f863 	bl	8000224 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f915 	bl	800038c <MX_GPIO_Init>
  MX_TIM3_Init();
 8000162:	f000 f8a5 	bl	80002b0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // A  //PA6
 8000166:	2100      	movs	r1, #0
 8000168:	4826      	ldr	r0, [pc, #152]	@ (8000204 <main+0xb4>)
 800016a:	f001 fb0d 	bl	8001788 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // B  //PB1
 800016e:	210c      	movs	r1, #12
 8000170:	4824      	ldr	r0, [pc, #144]	@ (8000204 <main+0xb4>)
 8000172:	f001 fb09 	bl	8001788 <HAL_TIM_PWM_Start>
	TIM3->CCR1=0;
 8000176:	4b24      	ldr	r3, [pc, #144]	@ (8000208 <main+0xb8>)
 8000178:	2200      	movs	r2, #0
 800017a:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR4=0;
 800017c:	4b22      	ldr	r3, [pc, #136]	@ (8000208 <main+0xb8>)
 800017e:	2200      	movs	r2, #0
 8000180:	641a      	str	r2, [r3, #64]	@ 0x40
  status = xTaskCreate(task1_handler, "task1", 100, NULL, 2, &task1_handle) ;
 8000182:	4b22      	ldr	r3, [pc, #136]	@ (800020c <main+0xbc>)
 8000184:	9301      	str	r3, [sp, #4]
 8000186:	2302      	movs	r3, #2
 8000188:	9300      	str	r3, [sp, #0]
 800018a:	2300      	movs	r3, #0
 800018c:	2264      	movs	r2, #100	@ 0x64
 800018e:	4920      	ldr	r1, [pc, #128]	@ (8000210 <main+0xc0>)
 8000190:	4820      	ldr	r0, [pc, #128]	@ (8000214 <main+0xc4>)
 8000192:	f002 fc8b 	bl	8002aac <xTaskCreate>
 8000196:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 8000198:	68fb      	ldr	r3, [r7, #12]
 800019a:	2b01      	cmp	r3, #1
 800019c:	d00b      	beq.n	80001b6 <main+0x66>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800019e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80001a2:	f383 8811 	msr	BASEPRI, r3
 80001a6:	f3bf 8f6f 	isb	sy
 80001aa:	f3bf 8f4f 	dsb	sy
 80001ae:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80001b0:	bf00      	nop
 80001b2:	bf00      	nop
 80001b4:	e7fd      	b.n	80001b2 <main+0x62>
  status = xTaskCreate(motor_handler, "task1", 100, NULL, 3, &motor_handle) ;
 80001b6:	4b18      	ldr	r3, [pc, #96]	@ (8000218 <main+0xc8>)
 80001b8:	9301      	str	r3, [sp, #4]
 80001ba:	2303      	movs	r3, #3
 80001bc:	9300      	str	r3, [sp, #0]
 80001be:	2300      	movs	r3, #0
 80001c0:	2264      	movs	r2, #100	@ 0x64
 80001c2:	4913      	ldr	r1, [pc, #76]	@ (8000210 <main+0xc0>)
 80001c4:	4815      	ldr	r0, [pc, #84]	@ (800021c <main+0xcc>)
 80001c6:	f002 fc71 	bl	8002aac <xTaskCreate>
 80001ca:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 80001cc:	68fb      	ldr	r3, [r7, #12]
 80001ce:	2b01      	cmp	r3, #1
 80001d0:	d00b      	beq.n	80001ea <main+0x9a>
        __asm volatile
 80001d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80001d6:	f383 8811 	msr	BASEPRI, r3
 80001da:	f3bf 8f6f 	isb	sy
 80001de:	f3bf 8f4f 	dsb	sy
 80001e2:	607b      	str	r3, [r7, #4]
    }
 80001e4:	bf00      	nop
 80001e6:	bf00      	nop
 80001e8:	e7fd      	b.n	80001e6 <main+0x96>

  qMotordataHandle=xQueueCreate( 1,sizeof(motor_data) );
 80001ea:	2200      	movs	r2, #0
 80001ec:	2108      	movs	r1, #8
 80001ee:	2001      	movs	r0, #1
 80001f0:	f002 f8e6 	bl	80023c0 <xQueueGenericCreate>
 80001f4:	4603      	mov	r3, r0
 80001f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000220 <main+0xd0>)
 80001f8:	6013      	str	r3, [r2, #0]
  vTaskStartScheduler();
 80001fa:	f002 fda9 	bl	8002d50 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001fe:	bf00      	nop
 8000200:	e7fd      	b.n	80001fe <main+0xae>
 8000202:	bf00      	nop
 8000204:	2000007c 	.word	0x2000007c
 8000208:	40000400 	.word	0x40000400
 800020c:	200000c4 	.word	0x200000c4
 8000210:	08003fe4 	.word	0x08003fe4
 8000214:	08000465 	.word	0x08000465
 8000218:	200000c8 	.word	0x200000c8
 800021c:	08000491 	.word	0x08000491
 8000220:	200000cc 	.word	0x200000cc

08000224 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b090      	sub	sp, #64	@ 0x40
 8000228:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800022a:	f107 0318 	add.w	r3, r7, #24
 800022e:	2228      	movs	r2, #40	@ 0x28
 8000230:	2100      	movs	r1, #0
 8000232:	4618      	mov	r0, r3
 8000234:	f003 fddc 	bl	8003df0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	2200      	movs	r2, #0
 800023c:	601a      	str	r2, [r3, #0]
 800023e:	605a      	str	r2, [r3, #4]
 8000240:	609a      	str	r2, [r3, #8]
 8000242:	60da      	str	r2, [r3, #12]
 8000244:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000246:	2301      	movs	r3, #1
 8000248:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800024a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800024e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000250:	2300      	movs	r3, #0
 8000252:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000254:	2301      	movs	r3, #1
 8000256:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000258:	2302      	movs	r3, #2
 800025a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800025c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000260:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000262:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000266:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000268:	f107 0318 	add.w	r3, r7, #24
 800026c:	4618      	mov	r0, r3
 800026e:	f000 fd65 	bl	8000d3c <HAL_RCC_OscConfig>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000278:	f000 f94e 	bl	8000518 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027c:	230f      	movs	r3, #15
 800027e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000280:	2302      	movs	r3, #2
 8000282:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000288:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800028c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028e:	2300      	movs	r3, #0
 8000290:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000292:	1d3b      	adds	r3, r7, #4
 8000294:	2102      	movs	r1, #2
 8000296:	4618      	mov	r0, r3
 8000298:	f000 ffd2 	bl	8001240 <HAL_RCC_ClockConfig>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002a2:	f000 f939 	bl	8000518 <Error_Handler>
  }
}
 80002a6:	bf00      	nop
 80002a8:	3740      	adds	r7, #64	@ 0x40
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
	...

080002b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b08a      	sub	sp, #40	@ 0x28
 80002b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002b6:	f107 0320 	add.w	r3, r7, #32
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80002c0:	1d3b      	adds	r3, r7, #4
 80002c2:	2200      	movs	r2, #0
 80002c4:	601a      	str	r2, [r3, #0]
 80002c6:	605a      	str	r2, [r3, #4]
 80002c8:	609a      	str	r2, [r3, #8]
 80002ca:	60da      	str	r2, [r3, #12]
 80002cc:	611a      	str	r2, [r3, #16]
 80002ce:	615a      	str	r2, [r3, #20]
 80002d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80002d2:	4b2c      	ldr	r3, [pc, #176]	@ (8000384 <MX_TIM3_Init+0xd4>)
 80002d4:	4a2c      	ldr	r2, [pc, #176]	@ (8000388 <MX_TIM3_Init+0xd8>)
 80002d6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 80002d8:	4b2a      	ldr	r3, [pc, #168]	@ (8000384 <MX_TIM3_Init+0xd4>)
 80002da:	2248      	movs	r2, #72	@ 0x48
 80002dc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002de:	4b29      	ldr	r3, [pc, #164]	@ (8000384 <MX_TIM3_Init+0xd4>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80002e4:	4b27      	ldr	r3, [pc, #156]	@ (8000384 <MX_TIM3_Init+0xd4>)
 80002e6:	2264      	movs	r2, #100	@ 0x64
 80002e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002ea:	4b26      	ldr	r3, [pc, #152]	@ (8000384 <MX_TIM3_Init+0xd4>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80002f0:	4b24      	ldr	r3, [pc, #144]	@ (8000384 <MX_TIM3_Init+0xd4>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80002f6:	4823      	ldr	r0, [pc, #140]	@ (8000384 <MX_TIM3_Init+0xd4>)
 80002f8:	f001 f9f6 	bl	80016e8 <HAL_TIM_PWM_Init>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8000302:	f000 f909 	bl	8000518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000306:	2300      	movs	r3, #0
 8000308:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800030a:	2300      	movs	r3, #0
 800030c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800030e:	f107 0320 	add.w	r3, r7, #32
 8000312:	4619      	mov	r1, r3
 8000314:	481b      	ldr	r0, [pc, #108]	@ (8000384 <MX_TIM3_Init+0xd4>)
 8000316:	f001 fec9 	bl	80020ac <HAL_TIMEx_MasterConfigSynchronization>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d001      	beq.n	8000324 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8000320:	f000 f8fa 	bl	8000518 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000324:	2360      	movs	r3, #96	@ 0x60
 8000326:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000328:	2300      	movs	r3, #0
 800032a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800032c:	2300      	movs	r3, #0
 800032e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000330:	2300      	movs	r3, #0
 8000332:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000334:	1d3b      	adds	r3, r7, #4
 8000336:	2200      	movs	r2, #0
 8000338:	4619      	mov	r1, r3
 800033a:	4812      	ldr	r0, [pc, #72]	@ (8000384 <MX_TIM3_Init+0xd4>)
 800033c:	f001 fbb6 	bl	8001aac <HAL_TIM_PWM_ConfigChannel>
 8000340:	4603      	mov	r3, r0
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000346:	f000 f8e7 	bl	8000518 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	2204      	movs	r2, #4
 800034e:	4619      	mov	r1, r3
 8000350:	480c      	ldr	r0, [pc, #48]	@ (8000384 <MX_TIM3_Init+0xd4>)
 8000352:	f001 fbab 	bl	8001aac <HAL_TIM_PWM_ConfigChannel>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d001      	beq.n	8000360 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800035c:	f000 f8dc 	bl	8000518 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	220c      	movs	r2, #12
 8000364:	4619      	mov	r1, r3
 8000366:	4807      	ldr	r0, [pc, #28]	@ (8000384 <MX_TIM3_Init+0xd4>)
 8000368:	f001 fba0 	bl	8001aac <HAL_TIM_PWM_ConfigChannel>
 800036c:	4603      	mov	r3, r0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d001      	beq.n	8000376 <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 8000372:	f000 f8d1 	bl	8000518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000376:	4803      	ldr	r0, [pc, #12]	@ (8000384 <MX_TIM3_Init+0xd4>)
 8000378:	f000 f924 	bl	80005c4 <HAL_TIM_MspPostInit>

}
 800037c:	bf00      	nop
 800037e:	3728      	adds	r7, #40	@ 0x28
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	2000007c 	.word	0x2000007c
 8000388:	40000400 	.word	0x40000400

0800038c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b088      	sub	sp, #32
 8000390:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000392:	f107 0310 	add.w	r3, r7, #16
 8000396:	2200      	movs	r2, #0
 8000398:	601a      	str	r2, [r3, #0]
 800039a:	605a      	str	r2, [r3, #4]
 800039c:	609a      	str	r2, [r3, #8]
 800039e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003a0:	4b2d      	ldr	r3, [pc, #180]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003a2:	699b      	ldr	r3, [r3, #24]
 80003a4:	4a2c      	ldr	r2, [pc, #176]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003a6:	f043 0310 	orr.w	r3, r3, #16
 80003aa:	6193      	str	r3, [r2, #24]
 80003ac:	4b2a      	ldr	r3, [pc, #168]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	f003 0310 	and.w	r3, r3, #16
 80003b4:	60fb      	str	r3, [r7, #12]
 80003b6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003b8:	4b27      	ldr	r3, [pc, #156]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	4a26      	ldr	r2, [pc, #152]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003be:	f043 0320 	orr.w	r3, r3, #32
 80003c2:	6193      	str	r3, [r2, #24]
 80003c4:	4b24      	ldr	r3, [pc, #144]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	f003 0320 	and.w	r3, r3, #32
 80003cc:	60bb      	str	r3, [r7, #8]
 80003ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003d0:	4b21      	ldr	r3, [pc, #132]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	4a20      	ldr	r2, [pc, #128]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003d6:	f043 0304 	orr.w	r3, r3, #4
 80003da:	6193      	str	r3, [r2, #24]
 80003dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	f003 0304 	and.w	r3, r3, #4
 80003e4:	607b      	str	r3, [r7, #4]
 80003e6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003ea:	699b      	ldr	r3, [r3, #24]
 80003ec:	4a1a      	ldr	r2, [pc, #104]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003ee:	f043 0308 	orr.w	r3, r3, #8
 80003f2:	6193      	str	r3, [r2, #24]
 80003f4:	4b18      	ldr	r3, [pc, #96]	@ (8000458 <MX_GPIO_Init+0xcc>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	f003 0308 	and.w	r3, r3, #8
 80003fc:	603b      	str	r3, [r7, #0]
 80003fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000400:	2200      	movs	r2, #0
 8000402:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000406:	4815      	ldr	r0, [pc, #84]	@ (800045c <MX_GPIO_Init+0xd0>)
 8000408:	f000 fc80 	bl	8000d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800040c:	2200      	movs	r2, #0
 800040e:	210f      	movs	r1, #15
 8000410:	4813      	ldr	r0, [pc, #76]	@ (8000460 <MX_GPIO_Init+0xd4>)
 8000412:	f000 fc7b 	bl	8000d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000416:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800041a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800041c:	2301      	movs	r3, #1
 800041e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000420:	2300      	movs	r3, #0
 8000422:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000424:	2302      	movs	r3, #2
 8000426:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000428:	f107 0310 	add.w	r3, r7, #16
 800042c:	4619      	mov	r1, r3
 800042e:	480b      	ldr	r0, [pc, #44]	@ (800045c <MX_GPIO_Init+0xd0>)
 8000430:	f000 fae8 	bl	8000a04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000434:	230f      	movs	r3, #15
 8000436:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000438:	2301      	movs	r3, #1
 800043a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043c:	2300      	movs	r3, #0
 800043e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000440:	2302      	movs	r3, #2
 8000442:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000444:	f107 0310 	add.w	r3, r7, #16
 8000448:	4619      	mov	r1, r3
 800044a:	4805      	ldr	r0, [pc, #20]	@ (8000460 <MX_GPIO_Init+0xd4>)
 800044c:	f000 fada 	bl	8000a04 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000450:	bf00      	nop
 8000452:	3720      	adds	r7, #32
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}
 8000458:	40021000 	.word	0x40021000
 800045c:	40011000 	.word	0x40011000
 8000460:	40010800 	.word	0x40010800

08000464 <task1_handler>:

/* USER CODE BEGIN 4 */
void task1_handler(void *pvparameter){
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
	motor_data data;
	while(1){
		data.dir=Forward;
 800046c:	2300      	movs	r3, #0
 800046e:	723b      	strb	r3, [r7, #8]
		data.speed=100;
 8000470:	2364      	movs	r3, #100	@ 0x64
 8000472:	60fb      	str	r3, [r7, #12]
		xQueueSend(qMotordataHandle,(void *)&data,portMAX_DELAY);
 8000474:	4b05      	ldr	r3, [pc, #20]	@ (800048c <task1_handler+0x28>)
 8000476:	6818      	ldr	r0, [r3, #0]
 8000478:	f107 0108 	add.w	r1, r7, #8
 800047c:	2300      	movs	r3, #0
 800047e:	f04f 32ff 	mov.w	r2, #4294967295
 8000482:	f002 f81f 	bl	80024c4 <xQueueGenericSend>
		data.dir=Forward;
 8000486:	bf00      	nop
 8000488:	e7f0      	b.n	800046c <task1_handler+0x8>
 800048a:	bf00      	nop
 800048c:	200000cc 	.word	0x200000cc

08000490 <motor_handler>:
	}
}
void motor_handler (void *pvparameter){
 8000490:	b580      	push	{r7, lr}
 8000492:	b084      	sub	sp, #16
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
	motor_data data;
	while(1){
		xQueueReceive(qMotordataHandle,(void *)&data, portMAX_DELAY);
 8000498:	4b13      	ldr	r3, [pc, #76]	@ (80004e8 <motor_handler+0x58>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	f107 0108 	add.w	r1, r7, #8
 80004a0:	f04f 32ff 	mov.w	r2, #4294967295
 80004a4:	4618      	mov	r0, r3
 80004a6:	f002 f90f 	bl	80026c8 <xQueueReceive>
		if(data.dir == Forward){
 80004aa:	7a3b      	ldrb	r3, [r7, #8]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d1f3      	bne.n	8000498 <motor_handler+0x8>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 80004b0:	2201      	movs	r2, #1
 80004b2:	2101      	movs	r1, #1
 80004b4:	480d      	ldr	r0, [pc, #52]	@ (80004ec <motor_handler+0x5c>)
 80004b6:	f000 fc29 	bl	8000d0c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 80004ba:	2200      	movs	r2, #0
 80004bc:	2102      	movs	r1, #2
 80004be:	480b      	ldr	r0, [pc, #44]	@ (80004ec <motor_handler+0x5c>)
 80004c0:	f000 fc24 	bl	8000d0c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 1);
 80004c4:	2201      	movs	r2, #1
 80004c6:	2104      	movs	r1, #4
 80004c8:	4808      	ldr	r0, [pc, #32]	@ (80004ec <motor_handler+0x5c>)
 80004ca:	f000 fc1f 	bl	8000d0c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 80004ce:	2200      	movs	r2, #0
 80004d0:	2108      	movs	r1, #8
 80004d2:	4806      	ldr	r0, [pc, #24]	@ (80004ec <motor_handler+0x5c>)
 80004d4:	f000 fc1a 	bl	8000d0c <HAL_GPIO_WritePin>
			TIM3->CCR1=100;
 80004d8:	4b05      	ldr	r3, [pc, #20]	@ (80004f0 <motor_handler+0x60>)
 80004da:	2264      	movs	r2, #100	@ 0x64
 80004dc:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM3->CCR4=100;
 80004de:	4b04      	ldr	r3, [pc, #16]	@ (80004f0 <motor_handler+0x60>)
 80004e0:	2264      	movs	r2, #100	@ 0x64
 80004e2:	641a      	str	r2, [r3, #64]	@ 0x40
		xQueueReceive(qMotordataHandle,(void *)&data, portMAX_DELAY);
 80004e4:	e7d8      	b.n	8000498 <motor_handler+0x8>
 80004e6:	bf00      	nop
 80004e8:	200000cc 	.word	0x200000cc
 80004ec:	40010800 	.word	0x40010800
 80004f0:	40000400 	.word	0x40000400

080004f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	4a04      	ldr	r2, [pc, #16]	@ (8000514 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000502:	4293      	cmp	r3, r2
 8000504:	d101      	bne.n	800050a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000506:	f000 f981 	bl	800080c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800050a:	bf00      	nop
 800050c:	3708      	adds	r7, #8
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	40012c00 	.word	0x40012c00

08000518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800051c:	b672      	cpsid	i
}
 800051e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000520:	bf00      	nop
 8000522:	e7fd      	b.n	8000520 <Error_Handler+0x8>

08000524 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000524:	b480      	push	{r7}
 8000526:	b085      	sub	sp, #20
 8000528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800052a:	4b15      	ldr	r3, [pc, #84]	@ (8000580 <HAL_MspInit+0x5c>)
 800052c:	699b      	ldr	r3, [r3, #24]
 800052e:	4a14      	ldr	r2, [pc, #80]	@ (8000580 <HAL_MspInit+0x5c>)
 8000530:	f043 0301 	orr.w	r3, r3, #1
 8000534:	6193      	str	r3, [r2, #24]
 8000536:	4b12      	ldr	r3, [pc, #72]	@ (8000580 <HAL_MspInit+0x5c>)
 8000538:	699b      	ldr	r3, [r3, #24]
 800053a:	f003 0301 	and.w	r3, r3, #1
 800053e:	60bb      	str	r3, [r7, #8]
 8000540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000542:	4b0f      	ldr	r3, [pc, #60]	@ (8000580 <HAL_MspInit+0x5c>)
 8000544:	69db      	ldr	r3, [r3, #28]
 8000546:	4a0e      	ldr	r2, [pc, #56]	@ (8000580 <HAL_MspInit+0x5c>)
 8000548:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800054c:	61d3      	str	r3, [r2, #28]
 800054e:	4b0c      	ldr	r3, [pc, #48]	@ (8000580 <HAL_MspInit+0x5c>)
 8000550:	69db      	ldr	r3, [r3, #28]
 8000552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000556:	607b      	str	r3, [r7, #4]
 8000558:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800055a:	4b0a      	ldr	r3, [pc, #40]	@ (8000584 <HAL_MspInit+0x60>)
 800055c:	685b      	ldr	r3, [r3, #4]
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800056e:	60fb      	str	r3, [r7, #12]
 8000570:	4a04      	ldr	r2, [pc, #16]	@ (8000584 <HAL_MspInit+0x60>)
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000576:	bf00      	nop
 8000578:	3714      	adds	r7, #20
 800057a:	46bd      	mov	sp, r7
 800057c:	bc80      	pop	{r7}
 800057e:	4770      	bx	lr
 8000580:	40021000 	.word	0x40021000
 8000584:	40010000 	.word	0x40010000

08000588 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000588:	b480      	push	{r7}
 800058a:	b085      	sub	sp, #20
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a09      	ldr	r2, [pc, #36]	@ (80005bc <HAL_TIM_PWM_MspInit+0x34>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d10b      	bne.n	80005b2 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800059a:	4b09      	ldr	r3, [pc, #36]	@ (80005c0 <HAL_TIM_PWM_MspInit+0x38>)
 800059c:	69db      	ldr	r3, [r3, #28]
 800059e:	4a08      	ldr	r2, [pc, #32]	@ (80005c0 <HAL_TIM_PWM_MspInit+0x38>)
 80005a0:	f043 0302 	orr.w	r3, r3, #2
 80005a4:	61d3      	str	r3, [r2, #28]
 80005a6:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <HAL_TIM_PWM_MspInit+0x38>)
 80005a8:	69db      	ldr	r3, [r3, #28]
 80005aa:	f003 0302 	and.w	r3, r3, #2
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80005b2:	bf00      	nop
 80005b4:	3714      	adds	r7, #20
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr
 80005bc:	40000400 	.word	0x40000400
 80005c0:	40021000 	.word	0x40021000

080005c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b088      	sub	sp, #32
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005cc:	f107 0310 	add.w	r3, r7, #16
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a1b      	ldr	r2, [pc, #108]	@ (800064c <HAL_TIM_MspPostInit+0x88>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d12f      	bne.n	8000644 <HAL_TIM_MspPostInit+0x80>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000650 <HAL_TIM_MspPostInit+0x8c>)
 80005e6:	699b      	ldr	r3, [r3, #24]
 80005e8:	4a19      	ldr	r2, [pc, #100]	@ (8000650 <HAL_TIM_MspPostInit+0x8c>)
 80005ea:	f043 0304 	orr.w	r3, r3, #4
 80005ee:	6193      	str	r3, [r2, #24]
 80005f0:	4b17      	ldr	r3, [pc, #92]	@ (8000650 <HAL_TIM_MspPostInit+0x8c>)
 80005f2:	699b      	ldr	r3, [r3, #24]
 80005f4:	f003 0304 	and.w	r3, r3, #4
 80005f8:	60fb      	str	r3, [r7, #12]
 80005fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fc:	4b14      	ldr	r3, [pc, #80]	@ (8000650 <HAL_TIM_MspPostInit+0x8c>)
 80005fe:	699b      	ldr	r3, [r3, #24]
 8000600:	4a13      	ldr	r2, [pc, #76]	@ (8000650 <HAL_TIM_MspPostInit+0x8c>)
 8000602:	f043 0308 	orr.w	r3, r3, #8
 8000606:	6193      	str	r3, [r2, #24]
 8000608:	4b11      	ldr	r3, [pc, #68]	@ (8000650 <HAL_TIM_MspPostInit+0x8c>)
 800060a:	699b      	ldr	r3, [r3, #24]
 800060c:	f003 0308 	and.w	r3, r3, #8
 8000610:	60bb      	str	r3, [r7, #8]
 8000612:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000614:	23c0      	movs	r3, #192	@ 0xc0
 8000616:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000618:	2302      	movs	r3, #2
 800061a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061c:	2302      	movs	r3, #2
 800061e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	4619      	mov	r1, r3
 8000626:	480b      	ldr	r0, [pc, #44]	@ (8000654 <HAL_TIM_MspPostInit+0x90>)
 8000628:	f000 f9ec 	bl	8000a04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800062c:	2302      	movs	r3, #2
 800062e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000630:	2302      	movs	r3, #2
 8000632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000634:	2302      	movs	r3, #2
 8000636:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000638:	f107 0310 	add.w	r3, r7, #16
 800063c:	4619      	mov	r1, r3
 800063e:	4806      	ldr	r0, [pc, #24]	@ (8000658 <HAL_TIM_MspPostInit+0x94>)
 8000640:	f000 f9e0 	bl	8000a04 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000644:	bf00      	nop
 8000646:	3720      	adds	r7, #32
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40000400 	.word	0x40000400
 8000650:	40021000 	.word	0x40021000
 8000654:	40010800 	.word	0x40010800
 8000658:	40010c00 	.word	0x40010c00

0800065c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b08c      	sub	sp, #48	@ 0x30
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000664:	2300      	movs	r3, #0
 8000666:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000668:	2300      	movs	r3, #0
 800066a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 800066c:	2300      	movs	r3, #0
 800066e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000672:	4b2e      	ldr	r3, [pc, #184]	@ (800072c <HAL_InitTick+0xd0>)
 8000674:	699b      	ldr	r3, [r3, #24]
 8000676:	4a2d      	ldr	r2, [pc, #180]	@ (800072c <HAL_InitTick+0xd0>)
 8000678:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800067c:	6193      	str	r3, [r2, #24]
 800067e:	4b2b      	ldr	r3, [pc, #172]	@ (800072c <HAL_InitTick+0xd0>)
 8000680:	699b      	ldr	r3, [r3, #24]
 8000682:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800068a:	f107 020c 	add.w	r2, r7, #12
 800068e:	f107 0310 	add.w	r3, r7, #16
 8000692:	4611      	mov	r1, r2
 8000694:	4618      	mov	r0, r3
 8000696:	f000 ff2f 	bl	80014f8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800069a:	f000 ff19 	bl	80014d0 <HAL_RCC_GetPCLK2Freq>
 800069e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80006a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006a2:	4a23      	ldr	r2, [pc, #140]	@ (8000730 <HAL_InitTick+0xd4>)
 80006a4:	fba2 2303 	umull	r2, r3, r2, r3
 80006a8:	0c9b      	lsrs	r3, r3, #18
 80006aa:	3b01      	subs	r3, #1
 80006ac:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80006ae:	4b21      	ldr	r3, [pc, #132]	@ (8000734 <HAL_InitTick+0xd8>)
 80006b0:	4a21      	ldr	r2, [pc, #132]	@ (8000738 <HAL_InitTick+0xdc>)
 80006b2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80006b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000734 <HAL_InitTick+0xd8>)
 80006b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006ba:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80006bc:	4a1d      	ldr	r2, [pc, #116]	@ (8000734 <HAL_InitTick+0xd8>)
 80006be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006c0:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80006c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000734 <HAL_InitTick+0xd8>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000734 <HAL_InitTick+0xd8>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006ce:	4b19      	ldr	r3, [pc, #100]	@ (8000734 <HAL_InitTick+0xd8>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80006d4:	4817      	ldr	r0, [pc, #92]	@ (8000734 <HAL_InitTick+0xd8>)
 80006d6:	f000 ff5d 	bl	8001594 <HAL_TIM_Base_Init>
 80006da:	4603      	mov	r3, r0
 80006dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80006e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d11b      	bne.n	8000720 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80006e8:	4812      	ldr	r0, [pc, #72]	@ (8000734 <HAL_InitTick+0xd8>)
 80006ea:	f000 ffab 	bl	8001644 <HAL_TIM_Base_Start_IT>
 80006ee:	4603      	mov	r3, r0
 80006f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80006f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d111      	bne.n	8000720 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80006fc:	2019      	movs	r0, #25
 80006fe:	f000 f972 	bl	80009e6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	2b0f      	cmp	r3, #15
 8000706:	d808      	bhi.n	800071a <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000708:	2200      	movs	r2, #0
 800070a:	6879      	ldr	r1, [r7, #4]
 800070c:	2019      	movs	r0, #25
 800070e:	f000 f94e 	bl	80009ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000712:	4a0a      	ldr	r2, [pc, #40]	@ (800073c <HAL_InitTick+0xe0>)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	6013      	str	r3, [r2, #0]
 8000718:	e002      	b.n	8000720 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 800071a:	2301      	movs	r3, #1
 800071c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000720:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000724:	4618      	mov	r0, r3
 8000726:	3730      	adds	r7, #48	@ 0x30
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40021000 	.word	0x40021000
 8000730:	431bde83 	.word	0x431bde83
 8000734:	200000d0 	.word	0x200000d0
 8000738:	40012c00 	.word	0x40012c00
 800073c:	20000004 	.word	0x20000004

08000740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <NMI_Handler+0x4>

08000748 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <HardFault_Handler+0x4>

08000750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <MemManage_Handler+0x4>

08000758 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800075c:	bf00      	nop
 800075e:	e7fd      	b.n	800075c <BusFault_Handler+0x4>

08000760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000764:	bf00      	nop
 8000766:	e7fd      	b.n	8000764 <UsageFault_Handler+0x4>

08000768 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800076c:	bf00      	nop
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr

08000774 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000778:	4802      	ldr	r0, [pc, #8]	@ (8000784 <TIM1_UP_IRQHandler+0x10>)
 800077a:	f001 f8a7 	bl	80018cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200000d0 	.word	0x200000d0

08000788 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr

08000794 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000794:	f7ff fff8 	bl	8000788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000798:	480b      	ldr	r0, [pc, #44]	@ (80007c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800079a:	490c      	ldr	r1, [pc, #48]	@ (80007cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800079c:	4a0c      	ldr	r2, [pc, #48]	@ (80007d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800079e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007a0:	e002      	b.n	80007a8 <LoopCopyDataInit>

080007a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007a6:	3304      	adds	r3, #4

080007a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007ac:	d3f9      	bcc.n	80007a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ae:	4a09      	ldr	r2, [pc, #36]	@ (80007d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007b0:	4c09      	ldr	r4, [pc, #36]	@ (80007d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007b4:	e001      	b.n	80007ba <LoopFillZerobss>

080007b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b8:	3204      	adds	r2, #4

080007ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007bc:	d3fb      	bcc.n	80007b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007be:	f003 fb7d 	bl	8003ebc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007c2:	f7ff fcc5 	bl	8000150 <main>
  bx lr
 80007c6:	4770      	bx	lr
  ldr r0, =_sdata
 80007c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007cc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80007d0:	0800402c 	.word	0x0800402c
  ldr r2, =_sbss
 80007d4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80007d8:	200023a8 	.word	0x200023a8

080007dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007dc:	e7fe      	b.n	80007dc <ADC1_2_IRQHandler>
	...

080007e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007e4:	4b08      	ldr	r3, [pc, #32]	@ (8000808 <HAL_Init+0x28>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a07      	ldr	r2, [pc, #28]	@ (8000808 <HAL_Init+0x28>)
 80007ea:	f043 0310 	orr.w	r3, r3, #16
 80007ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007f0:	2003      	movs	r0, #3
 80007f2:	f000 f8d1 	bl	8000998 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007f6:	200f      	movs	r0, #15
 80007f8:	f7ff ff30 	bl	800065c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007fc:	f7ff fe92 	bl	8000524 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40022000 	.word	0x40022000

0800080c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000810:	4b05      	ldr	r3, [pc, #20]	@ (8000828 <HAL_IncTick+0x1c>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	461a      	mov	r2, r3
 8000816:	4b05      	ldr	r3, [pc, #20]	@ (800082c <HAL_IncTick+0x20>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4413      	add	r3, r2
 800081c:	4a03      	ldr	r2, [pc, #12]	@ (800082c <HAL_IncTick+0x20>)
 800081e:	6013      	str	r3, [r2, #0]
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	bc80      	pop	{r7}
 8000826:	4770      	bx	lr
 8000828:	20000008 	.word	0x20000008
 800082c:	20000118 	.word	0x20000118

08000830 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  return uwTick;
 8000834:	4b02      	ldr	r3, [pc, #8]	@ (8000840 <HAL_GetTick+0x10>)
 8000836:	681b      	ldr	r3, [r3, #0]
}
 8000838:	4618      	mov	r0, r3
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr
 8000840:	20000118 	.word	0x20000118

08000844 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f003 0307 	and.w	r3, r3, #7
 8000852:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000854:	4b0c      	ldr	r3, [pc, #48]	@ (8000888 <__NVIC_SetPriorityGrouping+0x44>)
 8000856:	68db      	ldr	r3, [r3, #12]
 8000858:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800085a:	68ba      	ldr	r2, [r7, #8]
 800085c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000860:	4013      	ands	r3, r2
 8000862:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800086c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000870:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000874:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000876:	4a04      	ldr	r2, [pc, #16]	@ (8000888 <__NVIC_SetPriorityGrouping+0x44>)
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	60d3      	str	r3, [r2, #12]
}
 800087c:	bf00      	nop
 800087e:	3714      	adds	r7, #20
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	e000ed00 	.word	0xe000ed00

0800088c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000890:	4b04      	ldr	r3, [pc, #16]	@ (80008a4 <__NVIC_GetPriorityGrouping+0x18>)
 8000892:	68db      	ldr	r3, [r3, #12]
 8000894:	0a1b      	lsrs	r3, r3, #8
 8000896:	f003 0307 	and.w	r3, r3, #7
}
 800089a:	4618      	mov	r0, r3
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	e000ed00 	.word	0xe000ed00

080008a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	4603      	mov	r3, r0
 80008b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	db0b      	blt.n	80008d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	f003 021f 	and.w	r2, r3, #31
 80008c0:	4906      	ldr	r1, [pc, #24]	@ (80008dc <__NVIC_EnableIRQ+0x34>)
 80008c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c6:	095b      	lsrs	r3, r3, #5
 80008c8:	2001      	movs	r0, #1
 80008ca:	fa00 f202 	lsl.w	r2, r0, r2
 80008ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008d2:	bf00      	nop
 80008d4:	370c      	adds	r7, #12
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr
 80008dc:	e000e100 	.word	0xe000e100

080008e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	db0a      	blt.n	800090a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	490c      	ldr	r1, [pc, #48]	@ (800092c <__NVIC_SetPriority+0x4c>)
 80008fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fe:	0112      	lsls	r2, r2, #4
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	440b      	add	r3, r1
 8000904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000908:	e00a      	b.n	8000920 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4908      	ldr	r1, [pc, #32]	@ (8000930 <__NVIC_SetPriority+0x50>)
 8000910:	79fb      	ldrb	r3, [r7, #7]
 8000912:	f003 030f 	and.w	r3, r3, #15
 8000916:	3b04      	subs	r3, #4
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	b2d2      	uxtb	r2, r2
 800091c:	440b      	add	r3, r1
 800091e:	761a      	strb	r2, [r3, #24]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	bc80      	pop	{r7}
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000934:	b480      	push	{r7}
 8000936:	b089      	sub	sp, #36	@ 0x24
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f003 0307 	and.w	r3, r3, #7
 8000946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	f1c3 0307 	rsb	r3, r3, #7
 800094e:	2b04      	cmp	r3, #4
 8000950:	bf28      	it	cs
 8000952:	2304      	movcs	r3, #4
 8000954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3304      	adds	r3, #4
 800095a:	2b06      	cmp	r3, #6
 800095c:	d902      	bls.n	8000964 <NVIC_EncodePriority+0x30>
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3b03      	subs	r3, #3
 8000962:	e000      	b.n	8000966 <NVIC_EncodePriority+0x32>
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000968:	f04f 32ff 	mov.w	r2, #4294967295
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	43da      	mvns	r2, r3
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	401a      	ands	r2, r3
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800097c:	f04f 31ff 	mov.w	r1, #4294967295
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	fa01 f303 	lsl.w	r3, r1, r3
 8000986:	43d9      	mvns	r1, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800098c:	4313      	orrs	r3, r2
         );
}
 800098e:	4618      	mov	r0, r3
 8000990:	3724      	adds	r7, #36	@ 0x24
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr

08000998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f7ff ff4f 	bl	8000844 <__NVIC_SetPriorityGrouping>
}
 80009a6:	bf00      	nop
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}

080009ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b086      	sub	sp, #24
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	4603      	mov	r3, r0
 80009b6:	60b9      	str	r1, [r7, #8]
 80009b8:	607a      	str	r2, [r7, #4]
 80009ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009bc:	2300      	movs	r3, #0
 80009be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009c0:	f7ff ff64 	bl	800088c <__NVIC_GetPriorityGrouping>
 80009c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	68b9      	ldr	r1, [r7, #8]
 80009ca:	6978      	ldr	r0, [r7, #20]
 80009cc:	f7ff ffb2 	bl	8000934 <NVIC_EncodePriority>
 80009d0:	4602      	mov	r2, r0
 80009d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009d6:	4611      	mov	r1, r2
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff ff81 	bl	80008e0 <__NVIC_SetPriority>
}
 80009de:	bf00      	nop
 80009e0:	3718      	adds	r7, #24
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}

080009e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	b082      	sub	sp, #8
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	4603      	mov	r3, r0
 80009ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff ff57 	bl	80008a8 <__NVIC_EnableIRQ>
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
	...

08000a04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b08b      	sub	sp, #44	@ 0x2c
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a12:	2300      	movs	r3, #0
 8000a14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a16:	e169      	b.n	8000cec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	69fa      	ldr	r2, [r7, #28]
 8000a28:	4013      	ands	r3, r2
 8000a2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a2c:	69ba      	ldr	r2, [r7, #24]
 8000a2e:	69fb      	ldr	r3, [r7, #28]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	f040 8158 	bne.w	8000ce6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	4a9a      	ldr	r2, [pc, #616]	@ (8000ca4 <HAL_GPIO_Init+0x2a0>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d05e      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
 8000a40:	4a98      	ldr	r2, [pc, #608]	@ (8000ca4 <HAL_GPIO_Init+0x2a0>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d875      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a46:	4a98      	ldr	r2, [pc, #608]	@ (8000ca8 <HAL_GPIO_Init+0x2a4>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d058      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
 8000a4c:	4a96      	ldr	r2, [pc, #600]	@ (8000ca8 <HAL_GPIO_Init+0x2a4>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d86f      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a52:	4a96      	ldr	r2, [pc, #600]	@ (8000cac <HAL_GPIO_Init+0x2a8>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d052      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
 8000a58:	4a94      	ldr	r2, [pc, #592]	@ (8000cac <HAL_GPIO_Init+0x2a8>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d869      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a5e:	4a94      	ldr	r2, [pc, #592]	@ (8000cb0 <HAL_GPIO_Init+0x2ac>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d04c      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
 8000a64:	4a92      	ldr	r2, [pc, #584]	@ (8000cb0 <HAL_GPIO_Init+0x2ac>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d863      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a6a:	4a92      	ldr	r2, [pc, #584]	@ (8000cb4 <HAL_GPIO_Init+0x2b0>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d046      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
 8000a70:	4a90      	ldr	r2, [pc, #576]	@ (8000cb4 <HAL_GPIO_Init+0x2b0>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d85d      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a76:	2b12      	cmp	r3, #18
 8000a78:	d82a      	bhi.n	8000ad0 <HAL_GPIO_Init+0xcc>
 8000a7a:	2b12      	cmp	r3, #18
 8000a7c:	d859      	bhi.n	8000b32 <HAL_GPIO_Init+0x12e>
 8000a7e:	a201      	add	r2, pc, #4	@ (adr r2, 8000a84 <HAL_GPIO_Init+0x80>)
 8000a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a84:	08000aff 	.word	0x08000aff
 8000a88:	08000ad9 	.word	0x08000ad9
 8000a8c:	08000aeb 	.word	0x08000aeb
 8000a90:	08000b2d 	.word	0x08000b2d
 8000a94:	08000b33 	.word	0x08000b33
 8000a98:	08000b33 	.word	0x08000b33
 8000a9c:	08000b33 	.word	0x08000b33
 8000aa0:	08000b33 	.word	0x08000b33
 8000aa4:	08000b33 	.word	0x08000b33
 8000aa8:	08000b33 	.word	0x08000b33
 8000aac:	08000b33 	.word	0x08000b33
 8000ab0:	08000b33 	.word	0x08000b33
 8000ab4:	08000b33 	.word	0x08000b33
 8000ab8:	08000b33 	.word	0x08000b33
 8000abc:	08000b33 	.word	0x08000b33
 8000ac0:	08000b33 	.word	0x08000b33
 8000ac4:	08000b33 	.word	0x08000b33
 8000ac8:	08000ae1 	.word	0x08000ae1
 8000acc:	08000af5 	.word	0x08000af5
 8000ad0:	4a79      	ldr	r2, [pc, #484]	@ (8000cb8 <HAL_GPIO_Init+0x2b4>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d013      	beq.n	8000afe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ad6:	e02c      	b.n	8000b32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	623b      	str	r3, [r7, #32]
          break;
 8000ade:	e029      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	3304      	adds	r3, #4
 8000ae6:	623b      	str	r3, [r7, #32]
          break;
 8000ae8:	e024      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	68db      	ldr	r3, [r3, #12]
 8000aee:	3308      	adds	r3, #8
 8000af0:	623b      	str	r3, [r7, #32]
          break;
 8000af2:	e01f      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	68db      	ldr	r3, [r3, #12]
 8000af8:	330c      	adds	r3, #12
 8000afa:	623b      	str	r3, [r7, #32]
          break;
 8000afc:	e01a      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	689b      	ldr	r3, [r3, #8]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d102      	bne.n	8000b0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b06:	2304      	movs	r3, #4
 8000b08:	623b      	str	r3, [r7, #32]
          break;
 8000b0a:	e013      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d105      	bne.n	8000b20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b14:	2308      	movs	r3, #8
 8000b16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	69fa      	ldr	r2, [r7, #28]
 8000b1c:	611a      	str	r2, [r3, #16]
          break;
 8000b1e:	e009      	b.n	8000b34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b20:	2308      	movs	r3, #8
 8000b22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	69fa      	ldr	r2, [r7, #28]
 8000b28:	615a      	str	r2, [r3, #20]
          break;
 8000b2a:	e003      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	623b      	str	r3, [r7, #32]
          break;
 8000b30:	e000      	b.n	8000b34 <HAL_GPIO_Init+0x130>
          break;
 8000b32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b34:	69bb      	ldr	r3, [r7, #24]
 8000b36:	2bff      	cmp	r3, #255	@ 0xff
 8000b38:	d801      	bhi.n	8000b3e <HAL_GPIO_Init+0x13a>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	e001      	b.n	8000b42 <HAL_GPIO_Init+0x13e>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	3304      	adds	r3, #4
 8000b42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	2bff      	cmp	r3, #255	@ 0xff
 8000b48:	d802      	bhi.n	8000b50 <HAL_GPIO_Init+0x14c>
 8000b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	e002      	b.n	8000b56 <HAL_GPIO_Init+0x152>
 8000b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b52:	3b08      	subs	r3, #8
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	210f      	movs	r1, #15
 8000b5e:	693b      	ldr	r3, [r7, #16]
 8000b60:	fa01 f303 	lsl.w	r3, r1, r3
 8000b64:	43db      	mvns	r3, r3
 8000b66:	401a      	ands	r2, r3
 8000b68:	6a39      	ldr	r1, [r7, #32]
 8000b6a:	693b      	ldr	r3, [r7, #16]
 8000b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b70:	431a      	orrs	r2, r3
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	f000 80b1 	beq.w	8000ce6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b84:	4b4d      	ldr	r3, [pc, #308]	@ (8000cbc <HAL_GPIO_Init+0x2b8>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	4a4c      	ldr	r2, [pc, #304]	@ (8000cbc <HAL_GPIO_Init+0x2b8>)
 8000b8a:	f043 0301 	orr.w	r3, r3, #1
 8000b8e:	6193      	str	r3, [r2, #24]
 8000b90:	4b4a      	ldr	r3, [pc, #296]	@ (8000cbc <HAL_GPIO_Init+0x2b8>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	f003 0301 	and.w	r3, r3, #1
 8000b98:	60bb      	str	r3, [r7, #8]
 8000b9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b9c:	4a48      	ldr	r2, [pc, #288]	@ (8000cc0 <HAL_GPIO_Init+0x2bc>)
 8000b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ba0:	089b      	lsrs	r3, r3, #2
 8000ba2:	3302      	adds	r3, #2
 8000ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ba8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bac:	f003 0303 	and.w	r3, r3, #3
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	220f      	movs	r2, #15
 8000bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	68fa      	ldr	r2, [r7, #12]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a40      	ldr	r2, [pc, #256]	@ (8000cc4 <HAL_GPIO_Init+0x2c0>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d013      	beq.n	8000bf0 <HAL_GPIO_Init+0x1ec>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a3f      	ldr	r2, [pc, #252]	@ (8000cc8 <HAL_GPIO_Init+0x2c4>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d00d      	beq.n	8000bec <HAL_GPIO_Init+0x1e8>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a3e      	ldr	r2, [pc, #248]	@ (8000ccc <HAL_GPIO_Init+0x2c8>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d007      	beq.n	8000be8 <HAL_GPIO_Init+0x1e4>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a3d      	ldr	r2, [pc, #244]	@ (8000cd0 <HAL_GPIO_Init+0x2cc>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d101      	bne.n	8000be4 <HAL_GPIO_Init+0x1e0>
 8000be0:	2303      	movs	r3, #3
 8000be2:	e006      	b.n	8000bf2 <HAL_GPIO_Init+0x1ee>
 8000be4:	2304      	movs	r3, #4
 8000be6:	e004      	b.n	8000bf2 <HAL_GPIO_Init+0x1ee>
 8000be8:	2302      	movs	r3, #2
 8000bea:	e002      	b.n	8000bf2 <HAL_GPIO_Init+0x1ee>
 8000bec:	2301      	movs	r3, #1
 8000bee:	e000      	b.n	8000bf2 <HAL_GPIO_Init+0x1ee>
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bf4:	f002 0203 	and.w	r2, r2, #3
 8000bf8:	0092      	lsls	r2, r2, #2
 8000bfa:	4093      	lsls	r3, r2
 8000bfc:	68fa      	ldr	r2, [r7, #12]
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c02:	492f      	ldr	r1, [pc, #188]	@ (8000cc0 <HAL_GPIO_Init+0x2bc>)
 8000c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c06:	089b      	lsrs	r3, r3, #2
 8000c08:	3302      	adds	r3, #2
 8000c0a:	68fa      	ldr	r2, [r7, #12]
 8000c0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d006      	beq.n	8000c2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c1c:	4b2d      	ldr	r3, [pc, #180]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c1e:	689a      	ldr	r2, [r3, #8]
 8000c20:	492c      	ldr	r1, [pc, #176]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c22:	69bb      	ldr	r3, [r7, #24]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	608b      	str	r3, [r1, #8]
 8000c28:	e006      	b.n	8000c38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c2c:	689a      	ldr	r2, [r3, #8]
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	43db      	mvns	r3, r3
 8000c32:	4928      	ldr	r1, [pc, #160]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c34:	4013      	ands	r3, r2
 8000c36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d006      	beq.n	8000c52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c44:	4b23      	ldr	r3, [pc, #140]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c46:	68da      	ldr	r2, [r3, #12]
 8000c48:	4922      	ldr	r1, [pc, #136]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c4a:	69bb      	ldr	r3, [r7, #24]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	60cb      	str	r3, [r1, #12]
 8000c50:	e006      	b.n	8000c60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c52:	4b20      	ldr	r3, [pc, #128]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c54:	68da      	ldr	r2, [r3, #12]
 8000c56:	69bb      	ldr	r3, [r7, #24]
 8000c58:	43db      	mvns	r3, r3
 8000c5a:	491e      	ldr	r1, [pc, #120]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d006      	beq.n	8000c7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c6c:	4b19      	ldr	r3, [pc, #100]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c6e:	685a      	ldr	r2, [r3, #4]
 8000c70:	4918      	ldr	r1, [pc, #96]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c72:	69bb      	ldr	r3, [r7, #24]
 8000c74:	4313      	orrs	r3, r2
 8000c76:	604b      	str	r3, [r1, #4]
 8000c78:	e006      	b.n	8000c88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c7a:	4b16      	ldr	r3, [pc, #88]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c7c:	685a      	ldr	r2, [r3, #4]
 8000c7e:	69bb      	ldr	r3, [r7, #24]
 8000c80:	43db      	mvns	r3, r3
 8000c82:	4914      	ldr	r1, [pc, #80]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c84:	4013      	ands	r3, r2
 8000c86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d021      	beq.n	8000cd8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c94:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	490e      	ldr	r1, [pc, #56]	@ (8000cd4 <HAL_GPIO_Init+0x2d0>)
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	600b      	str	r3, [r1, #0]
 8000ca0:	e021      	b.n	8000ce6 <HAL_GPIO_Init+0x2e2>
 8000ca2:	bf00      	nop
 8000ca4:	10320000 	.word	0x10320000
 8000ca8:	10310000 	.word	0x10310000
 8000cac:	10220000 	.word	0x10220000
 8000cb0:	10210000 	.word	0x10210000
 8000cb4:	10120000 	.word	0x10120000
 8000cb8:	10110000 	.word	0x10110000
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	40010000 	.word	0x40010000
 8000cc4:	40010800 	.word	0x40010800
 8000cc8:	40010c00 	.word	0x40010c00
 8000ccc:	40011000 	.word	0x40011000
 8000cd0:	40011400 	.word	0x40011400
 8000cd4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <HAL_GPIO_Init+0x304>)
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	43db      	mvns	r3, r3
 8000ce0:	4909      	ldr	r1, [pc, #36]	@ (8000d08 <HAL_GPIO_Init+0x304>)
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ce8:	3301      	adds	r3, #1
 8000cea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	f47f ae8e 	bne.w	8000a18 <HAL_GPIO_Init+0x14>
  }
}
 8000cfc:	bf00      	nop
 8000cfe:	bf00      	nop
 8000d00:	372c      	adds	r7, #44	@ 0x2c
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bc80      	pop	{r7}
 8000d06:	4770      	bx	lr
 8000d08:	40010400 	.word	0x40010400

08000d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	460b      	mov	r3, r1
 8000d16:	807b      	strh	r3, [r7, #2]
 8000d18:	4613      	mov	r3, r2
 8000d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d1c:	787b      	ldrb	r3, [r7, #1]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d003      	beq.n	8000d2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d22:	887a      	ldrh	r2, [r7, #2]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d28:	e003      	b.n	8000d32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d2a:	887b      	ldrh	r3, [r7, #2]
 8000d2c:	041a      	lsls	r2, r3, #16
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	611a      	str	r2, [r3, #16]
}
 8000d32:	bf00      	nop
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr

08000d3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b086      	sub	sp, #24
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d101      	bne.n	8000d4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e272      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	f000 8087 	beq.w	8000e6a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d5c:	4b92      	ldr	r3, [pc, #584]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f003 030c 	and.w	r3, r3, #12
 8000d64:	2b04      	cmp	r3, #4
 8000d66:	d00c      	beq.n	8000d82 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d68:	4b8f      	ldr	r3, [pc, #572]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f003 030c 	and.w	r3, r3, #12
 8000d70:	2b08      	cmp	r3, #8
 8000d72:	d112      	bne.n	8000d9a <HAL_RCC_OscConfig+0x5e>
 8000d74:	4b8c      	ldr	r3, [pc, #560]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d80:	d10b      	bne.n	8000d9a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d82:	4b89      	ldr	r3, [pc, #548]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d06c      	beq.n	8000e68 <HAL_RCC_OscConfig+0x12c>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d168      	bne.n	8000e68 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	e24c      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000da2:	d106      	bne.n	8000db2 <HAL_RCC_OscConfig+0x76>
 8000da4:	4b80      	ldr	r3, [pc, #512]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a7f      	ldr	r2, [pc, #508]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000daa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dae:	6013      	str	r3, [r2, #0]
 8000db0:	e02e      	b.n	8000e10 <HAL_RCC_OscConfig+0xd4>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d10c      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x98>
 8000dba:	4b7b      	ldr	r3, [pc, #492]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a7a      	ldr	r2, [pc, #488]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000dc4:	6013      	str	r3, [r2, #0]
 8000dc6:	4b78      	ldr	r3, [pc, #480]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a77      	ldr	r2, [pc, #476]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dd0:	6013      	str	r3, [r2, #0]
 8000dd2:	e01d      	b.n	8000e10 <HAL_RCC_OscConfig+0xd4>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ddc:	d10c      	bne.n	8000df8 <HAL_RCC_OscConfig+0xbc>
 8000dde:	4b72      	ldr	r3, [pc, #456]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a71      	ldr	r2, [pc, #452]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000de4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000de8:	6013      	str	r3, [r2, #0]
 8000dea:	4b6f      	ldr	r3, [pc, #444]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a6e      	ldr	r2, [pc, #440]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000df4:	6013      	str	r3, [r2, #0]
 8000df6:	e00b      	b.n	8000e10 <HAL_RCC_OscConfig+0xd4>
 8000df8:	4b6b      	ldr	r3, [pc, #428]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a6a      	ldr	r2, [pc, #424]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000dfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e02:	6013      	str	r3, [r2, #0]
 8000e04:	4b68      	ldr	r3, [pc, #416]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a67      	ldr	r2, [pc, #412]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e0e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d013      	beq.n	8000e40 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e18:	f7ff fd0a 	bl	8000830 <HAL_GetTick>
 8000e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e1e:	e008      	b.n	8000e32 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e20:	f7ff fd06 	bl	8000830 <HAL_GetTick>
 8000e24:	4602      	mov	r2, r0
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	2b64      	cmp	r3, #100	@ 0x64
 8000e2c:	d901      	bls.n	8000e32 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	e200      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e32:	4b5d      	ldr	r3, [pc, #372]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d0f0      	beq.n	8000e20 <HAL_RCC_OscConfig+0xe4>
 8000e3e:	e014      	b.n	8000e6a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e40:	f7ff fcf6 	bl	8000830 <HAL_GetTick>
 8000e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e46:	e008      	b.n	8000e5a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e48:	f7ff fcf2 	bl	8000830 <HAL_GetTick>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	2b64      	cmp	r3, #100	@ 0x64
 8000e54:	d901      	bls.n	8000e5a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e56:	2303      	movs	r3, #3
 8000e58:	e1ec      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e5a:	4b53      	ldr	r3, [pc, #332]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d1f0      	bne.n	8000e48 <HAL_RCC_OscConfig+0x10c>
 8000e66:	e000      	b.n	8000e6a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f003 0302 	and.w	r3, r3, #2
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d063      	beq.n	8000f3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e76:	4b4c      	ldr	r3, [pc, #304]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f003 030c 	and.w	r3, r3, #12
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d00b      	beq.n	8000e9a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e82:	4b49      	ldr	r3, [pc, #292]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f003 030c 	and.w	r3, r3, #12
 8000e8a:	2b08      	cmp	r3, #8
 8000e8c:	d11c      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x18c>
 8000e8e:	4b46      	ldr	r3, [pc, #280]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d116      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e9a:	4b43      	ldr	r3, [pc, #268]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f003 0302 	and.w	r3, r3, #2
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d005      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x176>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	691b      	ldr	r3, [r3, #16]
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d001      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e1c0      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb2:	4b3d      	ldr	r3, [pc, #244]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	695b      	ldr	r3, [r3, #20]
 8000ebe:	00db      	lsls	r3, r3, #3
 8000ec0:	4939      	ldr	r1, [pc, #228]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ec6:	e03a      	b.n	8000f3e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	691b      	ldr	r3, [r3, #16]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d020      	beq.n	8000f12 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ed0:	4b36      	ldr	r3, [pc, #216]	@ (8000fac <HAL_RCC_OscConfig+0x270>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed6:	f7ff fcab 	bl	8000830 <HAL_GetTick>
 8000eda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000edc:	e008      	b.n	8000ef0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ede:	f7ff fca7 	bl	8000830 <HAL_GetTick>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	d901      	bls.n	8000ef0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000eec:	2303      	movs	r3, #3
 8000eee:	e1a1      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ef0:	4b2d      	ldr	r3, [pc, #180]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f003 0302 	and.w	r3, r3, #2
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d0f0      	beq.n	8000ede <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000efc:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	695b      	ldr	r3, [r3, #20]
 8000f08:	00db      	lsls	r3, r3, #3
 8000f0a:	4927      	ldr	r1, [pc, #156]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	600b      	str	r3, [r1, #0]
 8000f10:	e015      	b.n	8000f3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f12:	4b26      	ldr	r3, [pc, #152]	@ (8000fac <HAL_RCC_OscConfig+0x270>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f18:	f7ff fc8a 	bl	8000830 <HAL_GetTick>
 8000f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f1e:	e008      	b.n	8000f32 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f20:	f7ff fc86 	bl	8000830 <HAL_GetTick>
 8000f24:	4602      	mov	r2, r0
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d901      	bls.n	8000f32 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	e180      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f32:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d1f0      	bne.n	8000f20 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0308 	and.w	r3, r3, #8
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d03a      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	699b      	ldr	r3, [r3, #24]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d019      	beq.n	8000f86 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f52:	4b17      	ldr	r3, [pc, #92]	@ (8000fb0 <HAL_RCC_OscConfig+0x274>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f58:	f7ff fc6a 	bl	8000830 <HAL_GetTick>
 8000f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f5e:	e008      	b.n	8000f72 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f60:	f7ff fc66 	bl	8000830 <HAL_GetTick>
 8000f64:	4602      	mov	r2, r0
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d901      	bls.n	8000f72 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	e160      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f72:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa8 <HAL_RCC_OscConfig+0x26c>)
 8000f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f76:	f003 0302 	and.w	r3, r3, #2
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d0f0      	beq.n	8000f60 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f7e:	2001      	movs	r0, #1
 8000f80:	f000 faea 	bl	8001558 <RCC_Delay>
 8000f84:	e01c      	b.n	8000fc0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f86:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb0 <HAL_RCC_OscConfig+0x274>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f8c:	f7ff fc50 	bl	8000830 <HAL_GetTick>
 8000f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f92:	e00f      	b.n	8000fb4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f94:	f7ff fc4c 	bl	8000830 <HAL_GetTick>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d908      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e146      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
 8000fa6:	bf00      	nop
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	42420000 	.word	0x42420000
 8000fb0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fb4:	4b92      	ldr	r3, [pc, #584]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8000fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fb8:	f003 0302 	and.w	r3, r3, #2
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1e9      	bne.n	8000f94 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 0304 	and.w	r3, r3, #4
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	f000 80a6 	beq.w	800111a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fd2:	4b8b      	ldr	r3, [pc, #556]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8000fd4:	69db      	ldr	r3, [r3, #28]
 8000fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d10d      	bne.n	8000ffa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	4b88      	ldr	r3, [pc, #544]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	4a87      	ldr	r2, [pc, #540]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8000fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe8:	61d3      	str	r3, [r2, #28]
 8000fea:	4b85      	ldr	r3, [pc, #532]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ffa:	4b82      	ldr	r3, [pc, #520]	@ (8001204 <HAL_RCC_OscConfig+0x4c8>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001002:	2b00      	cmp	r3, #0
 8001004:	d118      	bne.n	8001038 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001006:	4b7f      	ldr	r3, [pc, #508]	@ (8001204 <HAL_RCC_OscConfig+0x4c8>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a7e      	ldr	r2, [pc, #504]	@ (8001204 <HAL_RCC_OscConfig+0x4c8>)
 800100c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001010:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001012:	f7ff fc0d 	bl	8000830 <HAL_GetTick>
 8001016:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001018:	e008      	b.n	800102c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800101a:	f7ff fc09 	bl	8000830 <HAL_GetTick>
 800101e:	4602      	mov	r2, r0
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	2b64      	cmp	r3, #100	@ 0x64
 8001026:	d901      	bls.n	800102c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001028:	2303      	movs	r3, #3
 800102a:	e103      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800102c:	4b75      	ldr	r3, [pc, #468]	@ (8001204 <HAL_RCC_OscConfig+0x4c8>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001034:	2b00      	cmp	r3, #0
 8001036:	d0f0      	beq.n	800101a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d106      	bne.n	800104e <HAL_RCC_OscConfig+0x312>
 8001040:	4b6f      	ldr	r3, [pc, #444]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001042:	6a1b      	ldr	r3, [r3, #32]
 8001044:	4a6e      	ldr	r2, [pc, #440]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001046:	f043 0301 	orr.w	r3, r3, #1
 800104a:	6213      	str	r3, [r2, #32]
 800104c:	e02d      	b.n	80010aa <HAL_RCC_OscConfig+0x36e>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	68db      	ldr	r3, [r3, #12]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d10c      	bne.n	8001070 <HAL_RCC_OscConfig+0x334>
 8001056:	4b6a      	ldr	r3, [pc, #424]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001058:	6a1b      	ldr	r3, [r3, #32]
 800105a:	4a69      	ldr	r2, [pc, #420]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800105c:	f023 0301 	bic.w	r3, r3, #1
 8001060:	6213      	str	r3, [r2, #32]
 8001062:	4b67      	ldr	r3, [pc, #412]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001064:	6a1b      	ldr	r3, [r3, #32]
 8001066:	4a66      	ldr	r2, [pc, #408]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001068:	f023 0304 	bic.w	r3, r3, #4
 800106c:	6213      	str	r3, [r2, #32]
 800106e:	e01c      	b.n	80010aa <HAL_RCC_OscConfig+0x36e>
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	2b05      	cmp	r3, #5
 8001076:	d10c      	bne.n	8001092 <HAL_RCC_OscConfig+0x356>
 8001078:	4b61      	ldr	r3, [pc, #388]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800107a:	6a1b      	ldr	r3, [r3, #32]
 800107c:	4a60      	ldr	r2, [pc, #384]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800107e:	f043 0304 	orr.w	r3, r3, #4
 8001082:	6213      	str	r3, [r2, #32]
 8001084:	4b5e      	ldr	r3, [pc, #376]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001086:	6a1b      	ldr	r3, [r3, #32]
 8001088:	4a5d      	ldr	r2, [pc, #372]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800108a:	f043 0301 	orr.w	r3, r3, #1
 800108e:	6213      	str	r3, [r2, #32]
 8001090:	e00b      	b.n	80010aa <HAL_RCC_OscConfig+0x36e>
 8001092:	4b5b      	ldr	r3, [pc, #364]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001094:	6a1b      	ldr	r3, [r3, #32]
 8001096:	4a5a      	ldr	r2, [pc, #360]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001098:	f023 0301 	bic.w	r3, r3, #1
 800109c:	6213      	str	r3, [r2, #32]
 800109e:	4b58      	ldr	r3, [pc, #352]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80010a0:	6a1b      	ldr	r3, [r3, #32]
 80010a2:	4a57      	ldr	r2, [pc, #348]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80010a4:	f023 0304 	bic.w	r3, r3, #4
 80010a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d015      	beq.n	80010de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010b2:	f7ff fbbd 	bl	8000830 <HAL_GetTick>
 80010b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010b8:	e00a      	b.n	80010d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ba:	f7ff fbb9 	bl	8000830 <HAL_GetTick>
 80010be:	4602      	mov	r2, r0
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d901      	bls.n	80010d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80010cc:	2303      	movs	r3, #3
 80010ce:	e0b1      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010d0:	4b4b      	ldr	r3, [pc, #300]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80010d2:	6a1b      	ldr	r3, [r3, #32]
 80010d4:	f003 0302 	and.w	r3, r3, #2
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d0ee      	beq.n	80010ba <HAL_RCC_OscConfig+0x37e>
 80010dc:	e014      	b.n	8001108 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010de:	f7ff fba7 	bl	8000830 <HAL_GetTick>
 80010e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010e4:	e00a      	b.n	80010fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010e6:	f7ff fba3 	bl	8000830 <HAL_GetTick>
 80010ea:	4602      	mov	r2, r0
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d901      	bls.n	80010fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010f8:	2303      	movs	r3, #3
 80010fa:	e09b      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010fc:	4b40      	ldr	r3, [pc, #256]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80010fe:	6a1b      	ldr	r3, [r3, #32]
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	2b00      	cmp	r3, #0
 8001106:	d1ee      	bne.n	80010e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001108:	7dfb      	ldrb	r3, [r7, #23]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d105      	bne.n	800111a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800110e:	4b3c      	ldr	r3, [pc, #240]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001110:	69db      	ldr	r3, [r3, #28]
 8001112:	4a3b      	ldr	r2, [pc, #236]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001114:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001118:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	2b00      	cmp	r3, #0
 8001120:	f000 8087 	beq.w	8001232 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001124:	4b36      	ldr	r3, [pc, #216]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 030c 	and.w	r3, r3, #12
 800112c:	2b08      	cmp	r3, #8
 800112e:	d061      	beq.n	80011f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	69db      	ldr	r3, [r3, #28]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d146      	bne.n	80011c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001138:	4b33      	ldr	r3, [pc, #204]	@ (8001208 <HAL_RCC_OscConfig+0x4cc>)
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113e:	f7ff fb77 	bl	8000830 <HAL_GetTick>
 8001142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001144:	e008      	b.n	8001158 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001146:	f7ff fb73 	bl	8000830 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	2b02      	cmp	r3, #2
 8001152:	d901      	bls.n	8001158 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001154:	2303      	movs	r3, #3
 8001156:	e06d      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001158:	4b29      	ldr	r3, [pc, #164]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d1f0      	bne.n	8001146 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6a1b      	ldr	r3, [r3, #32]
 8001168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800116c:	d108      	bne.n	8001180 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800116e:	4b24      	ldr	r3, [pc, #144]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	4921      	ldr	r1, [pc, #132]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 800117c:	4313      	orrs	r3, r2
 800117e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001180:	4b1f      	ldr	r3, [pc, #124]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6a19      	ldr	r1, [r3, #32]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001190:	430b      	orrs	r3, r1
 8001192:	491b      	ldr	r1, [pc, #108]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 8001194:	4313      	orrs	r3, r2
 8001196:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001198:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <HAL_RCC_OscConfig+0x4cc>)
 800119a:	2201      	movs	r2, #1
 800119c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800119e:	f7ff fb47 	bl	8000830 <HAL_GetTick>
 80011a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011a4:	e008      	b.n	80011b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011a6:	f7ff fb43 	bl	8000830 <HAL_GetTick>
 80011aa:	4602      	mov	r2, r0
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d901      	bls.n	80011b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80011b4:	2303      	movs	r3, #3
 80011b6:	e03d      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011b8:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d0f0      	beq.n	80011a6 <HAL_RCC_OscConfig+0x46a>
 80011c4:	e035      	b.n	8001232 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011c6:	4b10      	ldr	r3, [pc, #64]	@ (8001208 <HAL_RCC_OscConfig+0x4cc>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011cc:	f7ff fb30 	bl	8000830 <HAL_GetTick>
 80011d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011d2:	e008      	b.n	80011e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011d4:	f7ff fb2c 	bl	8000830 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e026      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <HAL_RCC_OscConfig+0x4c4>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1f0      	bne.n	80011d4 <HAL_RCC_OscConfig+0x498>
 80011f2:	e01e      	b.n	8001232 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	69db      	ldr	r3, [r3, #28]
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d107      	bne.n	800120c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e019      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
 8001200:	40021000 	.word	0x40021000
 8001204:	40007000 	.word	0x40007000
 8001208:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800120c:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <HAL_RCC_OscConfig+0x500>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a1b      	ldr	r3, [r3, #32]
 800121c:	429a      	cmp	r2, r3
 800121e:	d106      	bne.n	800122e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800122a:	429a      	cmp	r2, r3
 800122c:	d001      	beq.n	8001232 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e000      	b.n	8001234 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001232:	2300      	movs	r3, #0
}
 8001234:	4618      	mov	r0, r3
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40021000 	.word	0x40021000

08001240 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d101      	bne.n	8001254 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e0d0      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001254:	4b6a      	ldr	r3, [pc, #424]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0307 	and.w	r3, r3, #7
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	429a      	cmp	r2, r3
 8001260:	d910      	bls.n	8001284 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001262:	4b67      	ldr	r3, [pc, #412]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f023 0207 	bic.w	r2, r3, #7
 800126a:	4965      	ldr	r1, [pc, #404]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	4313      	orrs	r3, r2
 8001270:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001272:	4b63      	ldr	r3, [pc, #396]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	683a      	ldr	r2, [r7, #0]
 800127c:	429a      	cmp	r2, r3
 800127e:	d001      	beq.n	8001284 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001280:	2301      	movs	r3, #1
 8001282:	e0b8      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 0302 	and.w	r3, r3, #2
 800128c:	2b00      	cmp	r3, #0
 800128e:	d020      	beq.n	80012d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f003 0304 	and.w	r3, r3, #4
 8001298:	2b00      	cmp	r3, #0
 800129a:	d005      	beq.n	80012a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800129c:	4b59      	ldr	r3, [pc, #356]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	4a58      	ldr	r2, [pc, #352]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012a2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80012a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 0308 	and.w	r3, r3, #8
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d005      	beq.n	80012c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012b4:	4b53      	ldr	r3, [pc, #332]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	4a52      	ldr	r2, [pc, #328]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012ba:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80012be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012c0:	4b50      	ldr	r3, [pc, #320]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	494d      	ldr	r1, [pc, #308]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012ce:	4313      	orrs	r3, r2
 80012d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d040      	beq.n	8001360 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d107      	bne.n	80012f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012e6:	4b47      	ldr	r3, [pc, #284]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d115      	bne.n	800131e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e07f      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d107      	bne.n	800130e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012fe:	4b41      	ldr	r3, [pc, #260]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001306:	2b00      	cmp	r3, #0
 8001308:	d109      	bne.n	800131e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e073      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800130e:	4b3d      	ldr	r3, [pc, #244]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	2b00      	cmp	r3, #0
 8001318:	d101      	bne.n	800131e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e06b      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800131e:	4b39      	ldr	r3, [pc, #228]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f023 0203 	bic.w	r2, r3, #3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	4936      	ldr	r1, [pc, #216]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 800132c:	4313      	orrs	r3, r2
 800132e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001330:	f7ff fa7e 	bl	8000830 <HAL_GetTick>
 8001334:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001336:	e00a      	b.n	800134e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001338:	f7ff fa7a 	bl	8000830 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001346:	4293      	cmp	r3, r2
 8001348:	d901      	bls.n	800134e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e053      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800134e:	4b2d      	ldr	r3, [pc, #180]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f003 020c 	and.w	r2, r3, #12
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	429a      	cmp	r2, r3
 800135e:	d1eb      	bne.n	8001338 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001360:	4b27      	ldr	r3, [pc, #156]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0307 	and.w	r3, r3, #7
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	429a      	cmp	r2, r3
 800136c:	d210      	bcs.n	8001390 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800136e:	4b24      	ldr	r3, [pc, #144]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f023 0207 	bic.w	r2, r3, #7
 8001376:	4922      	ldr	r1, [pc, #136]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	4313      	orrs	r3, r2
 800137c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800137e:	4b20      	ldr	r3, [pc, #128]	@ (8001400 <HAL_RCC_ClockConfig+0x1c0>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0307 	and.w	r3, r3, #7
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	429a      	cmp	r2, r3
 800138a:	d001      	beq.n	8001390 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e032      	b.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f003 0304 	and.w	r3, r3, #4
 8001398:	2b00      	cmp	r3, #0
 800139a:	d008      	beq.n	80013ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800139c:	4b19      	ldr	r3, [pc, #100]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	4916      	ldr	r1, [pc, #88]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80013aa:	4313      	orrs	r3, r2
 80013ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f003 0308 	and.w	r3, r3, #8
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d009      	beq.n	80013ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013ba:	4b12      	ldr	r3, [pc, #72]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	691b      	ldr	r3, [r3, #16]
 80013c6:	00db      	lsls	r3, r3, #3
 80013c8:	490e      	ldr	r1, [pc, #56]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80013ca:	4313      	orrs	r3, r2
 80013cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013ce:	f000 f821 	bl	8001414 <HAL_RCC_GetSysClockFreq>
 80013d2:	4602      	mov	r2, r0
 80013d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001404 <HAL_RCC_ClockConfig+0x1c4>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	091b      	lsrs	r3, r3, #4
 80013da:	f003 030f 	and.w	r3, r3, #15
 80013de:	490a      	ldr	r1, [pc, #40]	@ (8001408 <HAL_RCC_ClockConfig+0x1c8>)
 80013e0:	5ccb      	ldrb	r3, [r1, r3]
 80013e2:	fa22 f303 	lsr.w	r3, r2, r3
 80013e6:	4a09      	ldr	r2, [pc, #36]	@ (800140c <HAL_RCC_ClockConfig+0x1cc>)
 80013e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013ea:	4b09      	ldr	r3, [pc, #36]	@ (8001410 <HAL_RCC_ClockConfig+0x1d0>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff f934 	bl	800065c <HAL_InitTick>

  return HAL_OK;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40022000 	.word	0x40022000
 8001404:	40021000 	.word	0x40021000
 8001408:	08003ff4 	.word	0x08003ff4
 800140c:	20000000 	.word	0x20000000
 8001410:	20000004 	.word	0x20000004

08001414 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001414:	b480      	push	{r7}
 8001416:	b087      	sub	sp, #28
 8001418:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	2300      	movs	r3, #0
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	2300      	movs	r3, #0
 8001424:	617b      	str	r3, [r7, #20]
 8001426:	2300      	movs	r3, #0
 8001428:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800142a:	2300      	movs	r3, #0
 800142c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800142e:	4b1e      	ldr	r3, [pc, #120]	@ (80014a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f003 030c 	and.w	r3, r3, #12
 800143a:	2b04      	cmp	r3, #4
 800143c:	d002      	beq.n	8001444 <HAL_RCC_GetSysClockFreq+0x30>
 800143e:	2b08      	cmp	r3, #8
 8001440:	d003      	beq.n	800144a <HAL_RCC_GetSysClockFreq+0x36>
 8001442:	e027      	b.n	8001494 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001444:	4b19      	ldr	r3, [pc, #100]	@ (80014ac <HAL_RCC_GetSysClockFreq+0x98>)
 8001446:	613b      	str	r3, [r7, #16]
      break;
 8001448:	e027      	b.n	800149a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	0c9b      	lsrs	r3, r3, #18
 800144e:	f003 030f 	and.w	r3, r3, #15
 8001452:	4a17      	ldr	r2, [pc, #92]	@ (80014b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001454:	5cd3      	ldrb	r3, [r2, r3]
 8001456:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d010      	beq.n	8001484 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001462:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	0c5b      	lsrs	r3, r3, #17
 8001468:	f003 0301 	and.w	r3, r3, #1
 800146c:	4a11      	ldr	r2, [pc, #68]	@ (80014b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800146e:	5cd3      	ldrb	r3, [r2, r3]
 8001470:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a0d      	ldr	r2, [pc, #52]	@ (80014ac <HAL_RCC_GetSysClockFreq+0x98>)
 8001476:	fb03 f202 	mul.w	r2, r3, r2
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001480:	617b      	str	r3, [r7, #20]
 8001482:	e004      	b.n	800148e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	4a0c      	ldr	r2, [pc, #48]	@ (80014b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001488:	fb02 f303 	mul.w	r3, r2, r3
 800148c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	613b      	str	r3, [r7, #16]
      break;
 8001492:	e002      	b.n	800149a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001494:	4b05      	ldr	r3, [pc, #20]	@ (80014ac <HAL_RCC_GetSysClockFreq+0x98>)
 8001496:	613b      	str	r3, [r7, #16]
      break;
 8001498:	bf00      	nop
    }
  }
  return sysclockfreq;
 800149a:	693b      	ldr	r3, [r7, #16]
}
 800149c:	4618      	mov	r0, r3
 800149e:	371c      	adds	r7, #28
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc80      	pop	{r7}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40021000 	.word	0x40021000
 80014ac:	007a1200 	.word	0x007a1200
 80014b0:	0800400c 	.word	0x0800400c
 80014b4:	0800401c 	.word	0x0800401c
 80014b8:	003d0900 	.word	0x003d0900

080014bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014c0:	4b02      	ldr	r3, [pc, #8]	@ (80014cc <HAL_RCC_GetHCLKFreq+0x10>)
 80014c2:	681b      	ldr	r3, [r3, #0]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr
 80014cc:	20000000 	.word	0x20000000

080014d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014d4:	f7ff fff2 	bl	80014bc <HAL_RCC_GetHCLKFreq>
 80014d8:	4602      	mov	r2, r0
 80014da:	4b05      	ldr	r3, [pc, #20]	@ (80014f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	0adb      	lsrs	r3, r3, #11
 80014e0:	f003 0307 	and.w	r3, r3, #7
 80014e4:	4903      	ldr	r1, [pc, #12]	@ (80014f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014e6:	5ccb      	ldrb	r3, [r1, r3]
 80014e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40021000 	.word	0x40021000
 80014f4:	08004004 	.word	0x08004004

080014f8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	220f      	movs	r2, #15
 8001506:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001508:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <HAL_RCC_GetClockConfig+0x58>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f003 0203 	and.w	r2, r3, #3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001514:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <HAL_RCC_GetClockConfig+0x58>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001520:	4b0b      	ldr	r3, [pc, #44]	@ (8001550 <HAL_RCC_GetClockConfig+0x58>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800152c:	4b08      	ldr	r3, [pc, #32]	@ (8001550 <HAL_RCC_GetClockConfig+0x58>)
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	08db      	lsrs	r3, r3, #3
 8001532:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800153a:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <HAL_RCC_GetClockConfig+0x5c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0207 	and.w	r2, r3, #7
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	40021000 	.word	0x40021000
 8001554:	40022000 	.word	0x40022000

08001558 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001560:	4b0a      	ldr	r3, [pc, #40]	@ (800158c <RCC_Delay+0x34>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a0a      	ldr	r2, [pc, #40]	@ (8001590 <RCC_Delay+0x38>)
 8001566:	fba2 2303 	umull	r2, r3, r2, r3
 800156a:	0a5b      	lsrs	r3, r3, #9
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	fb02 f303 	mul.w	r3, r2, r3
 8001572:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001574:	bf00      	nop
  }
  while (Delay --);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	1e5a      	subs	r2, r3, #1
 800157a:	60fa      	str	r2, [r7, #12]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d1f9      	bne.n	8001574 <RCC_Delay+0x1c>
}
 8001580:	bf00      	nop
 8001582:	bf00      	nop
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr
 800158c:	20000000 	.word	0x20000000
 8001590:	10624dd3 	.word	0x10624dd3

08001594 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e041      	b.n	800162a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d106      	bne.n	80015c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2200      	movs	r2, #0
 80015b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f000 f839 	bl	8001632 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2202      	movs	r2, #2
 80015c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	3304      	adds	r3, #4
 80015d0:	4619      	mov	r1, r3
 80015d2:	4610      	mov	r0, r2
 80015d4:	f000 fb50 	bl	8001c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2201      	movs	r2, #1
 80015dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2201      	movs	r2, #1
 80015e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2201      	movs	r2, #1
 80015ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2201      	movs	r2, #1
 80015f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2201      	movs	r2, #1
 8001604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2201      	movs	r2, #1
 800160c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2201      	movs	r2, #1
 8001614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2201      	movs	r2, #1
 800161c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2201      	movs	r2, #1
 8001624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001628:	2300      	movs	r3, #0
}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b01      	cmp	r3, #1
 8001656:	d001      	beq.n	800165c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e03a      	b.n	80016d2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2202      	movs	r2, #2
 8001660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	68da      	ldr	r2, [r3, #12]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f042 0201 	orr.w	r2, r2, #1
 8001672:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a18      	ldr	r2, [pc, #96]	@ (80016dc <HAL_TIM_Base_Start_IT+0x98>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d00e      	beq.n	800169c <HAL_TIM_Base_Start_IT+0x58>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001686:	d009      	beq.n	800169c <HAL_TIM_Base_Start_IT+0x58>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a14      	ldr	r2, [pc, #80]	@ (80016e0 <HAL_TIM_Base_Start_IT+0x9c>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d004      	beq.n	800169c <HAL_TIM_Base_Start_IT+0x58>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a13      	ldr	r2, [pc, #76]	@ (80016e4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d111      	bne.n	80016c0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	f003 0307 	and.w	r3, r3, #7
 80016a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2b06      	cmp	r3, #6
 80016ac:	d010      	beq.n	80016d0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f042 0201 	orr.w	r2, r2, #1
 80016bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016be:	e007      	b.n	80016d0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f042 0201 	orr.w	r2, r2, #1
 80016ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3714      	adds	r7, #20
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr
 80016dc:	40012c00 	.word	0x40012c00
 80016e0:	40000400 	.word	0x40000400
 80016e4:	40000800 	.word	0x40000800

080016e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d101      	bne.n	80016fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e041      	b.n	800177e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001700:	b2db      	uxtb	r3, r3
 8001702:	2b00      	cmp	r3, #0
 8001704:	d106      	bne.n	8001714 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7fe ff3a 	bl	8000588 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2202      	movs	r2, #2
 8001718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3304      	adds	r3, #4
 8001724:	4619      	mov	r1, r3
 8001726:	4610      	mov	r0, r2
 8001728:	f000 faa6 	bl	8001c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2201      	movs	r2, #1
 8001730:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2201      	movs	r2, #1
 8001738:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2201      	movs	r2, #1
 8001748:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2201      	movs	r2, #1
 8001750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2201      	movs	r2, #1
 8001760:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2201      	movs	r2, #1
 8001770:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2201      	movs	r2, #1
 8001778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d109      	bne.n	80017ac <HAL_TIM_PWM_Start+0x24>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	bf14      	ite	ne
 80017a4:	2301      	movne	r3, #1
 80017a6:	2300      	moveq	r3, #0
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	e022      	b.n	80017f2 <HAL_TIM_PWM_Start+0x6a>
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	2b04      	cmp	r3, #4
 80017b0:	d109      	bne.n	80017c6 <HAL_TIM_PWM_Start+0x3e>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	bf14      	ite	ne
 80017be:	2301      	movne	r3, #1
 80017c0:	2300      	moveq	r3, #0
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	e015      	b.n	80017f2 <HAL_TIM_PWM_Start+0x6a>
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	2b08      	cmp	r3, #8
 80017ca:	d109      	bne.n	80017e0 <HAL_TIM_PWM_Start+0x58>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	bf14      	ite	ne
 80017d8:	2301      	movne	r3, #1
 80017da:	2300      	moveq	r3, #0
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	e008      	b.n	80017f2 <HAL_TIM_PWM_Start+0x6a>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	bf14      	ite	ne
 80017ec:	2301      	movne	r3, #1
 80017ee:	2300      	moveq	r3, #0
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e05e      	b.n	80018b8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d104      	bne.n	800180a <HAL_TIM_PWM_Start+0x82>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2202      	movs	r2, #2
 8001804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001808:	e013      	b.n	8001832 <HAL_TIM_PWM_Start+0xaa>
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	2b04      	cmp	r3, #4
 800180e:	d104      	bne.n	800181a <HAL_TIM_PWM_Start+0x92>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2202      	movs	r2, #2
 8001814:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001818:	e00b      	b.n	8001832 <HAL_TIM_PWM_Start+0xaa>
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	2b08      	cmp	r3, #8
 800181e:	d104      	bne.n	800182a <HAL_TIM_PWM_Start+0xa2>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2202      	movs	r2, #2
 8001824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001828:	e003      	b.n	8001832 <HAL_TIM_PWM_Start+0xaa>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2202      	movs	r2, #2
 800182e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2201      	movs	r2, #1
 8001838:	6839      	ldr	r1, [r7, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f000 fc12 	bl	8002064 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a1e      	ldr	r2, [pc, #120]	@ (80018c0 <HAL_TIM_PWM_Start+0x138>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d107      	bne.n	800185a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001858:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a18      	ldr	r2, [pc, #96]	@ (80018c0 <HAL_TIM_PWM_Start+0x138>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d00e      	beq.n	8001882 <HAL_TIM_PWM_Start+0xfa>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800186c:	d009      	beq.n	8001882 <HAL_TIM_PWM_Start+0xfa>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a14      	ldr	r2, [pc, #80]	@ (80018c4 <HAL_TIM_PWM_Start+0x13c>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d004      	beq.n	8001882 <HAL_TIM_PWM_Start+0xfa>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a12      	ldr	r2, [pc, #72]	@ (80018c8 <HAL_TIM_PWM_Start+0x140>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d111      	bne.n	80018a6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f003 0307 	and.w	r3, r3, #7
 800188c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2b06      	cmp	r3, #6
 8001892:	d010      	beq.n	80018b6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f042 0201 	orr.w	r2, r2, #1
 80018a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018a4:	e007      	b.n	80018b6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f042 0201 	orr.w	r2, r2, #1
 80018b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80018b6:	2300      	movs	r3, #0
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40012c00 	.word	0x40012c00
 80018c4:	40000400 	.word	0x40000400
 80018c8:	40000800 	.word	0x40000800

080018cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	691b      	ldr	r3, [r3, #16]
 80018e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d020      	beq.n	8001930 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d01b      	beq.n	8001930 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f06f 0202 	mvn.w	r2, #2
 8001900:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2201      	movs	r2, #1
 8001906:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	f003 0303 	and.w	r3, r3, #3
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f000 f993 	bl	8001c42 <HAL_TIM_IC_CaptureCallback>
 800191c:	e005      	b.n	800192a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f000 f986 	bl	8001c30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f000 f995 	bl	8001c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	f003 0304 	and.w	r3, r3, #4
 8001936:	2b00      	cmp	r3, #0
 8001938:	d020      	beq.n	800197c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	f003 0304 	and.w	r3, r3, #4
 8001940:	2b00      	cmp	r3, #0
 8001942:	d01b      	beq.n	800197c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f06f 0204 	mvn.w	r2, #4
 800194c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2202      	movs	r2, #2
 8001952:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	699b      	ldr	r3, [r3, #24]
 800195a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800195e:	2b00      	cmp	r3, #0
 8001960:	d003      	beq.n	800196a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f000 f96d 	bl	8001c42 <HAL_TIM_IC_CaptureCallback>
 8001968:	e005      	b.n	8001976 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f000 f960 	bl	8001c30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f000 f96f 	bl	8001c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2200      	movs	r2, #0
 800197a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	f003 0308 	and.w	r3, r3, #8
 8001982:	2b00      	cmp	r3, #0
 8001984:	d020      	beq.n	80019c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f003 0308 	and.w	r3, r3, #8
 800198c:	2b00      	cmp	r3, #0
 800198e:	d01b      	beq.n	80019c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f06f 0208 	mvn.w	r2, #8
 8001998:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2204      	movs	r2, #4
 800199e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	f003 0303 	and.w	r3, r3, #3
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d003      	beq.n	80019b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f000 f947 	bl	8001c42 <HAL_TIM_IC_CaptureCallback>
 80019b4:	e005      	b.n	80019c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f000 f93a 	bl	8001c30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f000 f949 	bl	8001c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	f003 0310 	and.w	r3, r3, #16
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d020      	beq.n	8001a14 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	f003 0310 	and.w	r3, r3, #16
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d01b      	beq.n	8001a14 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f06f 0210 	mvn.w	r2, #16
 80019e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2208      	movs	r2, #8
 80019ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	69db      	ldr	r3, [r3, #28]
 80019f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d003      	beq.n	8001a02 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f000 f921 	bl	8001c42 <HAL_TIM_IC_CaptureCallback>
 8001a00:	e005      	b.n	8001a0e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f000 f914 	bl	8001c30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f000 f923 	bl	8001c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d00c      	beq.n	8001a38 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d007      	beq.n	8001a38 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f06f 0201 	mvn.w	r2, #1
 8001a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7fe fd5e 	bl	80004f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d00c      	beq.n	8001a5c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d007      	beq.n	8001a5c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001a54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f000 fb8f 	bl	800217a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d00c      	beq.n	8001a80 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d007      	beq.n	8001a80 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001a78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f000 f8f3 	bl	8001c66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	f003 0320 	and.w	r3, r3, #32
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00c      	beq.n	8001aa4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	f003 0320 	and.w	r3, r3, #32
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d007      	beq.n	8001aa4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f06f 0220 	mvn.w	r2, #32
 8001a9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f000 fb62 	bl	8002168 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001aa4:	bf00      	nop
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d101      	bne.n	8001aca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	e0ae      	b.n	8001c28 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2201      	movs	r2, #1
 8001ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b0c      	cmp	r3, #12
 8001ad6:	f200 809f 	bhi.w	8001c18 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001ada:	a201      	add	r2, pc, #4	@ (adr r2, 8001ae0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ae0:	08001b15 	.word	0x08001b15
 8001ae4:	08001c19 	.word	0x08001c19
 8001ae8:	08001c19 	.word	0x08001c19
 8001aec:	08001c19 	.word	0x08001c19
 8001af0:	08001b55 	.word	0x08001b55
 8001af4:	08001c19 	.word	0x08001c19
 8001af8:	08001c19 	.word	0x08001c19
 8001afc:	08001c19 	.word	0x08001c19
 8001b00:	08001b97 	.word	0x08001b97
 8001b04:	08001c19 	.word	0x08001c19
 8001b08:	08001c19 	.word	0x08001c19
 8001b0c:	08001c19 	.word	0x08001c19
 8001b10:	08001bd7 	.word	0x08001bd7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68b9      	ldr	r1, [r7, #8]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 f91a 	bl	8001d54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	699a      	ldr	r2, [r3, #24]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f042 0208 	orr.w	r2, r2, #8
 8001b2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	699a      	ldr	r2, [r3, #24]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f022 0204 	bic.w	r2, r2, #4
 8001b3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6999      	ldr	r1, [r3, #24]
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	691a      	ldr	r2, [r3, #16]
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	619a      	str	r2, [r3, #24]
      break;
 8001b52:	e064      	b.n	8001c1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68b9      	ldr	r1, [r7, #8]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 f960 	bl	8001e20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	699a      	ldr	r2, [r3, #24]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	699a      	ldr	r2, [r3, #24]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6999      	ldr	r1, [r3, #24]
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	691b      	ldr	r3, [r3, #16]
 8001b8a:	021a      	lsls	r2, r3, #8
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	619a      	str	r2, [r3, #24]
      break;
 8001b94:	e043      	b.n	8001c1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	68b9      	ldr	r1, [r7, #8]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f000 f9a9 	bl	8001ef4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	69da      	ldr	r2, [r3, #28]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f042 0208 	orr.w	r2, r2, #8
 8001bb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	69da      	ldr	r2, [r3, #28]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f022 0204 	bic.w	r2, r2, #4
 8001bc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	69d9      	ldr	r1, [r3, #28]
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	691a      	ldr	r2, [r3, #16]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	61da      	str	r2, [r3, #28]
      break;
 8001bd4:	e023      	b.n	8001c1e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	68b9      	ldr	r1, [r7, #8]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f000 f9f3 	bl	8001fc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	69da      	ldr	r2, [r3, #28]
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001bf0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	69da      	ldr	r2, [r3, #28]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	69d9      	ldr	r1, [r3, #28]
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	021a      	lsls	r2, r3, #8
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	430a      	orrs	r2, r1
 8001c14:	61da      	str	r2, [r3, #28]
      break;
 8001c16:	e002      	b.n	8001c1e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	75fb      	strb	r3, [r7, #23]
      break;
 8001c1c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001c26:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3718      	adds	r7, #24
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr

08001c42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001c42:	b480      	push	{r7}
 8001c44:	b083      	sub	sp, #12
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001c4a:	bf00      	nop
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr

08001c54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr

08001c66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001c66:	b480      	push	{r7}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr

08001c78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a2f      	ldr	r2, [pc, #188]	@ (8001d48 <TIM_Base_SetConfig+0xd0>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d00b      	beq.n	8001ca8 <TIM_Base_SetConfig+0x30>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c96:	d007      	beq.n	8001ca8 <TIM_Base_SetConfig+0x30>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a2c      	ldr	r2, [pc, #176]	@ (8001d4c <TIM_Base_SetConfig+0xd4>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d003      	beq.n	8001ca8 <TIM_Base_SetConfig+0x30>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4a2b      	ldr	r2, [pc, #172]	@ (8001d50 <TIM_Base_SetConfig+0xd8>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d108      	bne.n	8001cba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a22      	ldr	r2, [pc, #136]	@ (8001d48 <TIM_Base_SetConfig+0xd0>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d00b      	beq.n	8001cda <TIM_Base_SetConfig+0x62>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cc8:	d007      	beq.n	8001cda <TIM_Base_SetConfig+0x62>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8001d4c <TIM_Base_SetConfig+0xd4>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d003      	beq.n	8001cda <TIM_Base_SetConfig+0x62>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a1e      	ldr	r2, [pc, #120]	@ (8001d50 <TIM_Base_SetConfig+0xd8>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d108      	bne.n	8001cec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	695b      	ldr	r3, [r3, #20]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	68fa      	ldr	r2, [r7, #12]
 8001cfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	689a      	ldr	r2, [r3, #8]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a0d      	ldr	r2, [pc, #52]	@ (8001d48 <TIM_Base_SetConfig+0xd0>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d103      	bne.n	8001d20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	691a      	ldr	r2, [r3, #16]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d005      	beq.n	8001d3e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	f023 0201 	bic.w	r2, r3, #1
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	611a      	str	r2, [r3, #16]
  }
}
 8001d3e:	bf00      	nop
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	40012c00 	.word	0x40012c00
 8001d4c:	40000400 	.word	0x40000400
 8001d50:	40000800 	.word	0x40000800

08001d54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b087      	sub	sp, #28
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	f023 0201 	bic.w	r2, r3, #1
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	699b      	ldr	r3, [r3, #24]
 8001d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f023 0303 	bic.w	r3, r3, #3
 8001d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	68fa      	ldr	r2, [r7, #12]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	f023 0302 	bic.w	r3, r3, #2
 8001d9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	697a      	ldr	r2, [r7, #20]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a1c      	ldr	r2, [pc, #112]	@ (8001e1c <TIM_OC1_SetConfig+0xc8>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d10c      	bne.n	8001dca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	f023 0308 	bic.w	r3, r3, #8
 8001db6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	f023 0304 	bic.w	r3, r3, #4
 8001dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a13      	ldr	r2, [pc, #76]	@ (8001e1c <TIM_OC1_SetConfig+0xc8>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d111      	bne.n	8001df6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	695b      	ldr	r3, [r3, #20]
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	68fa      	ldr	r2, [r7, #12]
 8001e00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685a      	ldr	r2, [r3, #4]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	697a      	ldr	r2, [r7, #20]
 8001e0e:	621a      	str	r2, [r3, #32]
}
 8001e10:	bf00      	nop
 8001e12:	371c      	adds	r7, #28
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40012c00 	.word	0x40012c00

08001e20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b087      	sub	sp, #28
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
 8001e2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	f023 0210 	bic.w	r2, r3, #16
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001e4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	021b      	lsls	r3, r3, #8
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	f023 0320 	bic.w	r3, r3, #32
 8001e6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	011b      	lsls	r3, r3, #4
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef0 <TIM_OC2_SetConfig+0xd0>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d10d      	bne.n	8001e9c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	011b      	lsls	r3, r3, #4
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001e9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	4a14      	ldr	r2, [pc, #80]	@ (8001ef0 <TIM_OC2_SetConfig+0xd0>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d113      	bne.n	8001ecc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001eaa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001eb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	693a      	ldr	r2, [r7, #16]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	68fa      	ldr	r2, [r7, #12]
 8001ed6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	697a      	ldr	r2, [r7, #20]
 8001ee4:	621a      	str	r2, [r3, #32]
}
 8001ee6:	bf00      	nop
 8001ee8:	371c      	adds	r7, #28
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bc80      	pop	{r7}
 8001eee:	4770      	bx	lr
 8001ef0:	40012c00 	.word	0x40012c00

08001ef4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b087      	sub	sp, #28
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a1b      	ldr	r3, [r3, #32]
 8001f02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a1b      	ldr	r3, [r3, #32]
 8001f08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	69db      	ldr	r3, [r3, #28]
 8001f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	f023 0303 	bic.w	r3, r3, #3
 8001f2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001f3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	021b      	lsls	r3, r3, #8
 8001f44:	697a      	ldr	r2, [r7, #20]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a1d      	ldr	r2, [pc, #116]	@ (8001fc4 <TIM_OC3_SetConfig+0xd0>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d10d      	bne.n	8001f6e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001f58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	021b      	lsls	r3, r3, #8
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001f6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a14      	ldr	r2, [pc, #80]	@ (8001fc4 <TIM_OC3_SetConfig+0xd0>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d113      	bne.n	8001f9e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001f7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001f84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	695b      	ldr	r3, [r3, #20]
 8001f8a:	011b      	lsls	r3, r3, #4
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	699b      	ldr	r3, [r3, #24]
 8001f96:	011b      	lsls	r3, r3, #4
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	685a      	ldr	r2, [r3, #4]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	621a      	str	r2, [r3, #32]
}
 8001fb8:	bf00      	nop
 8001fba:	371c      	adds	r7, #28
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	40012c00 	.word	0x40012c00

08001fc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b087      	sub	sp, #28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	69db      	ldr	r3, [r3, #28]
 8001fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ffe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	4313      	orrs	r3, r2
 800200a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002012:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	031b      	lsls	r3, r3, #12
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a0f      	ldr	r2, [pc, #60]	@ (8002060 <TIM_OC4_SetConfig+0x98>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d109      	bne.n	800203c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800202e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	695b      	ldr	r3, [r3, #20]
 8002034:	019b      	lsls	r3, r3, #6
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	4313      	orrs	r3, r2
 800203a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	697a      	ldr	r2, [r7, #20]
 8002040:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68fa      	ldr	r2, [r7, #12]
 8002046:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	621a      	str	r2, [r3, #32]
}
 8002056:	bf00      	nop
 8002058:	371c      	adds	r7, #28
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr
 8002060:	40012c00 	.word	0x40012c00

08002064 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002064:	b480      	push	{r7}
 8002066:	b087      	sub	sp, #28
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	f003 031f 	and.w	r3, r3, #31
 8002076:	2201      	movs	r2, #1
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6a1a      	ldr	r2, [r3, #32]
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	43db      	mvns	r3, r3
 8002086:	401a      	ands	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6a1a      	ldr	r2, [r3, #32]
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	f003 031f 	and.w	r3, r3, #31
 8002096:	6879      	ldr	r1, [r7, #4]
 8002098:	fa01 f303 	lsl.w	r3, r1, r3
 800209c:	431a      	orrs	r2, r3
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	621a      	str	r2, [r3, #32]
}
 80020a2:	bf00      	nop
 80020a4:	371c      	adds	r7, #28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bc80      	pop	{r7}
 80020aa:	4770      	bx	lr

080020ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d101      	bne.n	80020c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80020c0:	2302      	movs	r3, #2
 80020c2:	e046      	b.n	8002152 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2202      	movs	r2, #2
 80020d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68fa      	ldr	r2, [r7, #12]
 80020fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a16      	ldr	r2, [pc, #88]	@ (800215c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d00e      	beq.n	8002126 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002110:	d009      	beq.n	8002126 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a12      	ldr	r2, [pc, #72]	@ (8002160 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d004      	beq.n	8002126 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a10      	ldr	r2, [pc, #64]	@ (8002164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d10c      	bne.n	8002140 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800212c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	4313      	orrs	r3, r2
 8002136:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68ba      	ldr	r2, [r7, #8]
 800213e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3714      	adds	r7, #20
 8002156:	46bd      	mov	sp, r7
 8002158:	bc80      	pop	{r7}
 800215a:	4770      	bx	lr
 800215c:	40012c00 	.word	0x40012c00
 8002160:	40000400 	.word	0x40000400
 8002164:	40000800 	.word	0x40000800

08002168 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	bc80      	pop	{r7}
 8002178:	4770      	bx	lr

0800217a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800217a:	b480      	push	{r7}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	bc80      	pop	{r7}
 800218a:	4770      	bx	lr

0800218c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f103 0208 	add.w	r2, r3, #8
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f04f 32ff 	mov.w	r2, #4294967295
 80021a4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f103 0208 	add.w	r2, r3, #8
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f103 0208 	add.w	r2, r3, #8
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bc80      	pop	{r7}
 80021c8:	4770      	bx	lr

080021ca <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80021ca:	b480      	push	{r7}
 80021cc:	b083      	sub	sp, #12
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	bc80      	pop	{r7}
 80021e0:	4770      	bx	lr

080021e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80021e2:	b480      	push	{r7}
 80021e4:	b085      	sub	sp, #20
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
 80021ea:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	689a      	ldr	r2, [r3, #8]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	683a      	ldr	r2, [r7, #0]
 800220c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	1c5a      	adds	r2, r3, #1
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	601a      	str	r2, [r3, #0]
}
 800221e:	bf00      	nop
 8002220:	3714      	adds	r7, #20
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr

08002228 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800223e:	d103      	bne.n	8002248 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	691b      	ldr	r3, [r3, #16]
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	e00c      	b.n	8002262 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	3308      	adds	r3, #8
 800224c:	60fb      	str	r3, [r7, #12]
 800224e:	e002      	b.n	8002256 <vListInsert+0x2e>
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	429a      	cmp	r2, r3
 8002260:	d2f6      	bcs.n	8002250 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	685a      	ldr	r2, [r3, #4]
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	683a      	ldr	r2, [r7, #0]
 8002270:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	68fa      	ldr	r2, [r7, #12]
 8002276:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	683a      	ldr	r2, [r7, #0]
 800227c:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	1c5a      	adds	r2, r3, #1
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	601a      	str	r2, [r3, #0]
}
 800228e:	bf00      	nop
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	bc80      	pop	{r7}
 8002296:	4770      	bx	lr

08002298 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	691b      	ldr	r3, [r3, #16]
 80022a4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	6892      	ldr	r2, [r2, #8]
 80022ae:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	6852      	ldr	r2, [r2, #4]
 80022b8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d103      	bne.n	80022cc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689a      	ldr	r2, [r3, #8]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	1e5a      	subs	r2, r3, #1
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3714      	adds	r7, #20
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bc80      	pop	{r7}
 80022e8:	4770      	bx	lr
	...

080022ec <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d10b      	bne.n	8002318 <xQueueGenericReset+0x2c>
        __asm volatile
 8002300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002304:	f383 8811 	msr	BASEPRI, r3
 8002308:	f3bf 8f6f 	isb	sy
 800230c:	f3bf 8f4f 	dsb	sy
 8002310:	60bb      	str	r3, [r7, #8]
    }
 8002312:	bf00      	nop
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8002318:	f001 faa8 	bl	800386c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002324:	68f9      	ldr	r1, [r7, #12]
 8002326:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002328:	fb01 f303 	mul.w	r3, r1, r3
 800232c:	441a      	add	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2200      	movs	r2, #0
 8002336:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002348:	3b01      	subs	r3, #1
 800234a:	68f9      	ldr	r1, [r7, #12]
 800234c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800234e:	fb01 f303 	mul.w	r3, r1, r3
 8002352:	441a      	add	r2, r3
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	22ff      	movs	r2, #255	@ 0xff
 800235c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	22ff      	movs	r2, #255	@ 0xff
 8002364:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d114      	bne.n	8002398 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d01a      	beq.n	80023ac <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	3310      	adds	r3, #16
 800237a:	4618      	mov	r0, r3
 800237c:	f000 ff2c 	bl	80031d8 <xTaskRemoveFromEventList>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d012      	beq.n	80023ac <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8002386:	4b0d      	ldr	r3, [pc, #52]	@ (80023bc <xQueueGenericReset+0xd0>)
 8002388:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	f3bf 8f4f 	dsb	sy
 8002392:	f3bf 8f6f 	isb	sy
 8002396:	e009      	b.n	80023ac <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	3310      	adds	r3, #16
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff fef5 	bl	800218c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	3324      	adds	r3, #36	@ 0x24
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff fef0 	bl	800218c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80023ac:	f001 fa8e 	bl	80038cc <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80023b0:	2301      	movs	r3, #1
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	e000ed04 	.word	0xe000ed04

080023c0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08c      	sub	sp, #48	@ 0x30
 80023c4:	af02      	add	r7, sp, #8
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	4613      	mov	r3, r2
 80023cc:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10b      	bne.n	80023ec <xQueueGenericCreate+0x2c>
        __asm volatile
 80023d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023d8:	f383 8811 	msr	BASEPRI, r3
 80023dc:	f3bf 8f6f 	isb	sy
 80023e0:	f3bf 8f4f 	dsb	sy
 80023e4:	61bb      	str	r3, [r7, #24]
    }
 80023e6:	bf00      	nop
 80023e8:	bf00      	nop
 80023ea:	e7fd      	b.n	80023e8 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	68ba      	ldr	r2, [r7, #8]
 80023f0:	fb02 f303 	mul.w	r3, r2, r3
 80023f4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d006      	beq.n	800240a <xQueueGenericCreate+0x4a>
 80023fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	fbb2 f3f3 	udiv	r3, r2, r3
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	429a      	cmp	r2, r3
 8002408:	d101      	bne.n	800240e <xQueueGenericCreate+0x4e>
 800240a:	2301      	movs	r3, #1
 800240c:	e000      	b.n	8002410 <xQueueGenericCreate+0x50>
 800240e:	2300      	movs	r3, #0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d10b      	bne.n	800242c <xQueueGenericCreate+0x6c>
        __asm volatile
 8002414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002418:	f383 8811 	msr	BASEPRI, r3
 800241c:	f3bf 8f6f 	isb	sy
 8002420:	f3bf 8f4f 	dsb	sy
 8002424:	617b      	str	r3, [r7, #20]
    }
 8002426:	bf00      	nop
 8002428:	bf00      	nop
 800242a:	e7fd      	b.n	8002428 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800242c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242e:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 8002432:	d90b      	bls.n	800244c <xQueueGenericCreate+0x8c>
        __asm volatile
 8002434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002438:	f383 8811 	msr	BASEPRI, r3
 800243c:	f3bf 8f6f 	isb	sy
 8002440:	f3bf 8f4f 	dsb	sy
 8002444:	613b      	str	r3, [r7, #16]
    }
 8002446:	bf00      	nop
 8002448:	bf00      	nop
 800244a:	e7fd      	b.n	8002448 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800244c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244e:	3348      	adds	r3, #72	@ 0x48
 8002450:	4618      	mov	r0, r3
 8002452:	f001 facd 	bl	80039f0 <pvPortMalloc>
 8002456:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8002458:	6a3b      	ldr	r3, [r7, #32]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d00d      	beq.n	800247a <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800245e:	6a3b      	ldr	r3, [r7, #32]
 8002460:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	3348      	adds	r3, #72	@ 0x48
 8002466:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002468:	79fa      	ldrb	r2, [r7, #7]
 800246a:	6a3b      	ldr	r3, [r7, #32]
 800246c:	9300      	str	r3, [sp, #0]
 800246e:	4613      	mov	r3, r2
 8002470:	69fa      	ldr	r2, [r7, #28]
 8002472:	68b9      	ldr	r1, [r7, #8]
 8002474:	68f8      	ldr	r0, [r7, #12]
 8002476:	f000 f805 	bl	8002484 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800247a:	6a3b      	ldr	r3, [r7, #32]
    }
 800247c:	4618      	mov	r0, r3
 800247e:	3728      	adds	r7, #40	@ 0x28
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
 8002490:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d103      	bne.n	80024a0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	e002      	b.n	80024a6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80024b2:	2101      	movs	r1, #1
 80024b4:	69b8      	ldr	r0, [r7, #24]
 80024b6:	f7ff ff19 	bl	80022ec <xQueueGenericReset>
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80024ba:	bf00      	nop
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b08e      	sub	sp, #56	@ 0x38
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
 80024d0:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80024d2:	2300      	movs	r3, #0
 80024d4:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 80024da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d10b      	bne.n	80024f8 <xQueueGenericSend+0x34>
        __asm volatile
 80024e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024e4:	f383 8811 	msr	BASEPRI, r3
 80024e8:	f3bf 8f6f 	isb	sy
 80024ec:	f3bf 8f4f 	dsb	sy
 80024f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80024f2:	bf00      	nop
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d103      	bne.n	8002506 <xQueueGenericSend+0x42>
 80024fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <xQueueGenericSend+0x46>
 8002506:	2301      	movs	r3, #1
 8002508:	e000      	b.n	800250c <xQueueGenericSend+0x48>
 800250a:	2300      	movs	r3, #0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d10b      	bne.n	8002528 <xQueueGenericSend+0x64>
        __asm volatile
 8002510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002514:	f383 8811 	msr	BASEPRI, r3
 8002518:	f3bf 8f6f 	isb	sy
 800251c:	f3bf 8f4f 	dsb	sy
 8002520:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8002522:	bf00      	nop
 8002524:	bf00      	nop
 8002526:	e7fd      	b.n	8002524 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	2b02      	cmp	r3, #2
 800252c:	d103      	bne.n	8002536 <xQueueGenericSend+0x72>
 800252e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002532:	2b01      	cmp	r3, #1
 8002534:	d101      	bne.n	800253a <xQueueGenericSend+0x76>
 8002536:	2301      	movs	r3, #1
 8002538:	e000      	b.n	800253c <xQueueGenericSend+0x78>
 800253a:	2300      	movs	r3, #0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10b      	bne.n	8002558 <xQueueGenericSend+0x94>
        __asm volatile
 8002540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002544:	f383 8811 	msr	BASEPRI, r3
 8002548:	f3bf 8f6f 	isb	sy
 800254c:	f3bf 8f4f 	dsb	sy
 8002550:	623b      	str	r3, [r7, #32]
    }
 8002552:	bf00      	nop
 8002554:	bf00      	nop
 8002556:	e7fd      	b.n	8002554 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002558:	f000 ffe2 	bl	8003520 <xTaskGetSchedulerState>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d102      	bne.n	8002568 <xQueueGenericSend+0xa4>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d101      	bne.n	800256c <xQueueGenericSend+0xa8>
 8002568:	2301      	movs	r3, #1
 800256a:	e000      	b.n	800256e <xQueueGenericSend+0xaa>
 800256c:	2300      	movs	r3, #0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d10b      	bne.n	800258a <xQueueGenericSend+0xc6>
        __asm volatile
 8002572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002576:	f383 8811 	msr	BASEPRI, r3
 800257a:	f3bf 8f6f 	isb	sy
 800257e:	f3bf 8f4f 	dsb	sy
 8002582:	61fb      	str	r3, [r7, #28]
    }
 8002584:	bf00      	nop
 8002586:	bf00      	nop
 8002588:	e7fd      	b.n	8002586 <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800258a:	f001 f96f 	bl	800386c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800258e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002590:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002596:	429a      	cmp	r2, r3
 8002598:	d302      	bcc.n	80025a0 <xQueueGenericSend+0xdc>
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	2b02      	cmp	r3, #2
 800259e:	d129      	bne.n	80025f4 <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	68b9      	ldr	r1, [r7, #8]
 80025a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80025a6:	f000 f971 	bl	800288c <prvCopyDataToQueue>
 80025aa:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80025ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d010      	beq.n	80025d6 <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80025b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025b6:	3324      	adds	r3, #36	@ 0x24
 80025b8:	4618      	mov	r0, r3
 80025ba:	f000 fe0d 	bl	80031d8 <xTaskRemoveFromEventList>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d013      	beq.n	80025ec <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80025c4:	4b3f      	ldr	r3, [pc, #252]	@ (80026c4 <xQueueGenericSend+0x200>)
 80025c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	f3bf 8f4f 	dsb	sy
 80025d0:	f3bf 8f6f 	isb	sy
 80025d4:	e00a      	b.n	80025ec <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80025d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d007      	beq.n	80025ec <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80025dc:	4b39      	ldr	r3, [pc, #228]	@ (80026c4 <xQueueGenericSend+0x200>)
 80025de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	f3bf 8f4f 	dsb	sy
 80025e8:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80025ec:	f001 f96e 	bl	80038cc <vPortExitCritical>
                return pdPASS;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e063      	b.n	80026bc <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d103      	bne.n	8002602 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80025fa:	f001 f967 	bl	80038cc <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80025fe:	2300      	movs	r3, #0
 8002600:	e05c      	b.n	80026bc <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002604:	2b00      	cmp	r3, #0
 8002606:	d106      	bne.n	8002616 <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002608:	f107 0314 	add.w	r3, r7, #20
 800260c:	4618      	mov	r0, r3
 800260e:	f000 fe47 	bl	80032a0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002612:	2301      	movs	r3, #1
 8002614:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002616:	f001 f959 	bl	80038cc <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800261a:	f000 fbef 	bl	8002dfc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800261e:	f001 f925 	bl	800386c <vPortEnterCritical>
 8002622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002624:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002628:	b25b      	sxtb	r3, r3
 800262a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800262e:	d103      	bne.n	8002638 <xQueueGenericSend+0x174>
 8002630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800263a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800263e:	b25b      	sxtb	r3, r3
 8002640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002644:	d103      	bne.n	800264e <xQueueGenericSend+0x18a>
 8002646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800264e:	f001 f93d 	bl	80038cc <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002652:	1d3a      	adds	r2, r7, #4
 8002654:	f107 0314 	add.w	r3, r7, #20
 8002658:	4611      	mov	r1, r2
 800265a:	4618      	mov	r0, r3
 800265c:	f000 fe36 	bl	80032cc <xTaskCheckForTimeOut>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d124      	bne.n	80026b0 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002666:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002668:	f000 fa08 	bl	8002a7c <prvIsQueueFull>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d018      	beq.n	80026a4 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002674:	3310      	adds	r3, #16
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	4611      	mov	r1, r2
 800267a:	4618      	mov	r0, r3
 800267c:	f000 fd86 	bl	800318c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002680:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002682:	f000 f993 	bl	80029ac <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002686:	f000 fbc7 	bl	8002e18 <xTaskResumeAll>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	f47f af7c 	bne.w	800258a <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8002692:	4b0c      	ldr	r3, [pc, #48]	@ (80026c4 <xQueueGenericSend+0x200>)
 8002694:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	f3bf 8f4f 	dsb	sy
 800269e:	f3bf 8f6f 	isb	sy
 80026a2:	e772      	b.n	800258a <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80026a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80026a6:	f000 f981 	bl	80029ac <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80026aa:	f000 fbb5 	bl	8002e18 <xTaskResumeAll>
 80026ae:	e76c      	b.n	800258a <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80026b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80026b2:	f000 f97b 	bl	80029ac <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80026b6:	f000 fbaf 	bl	8002e18 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80026ba:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3738      	adds	r7, #56	@ 0x38
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	e000ed04 	.word	0xe000ed04

080026c8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b08c      	sub	sp, #48	@ 0x30
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	60f8      	str	r0, [r7, #12]
 80026d0:	60b9      	str	r1, [r7, #8]
 80026d2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80026d4:	2300      	movs	r3, #0
 80026d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80026dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10b      	bne.n	80026fa <xQueueReceive+0x32>
        __asm volatile
 80026e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026e6:	f383 8811 	msr	BASEPRI, r3
 80026ea:	f3bf 8f6f 	isb	sy
 80026ee:	f3bf 8f4f 	dsb	sy
 80026f2:	623b      	str	r3, [r7, #32]
    }
 80026f4:	bf00      	nop
 80026f6:	bf00      	nop
 80026f8:	e7fd      	b.n	80026f6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d103      	bne.n	8002708 <xQueueReceive+0x40>
 8002700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002704:	2b00      	cmp	r3, #0
 8002706:	d101      	bne.n	800270c <xQueueReceive+0x44>
 8002708:	2301      	movs	r3, #1
 800270a:	e000      	b.n	800270e <xQueueReceive+0x46>
 800270c:	2300      	movs	r3, #0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d10b      	bne.n	800272a <xQueueReceive+0x62>
        __asm volatile
 8002712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002716:	f383 8811 	msr	BASEPRI, r3
 800271a:	f3bf 8f6f 	isb	sy
 800271e:	f3bf 8f4f 	dsb	sy
 8002722:	61fb      	str	r3, [r7, #28]
    }
 8002724:	bf00      	nop
 8002726:	bf00      	nop
 8002728:	e7fd      	b.n	8002726 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800272a:	f000 fef9 	bl	8003520 <xTaskGetSchedulerState>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d102      	bne.n	800273a <xQueueReceive+0x72>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <xQueueReceive+0x76>
 800273a:	2301      	movs	r3, #1
 800273c:	e000      	b.n	8002740 <xQueueReceive+0x78>
 800273e:	2300      	movs	r3, #0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d10b      	bne.n	800275c <xQueueReceive+0x94>
        __asm volatile
 8002744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002748:	f383 8811 	msr	BASEPRI, r3
 800274c:	f3bf 8f6f 	isb	sy
 8002750:	f3bf 8f4f 	dsb	sy
 8002754:	61bb      	str	r3, [r7, #24]
    }
 8002756:	bf00      	nop
 8002758:	bf00      	nop
 800275a:	e7fd      	b.n	8002758 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800275c:	f001 f886 	bl	800386c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002764:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002768:	2b00      	cmp	r3, #0
 800276a:	d01f      	beq.n	80027ac <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800276c:	68b9      	ldr	r1, [r7, #8]
 800276e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002770:	f000 f8f6 	bl	8002960 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002776:	1e5a      	subs	r2, r3, #1
 8002778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800277a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800277c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800277e:	691b      	ldr	r3, [r3, #16]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00f      	beq.n	80027a4 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002786:	3310      	adds	r3, #16
 8002788:	4618      	mov	r0, r3
 800278a:	f000 fd25 	bl	80031d8 <xTaskRemoveFromEventList>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d007      	beq.n	80027a4 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002794:	4b3c      	ldr	r3, [pc, #240]	@ (8002888 <xQueueReceive+0x1c0>)
 8002796:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	f3bf 8f4f 	dsb	sy
 80027a0:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80027a4:	f001 f892 	bl	80038cc <vPortExitCritical>
                return pdPASS;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e069      	b.n	8002880 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d103      	bne.n	80027ba <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80027b2:	f001 f88b 	bl	80038cc <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80027b6:	2300      	movs	r3, #0
 80027b8:	e062      	b.n	8002880 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80027ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d106      	bne.n	80027ce <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80027c0:	f107 0310 	add.w	r3, r7, #16
 80027c4:	4618      	mov	r0, r3
 80027c6:	f000 fd6b 	bl	80032a0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80027ca:	2301      	movs	r3, #1
 80027cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80027ce:	f001 f87d 	bl	80038cc <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80027d2:	f000 fb13 	bl	8002dfc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80027d6:	f001 f849 	bl	800386c <vPortEnterCritical>
 80027da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80027e0:	b25b      	sxtb	r3, r3
 80027e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e6:	d103      	bne.n	80027f0 <xQueueReceive+0x128>
 80027e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80027f6:	b25b      	sxtb	r3, r3
 80027f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027fc:	d103      	bne.n	8002806 <xQueueReceive+0x13e>
 80027fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002806:	f001 f861 	bl	80038cc <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800280a:	1d3a      	adds	r2, r7, #4
 800280c:	f107 0310 	add.w	r3, r7, #16
 8002810:	4611      	mov	r1, r2
 8002812:	4618      	mov	r0, r3
 8002814:	f000 fd5a 	bl	80032cc <xTaskCheckForTimeOut>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d123      	bne.n	8002866 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800281e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002820:	f000 f916 	bl	8002a50 <prvIsQueueEmpty>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d017      	beq.n	800285a <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800282a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800282c:	3324      	adds	r3, #36	@ 0x24
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	4611      	mov	r1, r2
 8002832:	4618      	mov	r0, r3
 8002834:	f000 fcaa 	bl	800318c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002838:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800283a:	f000 f8b7 	bl	80029ac <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800283e:	f000 faeb 	bl	8002e18 <xTaskResumeAll>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d189      	bne.n	800275c <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8002848:	4b0f      	ldr	r3, [pc, #60]	@ (8002888 <xQueueReceive+0x1c0>)
 800284a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	f3bf 8f4f 	dsb	sy
 8002854:	f3bf 8f6f 	isb	sy
 8002858:	e780      	b.n	800275c <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800285a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800285c:	f000 f8a6 	bl	80029ac <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002860:	f000 fada 	bl	8002e18 <xTaskResumeAll>
 8002864:	e77a      	b.n	800275c <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002868:	f000 f8a0 	bl	80029ac <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800286c:	f000 fad4 	bl	8002e18 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002870:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002872:	f000 f8ed 	bl	8002a50 <prvIsQueueEmpty>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	f43f af6f 	beq.w	800275c <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 800287e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002880:	4618      	mov	r0, r3
 8002882:	3730      	adds	r7, #48	@ 0x30
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	e000ed04 	.word	0xe000ed04

0800288c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002898:	2300      	movs	r3, #0
 800289a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028a0:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10d      	bne.n	80028c6 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d14d      	bne.n	800294e <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f000 fe50 	bl	800355c <xTaskPriorityDisinherit>
 80028bc:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	609a      	str	r2, [r3, #8]
 80028c4:	e043      	b.n	800294e <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d119      	bne.n	8002900 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6858      	ldr	r0, [r3, #4]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d4:	461a      	mov	r2, r3
 80028d6:	68b9      	ldr	r1, [r7, #8]
 80028d8:	f001 fb16 	bl	8003f08 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e4:	441a      	add	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	685a      	ldr	r2, [r3, #4]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d32b      	bcc.n	800294e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	605a      	str	r2, [r3, #4]
 80028fe:	e026      	b.n	800294e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	68d8      	ldr	r0, [r3, #12]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002908:	461a      	mov	r2, r3
 800290a:	68b9      	ldr	r1, [r7, #8]
 800290c:	f001 fafc 	bl	8003f08 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	68da      	ldr	r2, [r3, #12]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002918:	425b      	negs	r3, r3
 800291a:	441a      	add	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	68da      	ldr	r2, [r3, #12]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d207      	bcs.n	800293c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002934:	425b      	negs	r3, r3
 8002936:	441a      	add	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b02      	cmp	r3, #2
 8002940:	d105      	bne.n	800294e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d002      	beq.n	800294e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	3b01      	subs	r3, #1
 800294c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	1c5a      	adds	r2, r3, #1
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8002956:	697b      	ldr	r3, [r7, #20]
}
 8002958:	4618      	mov	r0, r3
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}

08002960 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296e:	2b00      	cmp	r3, #0
 8002970:	d018      	beq.n	80029a4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	68da      	ldr	r2, [r3, #12]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	441a      	add	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68da      	ldr	r2, [r3, #12]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	429a      	cmp	r2, r3
 800298a:	d303      	bcc.n	8002994 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	68d9      	ldr	r1, [r3, #12]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299c:	461a      	mov	r2, r3
 800299e:	6838      	ldr	r0, [r7, #0]
 80029a0:	f001 fab2 	bl	8003f08 <memcpy>
    }
}
 80029a4:	bf00      	nop
 80029a6:	3708      	adds	r7, #8
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80029b4:	f000 ff5a 	bl	800386c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80029be:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80029c0:	e011      	b.n	80029e6 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d012      	beq.n	80029f0 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	3324      	adds	r3, #36	@ 0x24
 80029ce:	4618      	mov	r0, r3
 80029d0:	f000 fc02 	bl	80031d8 <xTaskRemoveFromEventList>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 80029da:	f000 fcdf 	bl	800339c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80029de:	7bfb      	ldrb	r3, [r7, #15]
 80029e0:	3b01      	subs	r3, #1
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80029e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	dce9      	bgt.n	80029c2 <prvUnlockQueue+0x16>
 80029ee:	e000      	b.n	80029f2 <prvUnlockQueue+0x46>
                        break;
 80029f0:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	22ff      	movs	r2, #255	@ 0xff
 80029f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80029fa:	f000 ff67 	bl	80038cc <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80029fe:	f000 ff35 	bl	800386c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002a08:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002a0a:	e011      	b.n	8002a30 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d012      	beq.n	8002a3a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3310      	adds	r3, #16
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f000 fbdd 	bl	80031d8 <xTaskRemoveFromEventList>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002a24:	f000 fcba 	bl	800339c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002a28:	7bbb      	ldrb	r3, [r7, #14]
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002a30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	dce9      	bgt.n	8002a0c <prvUnlockQueue+0x60>
 8002a38:	e000      	b.n	8002a3c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002a3a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	22ff      	movs	r2, #255	@ 0xff
 8002a40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8002a44:	f000 ff42 	bl	80038cc <vPortExitCritical>
}
 8002a48:	bf00      	nop
 8002a4a:	3710      	adds	r7, #16
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002a58:	f000 ff08 	bl	800386c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d102      	bne.n	8002a6a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002a64:	2301      	movs	r3, #1
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	e001      	b.n	8002a6e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002a6e:	f000 ff2d 	bl	80038cc <vPortExitCritical>

    return xReturn;
 8002a72:	68fb      	ldr	r3, [r7, #12]
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002a84:	f000 fef2 	bl	800386c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d102      	bne.n	8002a9a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002a94:	2301      	movs	r3, #1
 8002a96:	60fb      	str	r3, [r7, #12]
 8002a98:	e001      	b.n	8002a9e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002a9e:	f000 ff15 	bl	80038cc <vPortExitCritical>

    return xReturn;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3710      	adds	r7, #16
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b08c      	sub	sp, #48	@ 0x30
 8002ab0:	af04      	add	r7, sp, #16
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	603b      	str	r3, [r7, #0]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002abc:	88fb      	ldrh	r3, [r7, #6]
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f000 ff95 	bl	80039f0 <pvPortMalloc>
 8002ac6:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d00e      	beq.n	8002aec <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002ace:	20a0      	movs	r0, #160	@ 0xa0
 8002ad0:	f000 ff8e 	bl	80039f0 <pvPortMalloc>
 8002ad4:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d003      	beq.n	8002ae4 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ae2:	e005      	b.n	8002af0 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002ae4:	6978      	ldr	r0, [r7, #20]
 8002ae6:	f001 f865 	bl	8003bb4 <vPortFree>
 8002aea:	e001      	b.n	8002af0 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d013      	beq.n	8002b1e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002af6:	88fa      	ldrh	r2, [r7, #6]
 8002af8:	2300      	movs	r3, #0
 8002afa:	9303      	str	r3, [sp, #12]
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	9302      	str	r3, [sp, #8]
 8002b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	68b9      	ldr	r1, [r7, #8]
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f000 f80f 	bl	8002b30 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002b12:	69f8      	ldr	r0, [r7, #28]
 8002b14:	f000 f8b2 	bl	8002c7c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	61bb      	str	r3, [r7, #24]
 8002b1c:	e002      	b.n	8002b24 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b22:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002b24:	69bb      	ldr	r3, [r7, #24]
    }
 8002b26:	4618      	mov	r0, r3
 8002b28:	3720      	adds	r7, #32
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
	...

08002b30 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b088      	sub	sp, #32
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
 8002b3c:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	f023 0307 	bic.w	r3, r3, #7
 8002b56:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	f003 0307 	and.w	r3, r3, #7
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00b      	beq.n	8002b7a <prvInitialiseNewTask+0x4a>
        __asm volatile
 8002b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b66:	f383 8811 	msr	BASEPRI, r3
 8002b6a:	f3bf 8f6f 	isb	sy
 8002b6e:	f3bf 8f4f 	dsb	sy
 8002b72:	617b      	str	r3, [r7, #20]
    }
 8002b74:	bf00      	nop
 8002b76:	bf00      	nop
 8002b78:	e7fd      	b.n	8002b76 <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d01f      	beq.n	8002bc0 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002b80:	2300      	movs	r3, #0
 8002b82:	61fb      	str	r3, [r7, #28]
 8002b84:	e012      	b.n	8002bac <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	7819      	ldrb	r1, [r3, #0]
 8002b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	4413      	add	r3, r2
 8002b94:	3334      	adds	r3, #52	@ 0x34
 8002b96:	460a      	mov	r2, r1
 8002b98:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d006      	beq.n	8002bb4 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	61fb      	str	r3, [r7, #28]
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	2b0f      	cmp	r3, #15
 8002bb0:	d9e9      	bls.n	8002b86 <prvInitialiseNewTask+0x56>
 8002bb2:	e000      	b.n	8002bb6 <prvInitialiseNewTask+0x86>
            {
                break;
 8002bb4:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002bbe:	e003      	b.n	8002bc8 <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bca:	2b06      	cmp	r3, #6
 8002bcc:	d901      	bls.n	8002bd2 <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002bce:	2306      	movs	r3, #6
 8002bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002bd6:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002bdc:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 8002bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002be0:	2200      	movs	r2, #0
 8002be2:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002be6:	3304      	adds	r3, #4
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff faee 	bl	80021ca <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bf0:	3318      	adds	r3, #24
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff fae9 	bl	80021ca <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bfc:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c00:	f1c3 0207 	rsb	r2, r3, #7
 8002c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c06:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c0c:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c10:	3398      	adds	r3, #152	@ 0x98
 8002c12:	2204      	movs	r2, #4
 8002c14:	2100      	movs	r1, #0
 8002c16:	4618      	mov	r0, r3
 8002c18:	f001 f8ea 	bl	8003df0 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c1e:	339c      	adds	r3, #156	@ 0x9c
 8002c20:	2201      	movs	r2, #1
 8002c22:	2100      	movs	r1, #0
 8002c24:	4618      	mov	r0, r3
 8002c26:	f001 f8e3 	bl	8003df0 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c2c:	334c      	adds	r3, #76	@ 0x4c
 8002c2e:	224c      	movs	r2, #76	@ 0x4c
 8002c30:	2100      	movs	r1, #0
 8002c32:	4618      	mov	r0, r3
 8002c34:	f001 f8dc 	bl	8003df0 <memset>
 8002c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c3a:	4a0d      	ldr	r2, [pc, #52]	@ (8002c70 <prvInitialiseNewTask+0x140>)
 8002c3c:	651a      	str	r2, [r3, #80]	@ 0x50
 8002c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c40:	4a0c      	ldr	r2, [pc, #48]	@ (8002c74 <prvInitialiseNewTask+0x144>)
 8002c42:	655a      	str	r2, [r3, #84]	@ 0x54
 8002c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c46:	4a0c      	ldr	r2, [pc, #48]	@ (8002c78 <prvInitialiseNewTask+0x148>)
 8002c48:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	68f9      	ldr	r1, [r7, #12]
 8002c4e:	69b8      	ldr	r0, [r7, #24]
 8002c50:	f000 fd66 	bl	8003720 <pxPortInitialiseStack>
 8002c54:	4602      	mov	r2, r0
 8002c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c58:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d002      	beq.n	8002c66 <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c64:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002c66:	bf00      	nop
 8002c68:	3720      	adds	r7, #32
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	20002268 	.word	0x20002268
 8002c74:	200022d0 	.word	0x200022d0
 8002c78:	20002338 	.word	0x20002338

08002c7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002c84:	f000 fdf2 	bl	800386c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002c88:	4b2a      	ldr	r3, [pc, #168]	@ (8002d34 <prvAddNewTaskToReadyList+0xb8>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	4a29      	ldr	r2, [pc, #164]	@ (8002d34 <prvAddNewTaskToReadyList+0xb8>)
 8002c90:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002c92:	4b29      	ldr	r3, [pc, #164]	@ (8002d38 <prvAddNewTaskToReadyList+0xbc>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d109      	bne.n	8002cae <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002c9a:	4a27      	ldr	r2, [pc, #156]	@ (8002d38 <prvAddNewTaskToReadyList+0xbc>)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002ca0:	4b24      	ldr	r3, [pc, #144]	@ (8002d34 <prvAddNewTaskToReadyList+0xb8>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d110      	bne.n	8002cca <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002ca8:	f000 fb9c 	bl	80033e4 <prvInitialiseTaskLists>
 8002cac:	e00d      	b.n	8002cca <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002cae:	4b23      	ldr	r3, [pc, #140]	@ (8002d3c <prvAddNewTaskToReadyList+0xc0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d109      	bne.n	8002cca <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002cb6:	4b20      	ldr	r3, [pc, #128]	@ (8002d38 <prvAddNewTaskToReadyList+0xbc>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d802      	bhi.n	8002cca <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002cc4:	4a1c      	ldr	r2, [pc, #112]	@ (8002d38 <prvAddNewTaskToReadyList+0xbc>)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002cca:	4b1d      	ldr	r3, [pc, #116]	@ (8002d40 <prvAddNewTaskToReadyList+0xc4>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8002d40 <prvAddNewTaskToReadyList+0xc4>)
 8002cd2:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd8:	2201      	movs	r2, #1
 8002cda:	409a      	lsls	r2, r3
 8002cdc:	4b19      	ldr	r3, [pc, #100]	@ (8002d44 <prvAddNewTaskToReadyList+0xc8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	4a18      	ldr	r2, [pc, #96]	@ (8002d44 <prvAddNewTaskToReadyList+0xc8>)
 8002ce4:	6013      	str	r3, [r2, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	4a15      	ldr	r2, [pc, #84]	@ (8002d48 <prvAddNewTaskToReadyList+0xcc>)
 8002cf4:	441a      	add	r2, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	3304      	adds	r3, #4
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	4610      	mov	r0, r2
 8002cfe:	f7ff fa70 	bl	80021e2 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002d02:	f000 fde3 	bl	80038cc <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002d06:	4b0d      	ldr	r3, [pc, #52]	@ (8002d3c <prvAddNewTaskToReadyList+0xc0>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d00e      	beq.n	8002d2c <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d38 <prvAddNewTaskToReadyList+0xbc>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d207      	bcs.n	8002d2c <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d4c <prvAddNewTaskToReadyList+0xd0>)
 8002d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	f3bf 8f4f 	dsb	sy
 8002d28:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002d2c:	bf00      	nop
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	2000021c 	.word	0x2000021c
 8002d38:	2000011c 	.word	0x2000011c
 8002d3c:	20000228 	.word	0x20000228
 8002d40:	20000238 	.word	0x20000238
 8002d44:	20000224 	.word	0x20000224
 8002d48:	20000120 	.word	0x20000120
 8002d4c:	e000ed04 	.word	0xe000ed04

08002d50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b086      	sub	sp, #24
 8002d54:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002d56:	4b20      	ldr	r3, [pc, #128]	@ (8002dd8 <vTaskStartScheduler+0x88>)
 8002d58:	9301      	str	r3, [sp, #4]
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	9300      	str	r3, [sp, #0]
 8002d5e:	2300      	movs	r3, #0
 8002d60:	2280      	movs	r2, #128	@ 0x80
 8002d62:	491e      	ldr	r1, [pc, #120]	@ (8002ddc <vTaskStartScheduler+0x8c>)
 8002d64:	481e      	ldr	r0, [pc, #120]	@ (8002de0 <vTaskStartScheduler+0x90>)
 8002d66:	f7ff fea1 	bl	8002aac <xTaskCreate>
 8002d6a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d11b      	bne.n	8002daa <vTaskStartScheduler+0x5a>
        __asm volatile
 8002d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d76:	f383 8811 	msr	BASEPRI, r3
 8002d7a:	f3bf 8f6f 	isb	sy
 8002d7e:	f3bf 8f4f 	dsb	sy
 8002d82:	60bb      	str	r3, [r7, #8]
    }
 8002d84:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002d86:	4b17      	ldr	r3, [pc, #92]	@ (8002de4 <vTaskStartScheduler+0x94>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	334c      	adds	r3, #76	@ 0x4c
 8002d8c:	4a16      	ldr	r2, [pc, #88]	@ (8002de8 <vTaskStartScheduler+0x98>)
 8002d8e:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002d90:	4b16      	ldr	r3, [pc, #88]	@ (8002dec <vTaskStartScheduler+0x9c>)
 8002d92:	f04f 32ff 	mov.w	r2, #4294967295
 8002d96:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002d98:	4b15      	ldr	r3, [pc, #84]	@ (8002df0 <vTaskStartScheduler+0xa0>)
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002d9e:	4b15      	ldr	r3, [pc, #84]	@ (8002df4 <vTaskStartScheduler+0xa4>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002da4:	f000 fd42 	bl	800382c <xPortStartScheduler>
 8002da8:	e00f      	b.n	8002dca <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db0:	d10b      	bne.n	8002dca <vTaskStartScheduler+0x7a>
        __asm volatile
 8002db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002db6:	f383 8811 	msr	BASEPRI, r3
 8002dba:	f3bf 8f6f 	isb	sy
 8002dbe:	f3bf 8f4f 	dsb	sy
 8002dc2:	607b      	str	r3, [r7, #4]
    }
 8002dc4:	bf00      	nop
 8002dc6:	bf00      	nop
 8002dc8:	e7fd      	b.n	8002dc6 <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002dca:	4b0b      	ldr	r3, [pc, #44]	@ (8002df8 <vTaskStartScheduler+0xa8>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
}
 8002dce:	bf00      	nop
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	20000240 	.word	0x20000240
 8002ddc:	08003fec 	.word	0x08003fec
 8002de0:	080033b5 	.word	0x080033b5
 8002de4:	2000011c 	.word	0x2000011c
 8002de8:	20000010 	.word	0x20000010
 8002dec:	2000023c 	.word	0x2000023c
 8002df0:	20000228 	.word	0x20000228
 8002df4:	20000220 	.word	0x20000220
 8002df8:	08004020 	.word	0x08004020

08002dfc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002e00:	4b04      	ldr	r3, [pc, #16]	@ (8002e14 <vTaskSuspendAll+0x18>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	3301      	adds	r3, #1
 8002e06:	4a03      	ldr	r2, [pc, #12]	@ (8002e14 <vTaskSuspendAll+0x18>)
 8002e08:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002e0a:	bf00      	nop
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	20000244 	.word	0x20000244

08002e18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002e22:	2300      	movs	r3, #0
 8002e24:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8002e26:	4b42      	ldr	r3, [pc, #264]	@ (8002f30 <xTaskResumeAll+0x118>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10b      	bne.n	8002e46 <xTaskResumeAll+0x2e>
        __asm volatile
 8002e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e32:	f383 8811 	msr	BASEPRI, r3
 8002e36:	f3bf 8f6f 	isb	sy
 8002e3a:	f3bf 8f4f 	dsb	sy
 8002e3e:	603b      	str	r3, [r7, #0]
    }
 8002e40:	bf00      	nop
 8002e42:	bf00      	nop
 8002e44:	e7fd      	b.n	8002e42 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002e46:	f000 fd11 	bl	800386c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002e4a:	4b39      	ldr	r3, [pc, #228]	@ (8002f30 <xTaskResumeAll+0x118>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	4a37      	ldr	r2, [pc, #220]	@ (8002f30 <xTaskResumeAll+0x118>)
 8002e52:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e54:	4b36      	ldr	r3, [pc, #216]	@ (8002f30 <xTaskResumeAll+0x118>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d161      	bne.n	8002f20 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002e5c:	4b35      	ldr	r3, [pc, #212]	@ (8002f34 <xTaskResumeAll+0x11c>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d05d      	beq.n	8002f20 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e64:	e02e      	b.n	8002ec4 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e66:	4b34      	ldr	r3, [pc, #208]	@ (8002f38 <xTaskResumeAll+0x120>)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	3318      	adds	r3, #24
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff fa10 	bl	8002298 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	3304      	adds	r3, #4
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff fa0b 	bl	8002298 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e86:	2201      	movs	r2, #1
 8002e88:	409a      	lsls	r2, r3
 8002e8a:	4b2c      	ldr	r3, [pc, #176]	@ (8002f3c <xTaskResumeAll+0x124>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	4a2a      	ldr	r2, [pc, #168]	@ (8002f3c <xTaskResumeAll+0x124>)
 8002e92:	6013      	str	r3, [r2, #0]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e98:	4613      	mov	r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4413      	add	r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	4a27      	ldr	r2, [pc, #156]	@ (8002f40 <xTaskResumeAll+0x128>)
 8002ea2:	441a      	add	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	3304      	adds	r3, #4
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4610      	mov	r0, r2
 8002eac:	f7ff f999 	bl	80021e2 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eb4:	4b23      	ldr	r3, [pc, #140]	@ (8002f44 <xTaskResumeAll+0x12c>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d302      	bcc.n	8002ec4 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 8002ebe:	4b22      	ldr	r3, [pc, #136]	@ (8002f48 <xTaskResumeAll+0x130>)
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8002f38 <xTaskResumeAll+0x120>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1cc      	bne.n	8002e66 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002ed2:	f000 fb0b 	bl	80034ec <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f4c <xTaskResumeAll+0x134>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d010      	beq.n	8002f04 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002ee2:	f000 f837 	bl	8002f54 <xTaskIncrementTick>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d002      	beq.n	8002ef2 <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8002eec:	4b16      	ldr	r3, [pc, #88]	@ (8002f48 <xTaskResumeAll+0x130>)
 8002eee:	2201      	movs	r2, #1
 8002ef0:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1f1      	bne.n	8002ee2 <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 8002efe:	4b13      	ldr	r3, [pc, #76]	@ (8002f4c <xTaskResumeAll+0x134>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002f04:	4b10      	ldr	r3, [pc, #64]	@ (8002f48 <xTaskResumeAll+0x130>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d009      	beq.n	8002f20 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002f10:	4b0f      	ldr	r3, [pc, #60]	@ (8002f50 <xTaskResumeAll+0x138>)
 8002f12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	f3bf 8f4f 	dsb	sy
 8002f1c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002f20:	f000 fcd4 	bl	80038cc <vPortExitCritical>

    return xAlreadyYielded;
 8002f24:	68bb      	ldr	r3, [r7, #8]
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000244 	.word	0x20000244
 8002f34:	2000021c 	.word	0x2000021c
 8002f38:	200001dc 	.word	0x200001dc
 8002f3c:	20000224 	.word	0x20000224
 8002f40:	20000120 	.word	0x20000120
 8002f44:	2000011c 	.word	0x2000011c
 8002f48:	20000230 	.word	0x20000230
 8002f4c:	2000022c 	.word	0x2000022c
 8002f50:	e000ed04 	.word	0xe000ed04

08002f54 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f5e:	4b4f      	ldr	r3, [pc, #316]	@ (800309c <xTaskIncrementTick+0x148>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f040 808f 	bne.w	8003086 <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002f68:	4b4d      	ldr	r3, [pc, #308]	@ (80030a0 <xTaskIncrementTick+0x14c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002f70:	4a4b      	ldr	r2, [pc, #300]	@ (80030a0 <xTaskIncrementTick+0x14c>)
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d121      	bne.n	8002fc0 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002f7c:	4b49      	ldr	r3, [pc, #292]	@ (80030a4 <xTaskIncrementTick+0x150>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00b      	beq.n	8002f9e <xTaskIncrementTick+0x4a>
        __asm volatile
 8002f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f8a:	f383 8811 	msr	BASEPRI, r3
 8002f8e:	f3bf 8f6f 	isb	sy
 8002f92:	f3bf 8f4f 	dsb	sy
 8002f96:	603b      	str	r3, [r7, #0]
    }
 8002f98:	bf00      	nop
 8002f9a:	bf00      	nop
 8002f9c:	e7fd      	b.n	8002f9a <xTaskIncrementTick+0x46>
 8002f9e:	4b41      	ldr	r3, [pc, #260]	@ (80030a4 <xTaskIncrementTick+0x150>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	60fb      	str	r3, [r7, #12]
 8002fa4:	4b40      	ldr	r3, [pc, #256]	@ (80030a8 <xTaskIncrementTick+0x154>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a3e      	ldr	r2, [pc, #248]	@ (80030a4 <xTaskIncrementTick+0x150>)
 8002faa:	6013      	str	r3, [r2, #0]
 8002fac:	4a3e      	ldr	r2, [pc, #248]	@ (80030a8 <xTaskIncrementTick+0x154>)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6013      	str	r3, [r2, #0]
 8002fb2:	4b3e      	ldr	r3, [pc, #248]	@ (80030ac <xTaskIncrementTick+0x158>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	4a3c      	ldr	r2, [pc, #240]	@ (80030ac <xTaskIncrementTick+0x158>)
 8002fba:	6013      	str	r3, [r2, #0]
 8002fbc:	f000 fa96 	bl	80034ec <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002fc0:	4b3b      	ldr	r3, [pc, #236]	@ (80030b0 <xTaskIncrementTick+0x15c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d348      	bcc.n	800305c <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002fca:	4b36      	ldr	r3, [pc, #216]	@ (80030a4 <xTaskIncrementTick+0x150>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d104      	bne.n	8002fde <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fd4:	4b36      	ldr	r3, [pc, #216]	@ (80030b0 <xTaskIncrementTick+0x15c>)
 8002fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8002fda:	601a      	str	r2, [r3, #0]
                    break;
 8002fdc:	e03e      	b.n	800305c <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fde:	4b31      	ldr	r3, [pc, #196]	@ (80030a4 <xTaskIncrementTick+0x150>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d203      	bcs.n	8002ffe <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002ff6:	4a2e      	ldr	r2, [pc, #184]	@ (80030b0 <xTaskIncrementTick+0x15c>)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002ffc:	e02e      	b.n	800305c <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	3304      	adds	r3, #4
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff f948 	bl	8002298 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800300c:	2b00      	cmp	r3, #0
 800300e:	d004      	beq.n	800301a <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	3318      	adds	r3, #24
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff f93f 	bl	8002298 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301e:	2201      	movs	r2, #1
 8003020:	409a      	lsls	r2, r3
 8003022:	4b24      	ldr	r3, [pc, #144]	@ (80030b4 <xTaskIncrementTick+0x160>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4313      	orrs	r3, r2
 8003028:	4a22      	ldr	r2, [pc, #136]	@ (80030b4 <xTaskIncrementTick+0x160>)
 800302a:	6013      	str	r3, [r2, #0]
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003030:	4613      	mov	r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4413      	add	r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4a1f      	ldr	r2, [pc, #124]	@ (80030b8 <xTaskIncrementTick+0x164>)
 800303a:	441a      	add	r2, r3
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	3304      	adds	r3, #4
 8003040:	4619      	mov	r1, r3
 8003042:	4610      	mov	r0, r2
 8003044:	f7ff f8cd 	bl	80021e2 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800304c:	4b1b      	ldr	r3, [pc, #108]	@ (80030bc <xTaskIncrementTick+0x168>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003052:	429a      	cmp	r2, r3
 8003054:	d3b9      	bcc.n	8002fca <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8003056:	2301      	movs	r3, #1
 8003058:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800305a:	e7b6      	b.n	8002fca <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800305c:	4b17      	ldr	r3, [pc, #92]	@ (80030bc <xTaskIncrementTick+0x168>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003062:	4915      	ldr	r1, [pc, #84]	@ (80030b8 <xTaskIncrementTick+0x164>)
 8003064:	4613      	mov	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	440b      	add	r3, r1
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d901      	bls.n	8003078 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8003074:	2301      	movs	r3, #1
 8003076:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8003078:	4b11      	ldr	r3, [pc, #68]	@ (80030c0 <xTaskIncrementTick+0x16c>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d007      	beq.n	8003090 <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 8003080:	2301      	movs	r3, #1
 8003082:	617b      	str	r3, [r7, #20]
 8003084:	e004      	b.n	8003090 <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003086:	4b0f      	ldr	r3, [pc, #60]	@ (80030c4 <xTaskIncrementTick+0x170>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	3301      	adds	r3, #1
 800308c:	4a0d      	ldr	r2, [pc, #52]	@ (80030c4 <xTaskIncrementTick+0x170>)
 800308e:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003090:	697b      	ldr	r3, [r7, #20]
}
 8003092:	4618      	mov	r0, r3
 8003094:	3718      	adds	r7, #24
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000244 	.word	0x20000244
 80030a0:	20000220 	.word	0x20000220
 80030a4:	200001d4 	.word	0x200001d4
 80030a8:	200001d8 	.word	0x200001d8
 80030ac:	20000234 	.word	0x20000234
 80030b0:	2000023c 	.word	0x2000023c
 80030b4:	20000224 	.word	0x20000224
 80030b8:	20000120 	.word	0x20000120
 80030bc:	2000011c 	.word	0x2000011c
 80030c0:	20000230 	.word	0x20000230
 80030c4:	2000022c 	.word	0x2000022c

080030c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80030c8:	b480      	push	{r7}
 80030ca:	b087      	sub	sp, #28
 80030cc:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80030ce:	4b29      	ldr	r3, [pc, #164]	@ (8003174 <vTaskSwitchContext+0xac>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d003      	beq.n	80030de <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80030d6:	4b28      	ldr	r3, [pc, #160]	@ (8003178 <vTaskSwitchContext+0xb0>)
 80030d8:	2201      	movs	r2, #1
 80030da:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80030dc:	e045      	b.n	800316a <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 80030de:	4b26      	ldr	r3, [pc, #152]	@ (8003178 <vTaskSwitchContext+0xb0>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030e4:	4b25      	ldr	r3, [pc, #148]	@ (800317c <vTaskSwitchContext+0xb4>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	fab3 f383 	clz	r3, r3
 80030f0:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80030f2:	7afb      	ldrb	r3, [r7, #11]
 80030f4:	f1c3 031f 	rsb	r3, r3, #31
 80030f8:	617b      	str	r3, [r7, #20]
 80030fa:	4921      	ldr	r1, [pc, #132]	@ (8003180 <vTaskSwitchContext+0xb8>)
 80030fc:	697a      	ldr	r2, [r7, #20]
 80030fe:	4613      	mov	r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4413      	add	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	440b      	add	r3, r1
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10b      	bne.n	8003126 <vTaskSwitchContext+0x5e>
        __asm volatile
 800310e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003112:	f383 8811 	msr	BASEPRI, r3
 8003116:	f3bf 8f6f 	isb	sy
 800311a:	f3bf 8f4f 	dsb	sy
 800311e:	607b      	str	r3, [r7, #4]
    }
 8003120:	bf00      	nop
 8003122:	bf00      	nop
 8003124:	e7fd      	b.n	8003122 <vTaskSwitchContext+0x5a>
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	4613      	mov	r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	4413      	add	r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4a13      	ldr	r2, [pc, #76]	@ (8003180 <vTaskSwitchContext+0xb8>)
 8003132:	4413      	add	r3, r2
 8003134:	613b      	str	r3, [r7, #16]
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	685a      	ldr	r2, [r3, #4]
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	605a      	str	r2, [r3, #4]
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	685a      	ldr	r2, [r3, #4]
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	3308      	adds	r3, #8
 8003148:	429a      	cmp	r2, r3
 800314a:	d104      	bne.n	8003156 <vTaskSwitchContext+0x8e>
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	605a      	str	r2, [r3, #4]
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	4a09      	ldr	r2, [pc, #36]	@ (8003184 <vTaskSwitchContext+0xbc>)
 800315e:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003160:	4b08      	ldr	r3, [pc, #32]	@ (8003184 <vTaskSwitchContext+0xbc>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	334c      	adds	r3, #76	@ 0x4c
 8003166:	4a08      	ldr	r2, [pc, #32]	@ (8003188 <vTaskSwitchContext+0xc0>)
 8003168:	6013      	str	r3, [r2, #0]
}
 800316a:	bf00      	nop
 800316c:	371c      	adds	r7, #28
 800316e:	46bd      	mov	sp, r7
 8003170:	bc80      	pop	{r7}
 8003172:	4770      	bx	lr
 8003174:	20000244 	.word	0x20000244
 8003178:	20000230 	.word	0x20000230
 800317c:	20000224 	.word	0x20000224
 8003180:	20000120 	.word	0x20000120
 8003184:	2000011c 	.word	0x2000011c
 8003188:	20000010 	.word	0x20000010

0800318c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d10b      	bne.n	80031b4 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 800319c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a0:	f383 8811 	msr	BASEPRI, r3
 80031a4:	f3bf 8f6f 	isb	sy
 80031a8:	f3bf 8f4f 	dsb	sy
 80031ac:	60fb      	str	r3, [r7, #12]
    }
 80031ae:	bf00      	nop
 80031b0:	bf00      	nop
 80031b2:	e7fd      	b.n	80031b0 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80031b4:	4b07      	ldr	r3, [pc, #28]	@ (80031d4 <vTaskPlaceOnEventList+0x48>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	3318      	adds	r3, #24
 80031ba:	4619      	mov	r1, r3
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f7ff f833 	bl	8002228 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80031c2:	2101      	movs	r1, #1
 80031c4:	6838      	ldr	r0, [r7, #0]
 80031c6:	f000 fa45 	bl	8003654 <prvAddCurrentTaskToDelayedList>
}
 80031ca:	bf00      	nop
 80031cc:	3710      	adds	r7, #16
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	2000011c 	.word	0x2000011c

080031d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10b      	bne.n	8003206 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80031ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031f2:	f383 8811 	msr	BASEPRI, r3
 80031f6:	f3bf 8f6f 	isb	sy
 80031fa:	f3bf 8f4f 	dsb	sy
 80031fe:	60fb      	str	r3, [r7, #12]
    }
 8003200:	bf00      	nop
 8003202:	bf00      	nop
 8003204:	e7fd      	b.n	8003202 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	3318      	adds	r3, #24
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff f844 	bl	8002298 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003210:	4b1d      	ldr	r3, [pc, #116]	@ (8003288 <xTaskRemoveFromEventList+0xb0>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d11c      	bne.n	8003252 <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	3304      	adds	r3, #4
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff f83b 	bl	8002298 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003226:	2201      	movs	r2, #1
 8003228:	409a      	lsls	r2, r3
 800322a:	4b18      	ldr	r3, [pc, #96]	@ (800328c <xTaskRemoveFromEventList+0xb4>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4313      	orrs	r3, r2
 8003230:	4a16      	ldr	r2, [pc, #88]	@ (800328c <xTaskRemoveFromEventList+0xb4>)
 8003232:	6013      	str	r3, [r2, #0]
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003238:	4613      	mov	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	4413      	add	r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	4a13      	ldr	r2, [pc, #76]	@ (8003290 <xTaskRemoveFromEventList+0xb8>)
 8003242:	441a      	add	r2, r3
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	3304      	adds	r3, #4
 8003248:	4619      	mov	r1, r3
 800324a:	4610      	mov	r0, r2
 800324c:	f7fe ffc9 	bl	80021e2 <vListInsertEnd>
 8003250:	e005      	b.n	800325e <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	3318      	adds	r3, #24
 8003256:	4619      	mov	r1, r3
 8003258:	480e      	ldr	r0, [pc, #56]	@ (8003294 <xTaskRemoveFromEventList+0xbc>)
 800325a:	f7fe ffc2 	bl	80021e2 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003262:	4b0d      	ldr	r3, [pc, #52]	@ (8003298 <xTaskRemoveFromEventList+0xc0>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003268:	429a      	cmp	r2, r3
 800326a:	d905      	bls.n	8003278 <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800326c:	2301      	movs	r3, #1
 800326e:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003270:	4b0a      	ldr	r3, [pc, #40]	@ (800329c <xTaskRemoveFromEventList+0xc4>)
 8003272:	2201      	movs	r2, #1
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	e001      	b.n	800327c <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 8003278:	2300      	movs	r3, #0
 800327a:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800327c:	697b      	ldr	r3, [r7, #20]
}
 800327e:	4618      	mov	r0, r3
 8003280:	3718      	adds	r7, #24
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	20000244 	.word	0x20000244
 800328c:	20000224 	.word	0x20000224
 8003290:	20000120 	.word	0x20000120
 8003294:	200001dc 	.word	0x200001dc
 8003298:	2000011c 	.word	0x2000011c
 800329c:	20000230 	.word	0x20000230

080032a0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80032a8:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <vTaskInternalSetTimeOutState+0x24>)
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80032b0:	4b05      	ldr	r3, [pc, #20]	@ (80032c8 <vTaskInternalSetTimeOutState+0x28>)
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	605a      	str	r2, [r3, #4]
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	bc80      	pop	{r7}
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	20000234 	.word	0x20000234
 80032c8:	20000220 	.word	0x20000220

080032cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b088      	sub	sp, #32
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10b      	bne.n	80032f4 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80032dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032e0:	f383 8811 	msr	BASEPRI, r3
 80032e4:	f3bf 8f6f 	isb	sy
 80032e8:	f3bf 8f4f 	dsb	sy
 80032ec:	613b      	str	r3, [r7, #16]
    }
 80032ee:	bf00      	nop
 80032f0:	bf00      	nop
 80032f2:	e7fd      	b.n	80032f0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d10b      	bne.n	8003312 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80032fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032fe:	f383 8811 	msr	BASEPRI, r3
 8003302:	f3bf 8f6f 	isb	sy
 8003306:	f3bf 8f4f 	dsb	sy
 800330a:	60fb      	str	r3, [r7, #12]
    }
 800330c:	bf00      	nop
 800330e:	bf00      	nop
 8003310:	e7fd      	b.n	800330e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8003312:	f000 faab 	bl	800386c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003316:	4b1f      	ldr	r3, [pc, #124]	@ (8003394 <xTaskCheckForTimeOut+0xc8>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800332e:	d102      	bne.n	8003336 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003330:	2300      	movs	r3, #0
 8003332:	61fb      	str	r3, [r7, #28]
 8003334:	e026      	b.n	8003384 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	4b17      	ldr	r3, [pc, #92]	@ (8003398 <xTaskCheckForTimeOut+0xcc>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	429a      	cmp	r2, r3
 8003340:	d00a      	beq.n	8003358 <xTaskCheckForTimeOut+0x8c>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	429a      	cmp	r2, r3
 800334a:	d305      	bcc.n	8003358 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800334c:	2301      	movs	r3, #1
 800334e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	2200      	movs	r2, #0
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	e015      	b.n	8003384 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	429a      	cmp	r2, r3
 8003360:	d20b      	bcs.n	800337a <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	1ad2      	subs	r2, r2, r3
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7ff ff96 	bl	80032a0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003374:	2300      	movs	r3, #0
 8003376:	61fb      	str	r3, [r7, #28]
 8003378:	e004      	b.n	8003384 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	2200      	movs	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003380:	2301      	movs	r3, #1
 8003382:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003384:	f000 faa2 	bl	80038cc <vPortExitCritical>

    return xReturn;
 8003388:	69fb      	ldr	r3, [r7, #28]
}
 800338a:	4618      	mov	r0, r3
 800338c:	3720      	adds	r7, #32
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20000220 	.word	0x20000220
 8003398:	20000234 	.word	0x20000234

0800339c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80033a0:	4b03      	ldr	r3, [pc, #12]	@ (80033b0 <vTaskMissedYield+0x14>)
 80033a2:	2201      	movs	r2, #1
 80033a4:	601a      	str	r2, [r3, #0]
}
 80033a6:	bf00      	nop
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bc80      	pop	{r7}
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	20000230 	.word	0x20000230

080033b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80033bc:	f000 f852 	bl	8003464 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80033c0:	4b06      	ldr	r3, [pc, #24]	@ (80033dc <prvIdleTask+0x28>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d9f9      	bls.n	80033bc <prvIdleTask+0x8>
                {
                    taskYIELD();
 80033c8:	4b05      	ldr	r3, [pc, #20]	@ (80033e0 <prvIdleTask+0x2c>)
 80033ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80033ce:	601a      	str	r2, [r3, #0]
 80033d0:	f3bf 8f4f 	dsb	sy
 80033d4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80033d8:	e7f0      	b.n	80033bc <prvIdleTask+0x8>
 80033da:	bf00      	nop
 80033dc:	20000120 	.word	0x20000120
 80033e0:	e000ed04 	.word	0xe000ed04

080033e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80033ea:	2300      	movs	r3, #0
 80033ec:	607b      	str	r3, [r7, #4]
 80033ee:	e00c      	b.n	800340a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	4613      	mov	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4413      	add	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4a12      	ldr	r2, [pc, #72]	@ (8003444 <prvInitialiseTaskLists+0x60>)
 80033fc:	4413      	add	r3, r2
 80033fe:	4618      	mov	r0, r3
 8003400:	f7fe fec4 	bl	800218c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3301      	adds	r3, #1
 8003408:	607b      	str	r3, [r7, #4]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2b06      	cmp	r3, #6
 800340e:	d9ef      	bls.n	80033f0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003410:	480d      	ldr	r0, [pc, #52]	@ (8003448 <prvInitialiseTaskLists+0x64>)
 8003412:	f7fe febb 	bl	800218c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003416:	480d      	ldr	r0, [pc, #52]	@ (800344c <prvInitialiseTaskLists+0x68>)
 8003418:	f7fe feb8 	bl	800218c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800341c:	480c      	ldr	r0, [pc, #48]	@ (8003450 <prvInitialiseTaskLists+0x6c>)
 800341e:	f7fe feb5 	bl	800218c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003422:	480c      	ldr	r0, [pc, #48]	@ (8003454 <prvInitialiseTaskLists+0x70>)
 8003424:	f7fe feb2 	bl	800218c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003428:	480b      	ldr	r0, [pc, #44]	@ (8003458 <prvInitialiseTaskLists+0x74>)
 800342a:	f7fe feaf 	bl	800218c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800342e:	4b0b      	ldr	r3, [pc, #44]	@ (800345c <prvInitialiseTaskLists+0x78>)
 8003430:	4a05      	ldr	r2, [pc, #20]	@ (8003448 <prvInitialiseTaskLists+0x64>)
 8003432:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003434:	4b0a      	ldr	r3, [pc, #40]	@ (8003460 <prvInitialiseTaskLists+0x7c>)
 8003436:	4a05      	ldr	r2, [pc, #20]	@ (800344c <prvInitialiseTaskLists+0x68>)
 8003438:	601a      	str	r2, [r3, #0]
}
 800343a:	bf00      	nop
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	20000120 	.word	0x20000120
 8003448:	200001ac 	.word	0x200001ac
 800344c:	200001c0 	.word	0x200001c0
 8003450:	200001dc 	.word	0x200001dc
 8003454:	200001f0 	.word	0x200001f0
 8003458:	20000208 	.word	0x20000208
 800345c:	200001d4 	.word	0x200001d4
 8003460:	200001d8 	.word	0x200001d8

08003464 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800346a:	e019      	b.n	80034a0 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800346c:	f000 f9fe 	bl	800386c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003470:	4b10      	ldr	r3, [pc, #64]	@ (80034b4 <prvCheckTasksWaitingTermination+0x50>)
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	3304      	adds	r3, #4
 800347c:	4618      	mov	r0, r3
 800347e:	f7fe ff0b 	bl	8002298 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003482:	4b0d      	ldr	r3, [pc, #52]	@ (80034b8 <prvCheckTasksWaitingTermination+0x54>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	3b01      	subs	r3, #1
 8003488:	4a0b      	ldr	r2, [pc, #44]	@ (80034b8 <prvCheckTasksWaitingTermination+0x54>)
 800348a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 800348c:	4b0b      	ldr	r3, [pc, #44]	@ (80034bc <prvCheckTasksWaitingTermination+0x58>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	3b01      	subs	r3, #1
 8003492:	4a0a      	ldr	r2, [pc, #40]	@ (80034bc <prvCheckTasksWaitingTermination+0x58>)
 8003494:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003496:	f000 fa19 	bl	80038cc <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 f810 	bl	80034c0 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80034a0:	4b06      	ldr	r3, [pc, #24]	@ (80034bc <prvCheckTasksWaitingTermination+0x58>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1e1      	bne.n	800346c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80034a8:	bf00      	nop
 80034aa:	bf00      	nop
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	200001f0 	.word	0x200001f0
 80034b8:	2000021c 	.word	0x2000021c
 80034bc:	20000204 	.word	0x20000204

080034c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	334c      	adds	r3, #76	@ 0x4c
 80034cc:	4618      	mov	r0, r3
 80034ce:	f000 fc97 	bl	8003e00 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 fb6c 	bl	8003bb4 <vPortFree>
                vPortFree( pxTCB );
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 fb69 	bl	8003bb4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80034e2:	bf00      	nop
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
	...

080034ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034f0:	4b09      	ldr	r3, [pc, #36]	@ (8003518 <prvResetNextTaskUnblockTime+0x2c>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d104      	bne.n	8003504 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80034fa:	4b08      	ldr	r3, [pc, #32]	@ (800351c <prvResetNextTaskUnblockTime+0x30>)
 80034fc:	f04f 32ff 	mov.w	r2, #4294967295
 8003500:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003502:	e005      	b.n	8003510 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003504:	4b04      	ldr	r3, [pc, #16]	@ (8003518 <prvResetNextTaskUnblockTime+0x2c>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a03      	ldr	r2, [pc, #12]	@ (800351c <prvResetNextTaskUnblockTime+0x30>)
 800350e:	6013      	str	r3, [r2, #0]
}
 8003510:	bf00      	nop
 8003512:	46bd      	mov	sp, r7
 8003514:	bc80      	pop	{r7}
 8003516:	4770      	bx	lr
 8003518:	200001d4 	.word	0x200001d4
 800351c:	2000023c 	.word	0x2000023c

08003520 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003526:	4b0b      	ldr	r3, [pc, #44]	@ (8003554 <xTaskGetSchedulerState+0x34>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d102      	bne.n	8003534 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800352e:	2301      	movs	r3, #1
 8003530:	607b      	str	r3, [r7, #4]
 8003532:	e008      	b.n	8003546 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003534:	4b08      	ldr	r3, [pc, #32]	@ (8003558 <xTaskGetSchedulerState+0x38>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d102      	bne.n	8003542 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800353c:	2302      	movs	r3, #2
 800353e:	607b      	str	r3, [r7, #4]
 8003540:	e001      	b.n	8003546 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003542:	2300      	movs	r3, #0
 8003544:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003546:	687b      	ldr	r3, [r7, #4]
    }
 8003548:	4618      	mov	r0, r3
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	bc80      	pop	{r7}
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	20000228 	.word	0x20000228
 8003558:	20000244 	.word	0x20000244

0800355c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003568:	2300      	movs	r3, #0
 800356a:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d065      	beq.n	800363e <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003572:	4b35      	ldr	r3, [pc, #212]	@ (8003648 <xTaskPriorityDisinherit+0xec>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	429a      	cmp	r2, r3
 800357a:	d00b      	beq.n	8003594 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 800357c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003580:	f383 8811 	msr	BASEPRI, r3
 8003584:	f3bf 8f6f 	isb	sy
 8003588:	f3bf 8f4f 	dsb	sy
 800358c:	60fb      	str	r3, [r7, #12]
    }
 800358e:	bf00      	nop
 8003590:	bf00      	nop
 8003592:	e7fd      	b.n	8003590 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003598:	2b00      	cmp	r3, #0
 800359a:	d10b      	bne.n	80035b4 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 800359c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035a0:	f383 8811 	msr	BASEPRI, r3
 80035a4:	f3bf 8f6f 	isb	sy
 80035a8:	f3bf 8f4f 	dsb	sy
 80035ac:	60bb      	str	r3, [r7, #8]
    }
 80035ae:	bf00      	nop
 80035b0:	bf00      	nop
 80035b2:	e7fd      	b.n	80035b0 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035b8:	1e5a      	subs	r2, r3, #1
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	649a      	str	r2, [r3, #72]	@ 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d039      	beq.n	800363e <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d135      	bne.n	800363e <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	3304      	adds	r3, #4
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7fe fe5e 	bl	8002298 <uxListRemove>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10a      	bne.n	80035f8 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e6:	2201      	movs	r2, #1
 80035e8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ec:	43da      	mvns	r2, r3
 80035ee:	4b17      	ldr	r3, [pc, #92]	@ (800364c <xTaskPriorityDisinherit+0xf0>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4013      	ands	r3, r2
 80035f4:	4a15      	ldr	r2, [pc, #84]	@ (800364c <xTaskPriorityDisinherit+0xf0>)
 80035f6:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003604:	f1c3 0207 	rsb	r2, r3, #7
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003610:	2201      	movs	r2, #1
 8003612:	409a      	lsls	r2, r3
 8003614:	4b0d      	ldr	r3, [pc, #52]	@ (800364c <xTaskPriorityDisinherit+0xf0>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4313      	orrs	r3, r2
 800361a:	4a0c      	ldr	r2, [pc, #48]	@ (800364c <xTaskPriorityDisinherit+0xf0>)
 800361c:	6013      	str	r3, [r2, #0]
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003622:	4613      	mov	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4413      	add	r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4a09      	ldr	r2, [pc, #36]	@ (8003650 <xTaskPriorityDisinherit+0xf4>)
 800362c:	441a      	add	r2, r3
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	3304      	adds	r3, #4
 8003632:	4619      	mov	r1, r3
 8003634:	4610      	mov	r0, r2
 8003636:	f7fe fdd4 	bl	80021e2 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800363a:	2301      	movs	r3, #1
 800363c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800363e:	697b      	ldr	r3, [r7, #20]
    }
 8003640:	4618      	mov	r0, r3
 8003642:	3718      	adds	r7, #24
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	2000011c 	.word	0x2000011c
 800364c:	20000224 	.word	0x20000224
 8003650:	20000120 	.word	0x20000120

08003654 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800365e:	4b29      	ldr	r3, [pc, #164]	@ (8003704 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003664:	4b28      	ldr	r3, [pc, #160]	@ (8003708 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	3304      	adds	r3, #4
 800366a:	4618      	mov	r0, r3
 800366c:	f7fe fe14 	bl	8002298 <uxListRemove>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10b      	bne.n	800368e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003676:	4b24      	ldr	r3, [pc, #144]	@ (8003708 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800367c:	2201      	movs	r2, #1
 800367e:	fa02 f303 	lsl.w	r3, r2, r3
 8003682:	43da      	mvns	r2, r3
 8003684:	4b21      	ldr	r3, [pc, #132]	@ (800370c <prvAddCurrentTaskToDelayedList+0xb8>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4013      	ands	r3, r2
 800368a:	4a20      	ldr	r2, [pc, #128]	@ (800370c <prvAddCurrentTaskToDelayedList+0xb8>)
 800368c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003694:	d10a      	bne.n	80036ac <prvAddCurrentTaskToDelayedList+0x58>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d007      	beq.n	80036ac <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800369c:	4b1a      	ldr	r3, [pc, #104]	@ (8003708 <prvAddCurrentTaskToDelayedList+0xb4>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	3304      	adds	r3, #4
 80036a2:	4619      	mov	r1, r3
 80036a4:	481a      	ldr	r0, [pc, #104]	@ (8003710 <prvAddCurrentTaskToDelayedList+0xbc>)
 80036a6:	f7fe fd9c 	bl	80021e2 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80036aa:	e026      	b.n	80036fa <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4413      	add	r3, r2
 80036b2:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80036b4:	4b14      	ldr	r3, [pc, #80]	@ (8003708 <prvAddCurrentTaskToDelayedList+0xb4>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d209      	bcs.n	80036d8 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036c4:	4b13      	ldr	r3, [pc, #76]	@ (8003714 <prvAddCurrentTaskToDelayedList+0xc0>)
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003708 <prvAddCurrentTaskToDelayedList+0xb4>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	3304      	adds	r3, #4
 80036ce:	4619      	mov	r1, r3
 80036d0:	4610      	mov	r0, r2
 80036d2:	f7fe fda9 	bl	8002228 <vListInsert>
}
 80036d6:	e010      	b.n	80036fa <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003718 <prvAddCurrentTaskToDelayedList+0xc4>)
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003708 <prvAddCurrentTaskToDelayedList+0xb4>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	3304      	adds	r3, #4
 80036e2:	4619      	mov	r1, r3
 80036e4:	4610      	mov	r0, r2
 80036e6:	f7fe fd9f 	bl	8002228 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80036ea:	4b0c      	ldr	r3, [pc, #48]	@ (800371c <prvAddCurrentTaskToDelayedList+0xc8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d202      	bcs.n	80036fa <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 80036f4:	4a09      	ldr	r2, [pc, #36]	@ (800371c <prvAddCurrentTaskToDelayedList+0xc8>)
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	6013      	str	r3, [r2, #0]
}
 80036fa:	bf00      	nop
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	20000220 	.word	0x20000220
 8003708:	2000011c 	.word	0x2000011c
 800370c:	20000224 	.word	0x20000224
 8003710:	20000208 	.word	0x20000208
 8003714:	200001d8 	.word	0x200001d8
 8003718:	200001d4 	.word	0x200001d4
 800371c:	2000023c 	.word	0x2000023c

08003720 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	3b04      	subs	r3, #4
 8003730:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003738:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	3b04      	subs	r3, #4
 800373e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	f023 0201 	bic.w	r2, r3, #1
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	3b04      	subs	r3, #4
 800374e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003750:	4a08      	ldr	r2, [pc, #32]	@ (8003774 <pxPortInitialiseStack+0x54>)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	3b14      	subs	r3, #20
 800375a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	3b20      	subs	r3, #32
 8003766:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003768:	68fb      	ldr	r3, [r7, #12]
}
 800376a:	4618      	mov	r0, r3
 800376c:	3714      	adds	r7, #20
 800376e:	46bd      	mov	sp, r7
 8003770:	bc80      	pop	{r7}
 8003772:	4770      	bx	lr
 8003774:	08003779 	.word	0x08003779

08003778 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 800377e:	2300      	movs	r3, #0
 8003780:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003782:	4b12      	ldr	r3, [pc, #72]	@ (80037cc <prvTaskExitError+0x54>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800378a:	d00b      	beq.n	80037a4 <prvTaskExitError+0x2c>
        __asm volatile
 800378c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003790:	f383 8811 	msr	BASEPRI, r3
 8003794:	f3bf 8f6f 	isb	sy
 8003798:	f3bf 8f4f 	dsb	sy
 800379c:	60fb      	str	r3, [r7, #12]
    }
 800379e:	bf00      	nop
 80037a0:	bf00      	nop
 80037a2:	e7fd      	b.n	80037a0 <prvTaskExitError+0x28>
        __asm volatile
 80037a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037a8:	f383 8811 	msr	BASEPRI, r3
 80037ac:	f3bf 8f6f 	isb	sy
 80037b0:	f3bf 8f4f 	dsb	sy
 80037b4:	60bb      	str	r3, [r7, #8]
    }
 80037b6:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80037b8:	bf00      	nop
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0fc      	beq.n	80037ba <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80037c0:	bf00      	nop
 80037c2:	bf00      	nop
 80037c4:	3714      	adds	r7, #20
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bc80      	pop	{r7}
 80037ca:	4770      	bx	lr
 80037cc:	2000000c 	.word	0x2000000c

080037d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80037d0:	4b07      	ldr	r3, [pc, #28]	@ (80037f0 <pxCurrentTCBConst2>)
 80037d2:	6819      	ldr	r1, [r3, #0]
 80037d4:	6808      	ldr	r0, [r1, #0]
 80037d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80037da:	f380 8809 	msr	PSP, r0
 80037de:	f3bf 8f6f 	isb	sy
 80037e2:	f04f 0000 	mov.w	r0, #0
 80037e6:	f380 8811 	msr	BASEPRI, r0
 80037ea:	f04e 0e0d 	orr.w	lr, lr, #13
 80037ee:	4770      	bx	lr

080037f0 <pxCurrentTCBConst2>:
 80037f0:	2000011c 	.word	0x2000011c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80037f4:	bf00      	nop
 80037f6:	bf00      	nop

080037f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 80037f8:	4806      	ldr	r0, [pc, #24]	@ (8003814 <prvPortStartFirstTask+0x1c>)
 80037fa:	6800      	ldr	r0, [r0, #0]
 80037fc:	6800      	ldr	r0, [r0, #0]
 80037fe:	f380 8808 	msr	MSP, r0
 8003802:	b662      	cpsie	i
 8003804:	b661      	cpsie	f
 8003806:	f3bf 8f4f 	dsb	sy
 800380a:	f3bf 8f6f 	isb	sy
 800380e:	df00      	svc	0
 8003810:	bf00      	nop
 8003812:	0000      	.short	0x0000
 8003814:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8003818:	2200      	movs	r2, #0
 800381a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800381e:	4802      	ldr	r0, [pc, #8]	@ (8003828 <prvPortStartFirstTask+0x30>)
 8003820:	f7fd fa74 	bl	8000d0c <HAL_GPIO_WritePin>
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop
 8003828:	40011000 	.word	0x40011000

0800382c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0

        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003830:	4b0c      	ldr	r3, [pc, #48]	@ (8003864 <xPortStartScheduler+0x38>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a0b      	ldr	r2, [pc, #44]	@ (8003864 <xPortStartScheduler+0x38>)
 8003836:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800383a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800383c:	4b09      	ldr	r3, [pc, #36]	@ (8003864 <xPortStartScheduler+0x38>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a08      	ldr	r2, [pc, #32]	@ (8003864 <xPortStartScheduler+0x38>)
 8003842:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003846:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003848:	f000 f8b0 	bl	80039ac <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800384c:	4b06      	ldr	r3, [pc, #24]	@ (8003868 <xPortStartScheduler+0x3c>)
 800384e:	2200      	movs	r2, #0
 8003850:	601a      	str	r2, [r3, #0]

    /* Start the first task. */

    prvPortStartFirstTask();
 8003852:	f7ff ffd1 	bl	80037f8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003856:	f7ff fc37 	bl	80030c8 <vTaskSwitchContext>
    prvTaskExitError();
 800385a:	f7ff ff8d 	bl	8003778 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	bd80      	pop	{r7, pc}
 8003864:	e000ed20 	.word	0xe000ed20
 8003868:	2000000c 	.word	0x2000000c

0800386c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
        __asm volatile
 8003872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003876:	f383 8811 	msr	BASEPRI, r3
 800387a:	f3bf 8f6f 	isb	sy
 800387e:	f3bf 8f4f 	dsb	sy
 8003882:	607b      	str	r3, [r7, #4]
    }
 8003884:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003886:	4b0f      	ldr	r3, [pc, #60]	@ (80038c4 <vPortEnterCritical+0x58>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	3301      	adds	r3, #1
 800388c:	4a0d      	ldr	r2, [pc, #52]	@ (80038c4 <vPortEnterCritical+0x58>)
 800388e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003890:	4b0c      	ldr	r3, [pc, #48]	@ (80038c4 <vPortEnterCritical+0x58>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d110      	bne.n	80038ba <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003898:	4b0b      	ldr	r3, [pc, #44]	@ (80038c8 <vPortEnterCritical+0x5c>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00b      	beq.n	80038ba <vPortEnterCritical+0x4e>
        __asm volatile
 80038a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038a6:	f383 8811 	msr	BASEPRI, r3
 80038aa:	f3bf 8f6f 	isb	sy
 80038ae:	f3bf 8f4f 	dsb	sy
 80038b2:	603b      	str	r3, [r7, #0]
    }
 80038b4:	bf00      	nop
 80038b6:	bf00      	nop
 80038b8:	e7fd      	b.n	80038b6 <vPortEnterCritical+0x4a>
    }
}
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	bc80      	pop	{r7}
 80038c2:	4770      	bx	lr
 80038c4:	2000000c 	.word	0x2000000c
 80038c8:	e000ed04 	.word	0xe000ed04

080038cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80038d2:	4b12      	ldr	r3, [pc, #72]	@ (800391c <vPortExitCritical+0x50>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10b      	bne.n	80038f2 <vPortExitCritical+0x26>
        __asm volatile
 80038da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038de:	f383 8811 	msr	BASEPRI, r3
 80038e2:	f3bf 8f6f 	isb	sy
 80038e6:	f3bf 8f4f 	dsb	sy
 80038ea:	607b      	str	r3, [r7, #4]
    }
 80038ec:	bf00      	nop
 80038ee:	bf00      	nop
 80038f0:	e7fd      	b.n	80038ee <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80038f2:	4b0a      	ldr	r3, [pc, #40]	@ (800391c <vPortExitCritical+0x50>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	3b01      	subs	r3, #1
 80038f8:	4a08      	ldr	r2, [pc, #32]	@ (800391c <vPortExitCritical+0x50>)
 80038fa:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80038fc:	4b07      	ldr	r3, [pc, #28]	@ (800391c <vPortExitCritical+0x50>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d105      	bne.n	8003910 <vPortExitCritical+0x44>
 8003904:	2300      	movs	r3, #0
 8003906:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800390e:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	bc80      	pop	{r7}
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop
 800391c:	2000000c 	.word	0x2000000c

08003920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003920:	f3ef 8009 	mrs	r0, PSP
 8003924:	f3bf 8f6f 	isb	sy
 8003928:	4b0d      	ldr	r3, [pc, #52]	@ (8003960 <pxCurrentTCBConst>)
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003930:	6010      	str	r0, [r2, #0]
 8003932:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003936:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800393a:	f380 8811 	msr	BASEPRI, r0
 800393e:	f7ff fbc3 	bl	80030c8 <vTaskSwitchContext>
 8003942:	f04f 0000 	mov.w	r0, #0
 8003946:	f380 8811 	msr	BASEPRI, r0
 800394a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800394e:	6819      	ldr	r1, [r3, #0]
 8003950:	6808      	ldr	r0, [r1, #0]
 8003952:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003956:	f380 8809 	msr	PSP, r0
 800395a:	f3bf 8f6f 	isb	sy
 800395e:	4770      	bx	lr

08003960 <pxCurrentTCBConst>:
 8003960:	2000011c 	.word	0x2000011c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003964:	bf00      	nop
 8003966:	bf00      	nop

08003968 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
        __asm volatile
 800396e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003972:	f383 8811 	msr	BASEPRI, r3
 8003976:	f3bf 8f6f 	isb	sy
 800397a:	f3bf 8f4f 	dsb	sy
 800397e:	607b      	str	r3, [r7, #4]
    }
 8003980:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003982:	f7ff fae7 	bl	8002f54 <xTaskIncrementTick>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800398c:	4b06      	ldr	r3, [pc, #24]	@ (80039a8 <SysTick_Handler+0x40>)
 800398e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003992:	601a      	str	r2, [r3, #0]
 8003994:	2300      	movs	r3, #0
 8003996:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	f383 8811 	msr	BASEPRI, r3
    }
 800399e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80039a0:	bf00      	nop
 80039a2:	3708      	adds	r7, #8
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	e000ed04 	.word	0xe000ed04

080039ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80039b0:	4b0a      	ldr	r3, [pc, #40]	@ (80039dc <vPortSetupTimerInterrupt+0x30>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80039b6:	4b0a      	ldr	r3, [pc, #40]	@ (80039e0 <vPortSetupTimerInterrupt+0x34>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80039bc:	4b09      	ldr	r3, [pc, #36]	@ (80039e4 <vPortSetupTimerInterrupt+0x38>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a09      	ldr	r2, [pc, #36]	@ (80039e8 <vPortSetupTimerInterrupt+0x3c>)
 80039c2:	fba2 2303 	umull	r2, r3, r2, r3
 80039c6:	099b      	lsrs	r3, r3, #6
 80039c8:	4a08      	ldr	r2, [pc, #32]	@ (80039ec <vPortSetupTimerInterrupt+0x40>)
 80039ca:	3b01      	subs	r3, #1
 80039cc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80039ce:	4b03      	ldr	r3, [pc, #12]	@ (80039dc <vPortSetupTimerInterrupt+0x30>)
 80039d0:	2207      	movs	r2, #7
 80039d2:	601a      	str	r2, [r3, #0]
}
 80039d4:	bf00      	nop
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bc80      	pop	{r7}
 80039da:	4770      	bx	lr
 80039dc:	e000e010 	.word	0xe000e010
 80039e0:	e000e018 	.word	0xe000e018
 80039e4:	20000000 	.word	0x20000000
 80039e8:	10624dd3 	.word	0x10624dd3
 80039ec:	e000e014 	.word	0xe000e014

080039f0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b08a      	sub	sp, #40	@ 0x28
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80039f8:	2300      	movs	r3, #0
 80039fa:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80039fc:	f7ff f9fe 	bl	8002dfc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003a00:	4b66      	ldr	r3, [pc, #408]	@ (8003b9c <pvPortMalloc+0x1ac>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d101      	bne.n	8003a0c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003a08:	f000 f938 	bl	8003c7c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003a0c:	4b64      	ldr	r3, [pc, #400]	@ (8003ba0 <pvPortMalloc+0x1b0>)
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4013      	ands	r3, r2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	f040 80a9 	bne.w	8003b6c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d02e      	beq.n	8003a7e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8003a20:	2208      	movs	r2, #8
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d228      	bcs.n	8003a7e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 8003a2c:	2208      	movs	r2, #8
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4413      	add	r3, r2
 8003a32:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d022      	beq.n	8003a84 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f023 0307 	bic.w	r3, r3, #7
 8003a44:	3308      	adds	r3, #8
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d215      	bcs.n	8003a78 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f023 0307 	bic.w	r3, r3, #7
 8003a52:	3308      	adds	r3, #8
 8003a54:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d011      	beq.n	8003a84 <pvPortMalloc+0x94>
        __asm volatile
 8003a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a64:	f383 8811 	msr	BASEPRI, r3
 8003a68:	f3bf 8f6f 	isb	sy
 8003a6c:	f3bf 8f4f 	dsb	sy
 8003a70:	617b      	str	r3, [r7, #20]
    }
 8003a72:	bf00      	nop
 8003a74:	bf00      	nop
 8003a76:	e7fd      	b.n	8003a74 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003a7c:	e002      	b.n	8003a84 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	607b      	str	r3, [r7, #4]
 8003a82:	e000      	b.n	8003a86 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003a84:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d06f      	beq.n	8003b6c <pvPortMalloc+0x17c>
 8003a8c:	4b45      	ldr	r3, [pc, #276]	@ (8003ba4 <pvPortMalloc+0x1b4>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d86a      	bhi.n	8003b6c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003a96:	4b44      	ldr	r3, [pc, #272]	@ (8003ba8 <pvPortMalloc+0x1b8>)
 8003a98:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003a9a:	4b43      	ldr	r3, [pc, #268]	@ (8003ba8 <pvPortMalloc+0x1b8>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003aa0:	e004      	b.n	8003aac <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8003aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa4:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d903      	bls.n	8003abe <pvPortMalloc+0xce>
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1f1      	bne.n	8003aa2 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003abe:	4b37      	ldr	r3, [pc, #220]	@ (8003b9c <pvPortMalloc+0x1ac>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d051      	beq.n	8003b6c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2208      	movs	r2, #8
 8003ace:	4413      	add	r3, r2
 8003ad0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	6a3b      	ldr	r3, [r7, #32]
 8003ad8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003adc:	685a      	ldr	r2, [r3, #4]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	1ad2      	subs	r2, r2, r3
 8003ae2:	2308      	movs	r3, #8
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d920      	bls.n	8003b2c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003aea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	4413      	add	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	f003 0307 	and.w	r3, r3, #7
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00b      	beq.n	8003b14 <pvPortMalloc+0x124>
        __asm volatile
 8003afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b00:	f383 8811 	msr	BASEPRI, r3
 8003b04:	f3bf 8f6f 	isb	sy
 8003b08:	f3bf 8f4f 	dsb	sy
 8003b0c:	613b      	str	r3, [r7, #16]
    }
 8003b0e:	bf00      	nop
 8003b10:	bf00      	nop
 8003b12:	e7fd      	b.n	8003b10 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	1ad2      	subs	r2, r2, r3
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003b26:	69b8      	ldr	r0, [r7, #24]
 8003b28:	f000 f90a 	bl	8003d40 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ba4 <pvPortMalloc+0x1b4>)
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	4a1b      	ldr	r2, [pc, #108]	@ (8003ba4 <pvPortMalloc+0x1b4>)
 8003b38:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ba4 <pvPortMalloc+0x1b4>)
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8003bac <pvPortMalloc+0x1bc>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d203      	bcs.n	8003b4e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003b46:	4b17      	ldr	r3, [pc, #92]	@ (8003ba4 <pvPortMalloc+0x1b4>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a18      	ldr	r2, [pc, #96]	@ (8003bac <pvPortMalloc+0x1bc>)
 8003b4c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	4b13      	ldr	r3, [pc, #76]	@ (8003ba0 <pvPortMalloc+0x1b0>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	431a      	orrs	r2, r3
 8003b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5e:	2200      	movs	r2, #0
 8003b60:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003b62:	4b13      	ldr	r3, [pc, #76]	@ (8003bb0 <pvPortMalloc+0x1c0>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	3301      	adds	r3, #1
 8003b68:	4a11      	ldr	r2, [pc, #68]	@ (8003bb0 <pvPortMalloc+0x1c0>)
 8003b6a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003b6c:	f7ff f954 	bl	8002e18 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	f003 0307 	and.w	r3, r3, #7
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00b      	beq.n	8003b92 <pvPortMalloc+0x1a2>
        __asm volatile
 8003b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b7e:	f383 8811 	msr	BASEPRI, r3
 8003b82:	f3bf 8f6f 	isb	sy
 8003b86:	f3bf 8f4f 	dsb	sy
 8003b8a:	60fb      	str	r3, [r7, #12]
    }
 8003b8c:	bf00      	nop
 8003b8e:	bf00      	nop
 8003b90:	e7fd      	b.n	8003b8e <pvPortMalloc+0x19e>
    return pvReturn;
 8003b92:	69fb      	ldr	r3, [r7, #28]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3728      	adds	r7, #40	@ 0x28
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	20002250 	.word	0x20002250
 8003ba0:	20002264 	.word	0x20002264
 8003ba4:	20002254 	.word	0x20002254
 8003ba8:	20002248 	.word	0x20002248
 8003bac:	20002258 	.word	0x20002258
 8003bb0:	2000225c 	.word	0x2000225c

08003bb4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d04f      	beq.n	8003c66 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003bc6:	2308      	movs	r3, #8
 8003bc8:	425b      	negs	r3, r3
 8003bca:	697a      	ldr	r2, [r7, #20]
 8003bcc:	4413      	add	r3, r2
 8003bce:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	685a      	ldr	r2, [r3, #4]
 8003bd8:	4b25      	ldr	r3, [pc, #148]	@ (8003c70 <vPortFree+0xbc>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10b      	bne.n	8003bfa <vPortFree+0x46>
        __asm volatile
 8003be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003be6:	f383 8811 	msr	BASEPRI, r3
 8003bea:	f3bf 8f6f 	isb	sy
 8003bee:	f3bf 8f4f 	dsb	sy
 8003bf2:	60fb      	str	r3, [r7, #12]
    }
 8003bf4:	bf00      	nop
 8003bf6:	bf00      	nop
 8003bf8:	e7fd      	b.n	8003bf6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00b      	beq.n	8003c1a <vPortFree+0x66>
        __asm volatile
 8003c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c06:	f383 8811 	msr	BASEPRI, r3
 8003c0a:	f3bf 8f6f 	isb	sy
 8003c0e:	f3bf 8f4f 	dsb	sy
 8003c12:	60bb      	str	r3, [r7, #8]
    }
 8003c14:	bf00      	nop
 8003c16:	bf00      	nop
 8003c18:	e7fd      	b.n	8003c16 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	4b14      	ldr	r3, [pc, #80]	@ (8003c70 <vPortFree+0xbc>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4013      	ands	r3, r2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d01e      	beq.n	8003c66 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d11a      	bne.n	8003c66 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	685a      	ldr	r2, [r3, #4]
 8003c34:	4b0e      	ldr	r3, [pc, #56]	@ (8003c70 <vPortFree+0xbc>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	401a      	ands	r2, r3
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003c40:	f7ff f8dc 	bl	8002dfc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	4b0a      	ldr	r3, [pc, #40]	@ (8003c74 <vPortFree+0xc0>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	4a09      	ldr	r2, [pc, #36]	@ (8003c74 <vPortFree+0xc0>)
 8003c50:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003c52:	6938      	ldr	r0, [r7, #16]
 8003c54:	f000 f874 	bl	8003d40 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003c58:	4b07      	ldr	r3, [pc, #28]	@ (8003c78 <vPortFree+0xc4>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	4a06      	ldr	r2, [pc, #24]	@ (8003c78 <vPortFree+0xc4>)
 8003c60:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003c62:	f7ff f8d9 	bl	8002e18 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003c66:	bf00      	nop
 8003c68:	3718      	adds	r7, #24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	20002264 	.word	0x20002264
 8003c74:	20002254 	.word	0x20002254
 8003c78:	20002260 	.word	0x20002260

08003c7c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003c82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c86:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8003c88:	4b27      	ldr	r3, [pc, #156]	@ (8003d28 <prvHeapInit+0xac>)
 8003c8a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f003 0307 	and.w	r3, r3, #7
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d00c      	beq.n	8003cb0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	3307      	adds	r3, #7
 8003c9a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f023 0307 	bic.w	r3, r3, #7
 8003ca2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	4a1f      	ldr	r2, [pc, #124]	@ (8003d28 <prvHeapInit+0xac>)
 8003cac:	4413      	add	r3, r2
 8003cae:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8003d2c <prvHeapInit+0xb0>)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8003cba:	4b1c      	ldr	r3, [pc, #112]	@ (8003d2c <prvHeapInit+0xb0>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8003cc8:	2208      	movs	r2, #8
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	1a9b      	subs	r3, r3, r2
 8003cce:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f023 0307 	bic.w	r3, r3, #7
 8003cd6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	4a15      	ldr	r2, [pc, #84]	@ (8003d30 <prvHeapInit+0xb4>)
 8003cdc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003cde:	4b14      	ldr	r3, [pc, #80]	@ (8003d30 <prvHeapInit+0xb4>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8003ce6:	4b12      	ldr	r3, [pc, #72]	@ (8003d30 <prvHeapInit+0xb4>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2200      	movs	r2, #0
 8003cec:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	1ad2      	subs	r2, r2, r3
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8003d30 <prvHeapInit+0xb4>)
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	4a0a      	ldr	r2, [pc, #40]	@ (8003d34 <prvHeapInit+0xb8>)
 8003d0a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	4a09      	ldr	r2, [pc, #36]	@ (8003d38 <prvHeapInit+0xbc>)
 8003d12:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003d14:	4b09      	ldr	r3, [pc, #36]	@ (8003d3c <prvHeapInit+0xc0>)
 8003d16:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003d1a:	601a      	str	r2, [r3, #0]
}
 8003d1c:	bf00      	nop
 8003d1e:	3714      	adds	r7, #20
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bc80      	pop	{r7}
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	20000248 	.word	0x20000248
 8003d2c:	20002248 	.word	0x20002248
 8003d30:	20002250 	.word	0x20002250
 8003d34:	20002258 	.word	0x20002258
 8003d38:	20002254 	.word	0x20002254
 8003d3c:	20002264 	.word	0x20002264

08003d40 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003d40:	b480      	push	{r7}
 8003d42:	b085      	sub	sp, #20
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003d48:	4b27      	ldr	r3, [pc, #156]	@ (8003de8 <prvInsertBlockIntoFreeList+0xa8>)
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	e002      	b.n	8003d54 <prvInsertBlockIntoFreeList+0x14>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d8f7      	bhi.n	8003d4e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	68ba      	ldr	r2, [r7, #8]
 8003d68:	4413      	add	r3, r2
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d108      	bne.n	8003d82 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	441a      	add	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	68ba      	ldr	r2, [r7, #8]
 8003d8c:	441a      	add	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d118      	bne.n	8003dc8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	4b14      	ldr	r3, [pc, #80]	@ (8003dec <prvInsertBlockIntoFreeList+0xac>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d00d      	beq.n	8003dbe <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	441a      	add	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	e008      	b.n	8003dd0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8003dec <prvInsertBlockIntoFreeList+0xac>)
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	601a      	str	r2, [r3, #0]
 8003dc6:	e003      	b.n	8003dd0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d002      	beq.n	8003dde <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003dde:	bf00      	nop
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bc80      	pop	{r7}
 8003de6:	4770      	bx	lr
 8003de8:	20002248 	.word	0x20002248
 8003dec:	20002250 	.word	0x20002250

08003df0 <memset>:
 8003df0:	4603      	mov	r3, r0
 8003df2:	4402      	add	r2, r0
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d100      	bne.n	8003dfa <memset+0xa>
 8003df8:	4770      	bx	lr
 8003dfa:	f803 1b01 	strb.w	r1, [r3], #1
 8003dfe:	e7f9      	b.n	8003df4 <memset+0x4>

08003e00 <_reclaim_reent>:
 8003e00:	4b2d      	ldr	r3, [pc, #180]	@ (8003eb8 <_reclaim_reent+0xb8>)
 8003e02:	b570      	push	{r4, r5, r6, lr}
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4604      	mov	r4, r0
 8003e08:	4283      	cmp	r3, r0
 8003e0a:	d053      	beq.n	8003eb4 <_reclaim_reent+0xb4>
 8003e0c:	69c3      	ldr	r3, [r0, #28]
 8003e0e:	b31b      	cbz	r3, 8003e58 <_reclaim_reent+0x58>
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	b163      	cbz	r3, 8003e2e <_reclaim_reent+0x2e>
 8003e14:	2500      	movs	r5, #0
 8003e16:	69e3      	ldr	r3, [r4, #28]
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	5959      	ldr	r1, [r3, r5]
 8003e1c:	b9b1      	cbnz	r1, 8003e4c <_reclaim_reent+0x4c>
 8003e1e:	3504      	adds	r5, #4
 8003e20:	2d80      	cmp	r5, #128	@ 0x80
 8003e22:	d1f8      	bne.n	8003e16 <_reclaim_reent+0x16>
 8003e24:	69e3      	ldr	r3, [r4, #28]
 8003e26:	4620      	mov	r0, r4
 8003e28:	68d9      	ldr	r1, [r3, #12]
 8003e2a:	f000 f87b 	bl	8003f24 <_free_r>
 8003e2e:	69e3      	ldr	r3, [r4, #28]
 8003e30:	6819      	ldr	r1, [r3, #0]
 8003e32:	b111      	cbz	r1, 8003e3a <_reclaim_reent+0x3a>
 8003e34:	4620      	mov	r0, r4
 8003e36:	f000 f875 	bl	8003f24 <_free_r>
 8003e3a:	69e3      	ldr	r3, [r4, #28]
 8003e3c:	689d      	ldr	r5, [r3, #8]
 8003e3e:	b15d      	cbz	r5, 8003e58 <_reclaim_reent+0x58>
 8003e40:	4629      	mov	r1, r5
 8003e42:	4620      	mov	r0, r4
 8003e44:	682d      	ldr	r5, [r5, #0]
 8003e46:	f000 f86d 	bl	8003f24 <_free_r>
 8003e4a:	e7f8      	b.n	8003e3e <_reclaim_reent+0x3e>
 8003e4c:	680e      	ldr	r6, [r1, #0]
 8003e4e:	4620      	mov	r0, r4
 8003e50:	f000 f868 	bl	8003f24 <_free_r>
 8003e54:	4631      	mov	r1, r6
 8003e56:	e7e1      	b.n	8003e1c <_reclaim_reent+0x1c>
 8003e58:	6961      	ldr	r1, [r4, #20]
 8003e5a:	b111      	cbz	r1, 8003e62 <_reclaim_reent+0x62>
 8003e5c:	4620      	mov	r0, r4
 8003e5e:	f000 f861 	bl	8003f24 <_free_r>
 8003e62:	69e1      	ldr	r1, [r4, #28]
 8003e64:	b111      	cbz	r1, 8003e6c <_reclaim_reent+0x6c>
 8003e66:	4620      	mov	r0, r4
 8003e68:	f000 f85c 	bl	8003f24 <_free_r>
 8003e6c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003e6e:	b111      	cbz	r1, 8003e76 <_reclaim_reent+0x76>
 8003e70:	4620      	mov	r0, r4
 8003e72:	f000 f857 	bl	8003f24 <_free_r>
 8003e76:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e78:	b111      	cbz	r1, 8003e80 <_reclaim_reent+0x80>
 8003e7a:	4620      	mov	r0, r4
 8003e7c:	f000 f852 	bl	8003f24 <_free_r>
 8003e80:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003e82:	b111      	cbz	r1, 8003e8a <_reclaim_reent+0x8a>
 8003e84:	4620      	mov	r0, r4
 8003e86:	f000 f84d 	bl	8003f24 <_free_r>
 8003e8a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003e8c:	b111      	cbz	r1, 8003e94 <_reclaim_reent+0x94>
 8003e8e:	4620      	mov	r0, r4
 8003e90:	f000 f848 	bl	8003f24 <_free_r>
 8003e94:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003e96:	b111      	cbz	r1, 8003e9e <_reclaim_reent+0x9e>
 8003e98:	4620      	mov	r0, r4
 8003e9a:	f000 f843 	bl	8003f24 <_free_r>
 8003e9e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003ea0:	b111      	cbz	r1, 8003ea8 <_reclaim_reent+0xa8>
 8003ea2:	4620      	mov	r0, r4
 8003ea4:	f000 f83e 	bl	8003f24 <_free_r>
 8003ea8:	6a23      	ldr	r3, [r4, #32]
 8003eaa:	b11b      	cbz	r3, 8003eb4 <_reclaim_reent+0xb4>
 8003eac:	4620      	mov	r0, r4
 8003eae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003eb2:	4718      	bx	r3
 8003eb4:	bd70      	pop	{r4, r5, r6, pc}
 8003eb6:	bf00      	nop
 8003eb8:	20000010 	.word	0x20000010

08003ebc <__libc_init_array>:
 8003ebc:	b570      	push	{r4, r5, r6, lr}
 8003ebe:	2600      	movs	r6, #0
 8003ec0:	4d0c      	ldr	r5, [pc, #48]	@ (8003ef4 <__libc_init_array+0x38>)
 8003ec2:	4c0d      	ldr	r4, [pc, #52]	@ (8003ef8 <__libc_init_array+0x3c>)
 8003ec4:	1b64      	subs	r4, r4, r5
 8003ec6:	10a4      	asrs	r4, r4, #2
 8003ec8:	42a6      	cmp	r6, r4
 8003eca:	d109      	bne.n	8003ee0 <__libc_init_array+0x24>
 8003ecc:	f000 f87e 	bl	8003fcc <_init>
 8003ed0:	2600      	movs	r6, #0
 8003ed2:	4d0a      	ldr	r5, [pc, #40]	@ (8003efc <__libc_init_array+0x40>)
 8003ed4:	4c0a      	ldr	r4, [pc, #40]	@ (8003f00 <__libc_init_array+0x44>)
 8003ed6:	1b64      	subs	r4, r4, r5
 8003ed8:	10a4      	asrs	r4, r4, #2
 8003eda:	42a6      	cmp	r6, r4
 8003edc:	d105      	bne.n	8003eea <__libc_init_array+0x2e>
 8003ede:	bd70      	pop	{r4, r5, r6, pc}
 8003ee0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ee4:	4798      	blx	r3
 8003ee6:	3601      	adds	r6, #1
 8003ee8:	e7ee      	b.n	8003ec8 <__libc_init_array+0xc>
 8003eea:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eee:	4798      	blx	r3
 8003ef0:	3601      	adds	r6, #1
 8003ef2:	e7f2      	b.n	8003eda <__libc_init_array+0x1e>
 8003ef4:	08004024 	.word	0x08004024
 8003ef8:	08004024 	.word	0x08004024
 8003efc:	08004024 	.word	0x08004024
 8003f00:	08004028 	.word	0x08004028

08003f04 <__retarget_lock_acquire_recursive>:
 8003f04:	4770      	bx	lr

08003f06 <__retarget_lock_release_recursive>:
 8003f06:	4770      	bx	lr

08003f08 <memcpy>:
 8003f08:	440a      	add	r2, r1
 8003f0a:	4291      	cmp	r1, r2
 8003f0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003f10:	d100      	bne.n	8003f14 <memcpy+0xc>
 8003f12:	4770      	bx	lr
 8003f14:	b510      	push	{r4, lr}
 8003f16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f1a:	4291      	cmp	r1, r2
 8003f1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f20:	d1f9      	bne.n	8003f16 <memcpy+0xe>
 8003f22:	bd10      	pop	{r4, pc}

08003f24 <_free_r>:
 8003f24:	b538      	push	{r3, r4, r5, lr}
 8003f26:	4605      	mov	r5, r0
 8003f28:	2900      	cmp	r1, #0
 8003f2a:	d040      	beq.n	8003fae <_free_r+0x8a>
 8003f2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f30:	1f0c      	subs	r4, r1, #4
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	bfb8      	it	lt
 8003f36:	18e4      	addlt	r4, r4, r3
 8003f38:	f000 f83c 	bl	8003fb4 <__malloc_lock>
 8003f3c:	4a1c      	ldr	r2, [pc, #112]	@ (8003fb0 <_free_r+0x8c>)
 8003f3e:	6813      	ldr	r3, [r2, #0]
 8003f40:	b933      	cbnz	r3, 8003f50 <_free_r+0x2c>
 8003f42:	6063      	str	r3, [r4, #4]
 8003f44:	6014      	str	r4, [r2, #0]
 8003f46:	4628      	mov	r0, r5
 8003f48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f4c:	f000 b838 	b.w	8003fc0 <__malloc_unlock>
 8003f50:	42a3      	cmp	r3, r4
 8003f52:	d908      	bls.n	8003f66 <_free_r+0x42>
 8003f54:	6820      	ldr	r0, [r4, #0]
 8003f56:	1821      	adds	r1, r4, r0
 8003f58:	428b      	cmp	r3, r1
 8003f5a:	bf01      	itttt	eq
 8003f5c:	6819      	ldreq	r1, [r3, #0]
 8003f5e:	685b      	ldreq	r3, [r3, #4]
 8003f60:	1809      	addeq	r1, r1, r0
 8003f62:	6021      	streq	r1, [r4, #0]
 8003f64:	e7ed      	b.n	8003f42 <_free_r+0x1e>
 8003f66:	461a      	mov	r2, r3
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	b10b      	cbz	r3, 8003f70 <_free_r+0x4c>
 8003f6c:	42a3      	cmp	r3, r4
 8003f6e:	d9fa      	bls.n	8003f66 <_free_r+0x42>
 8003f70:	6811      	ldr	r1, [r2, #0]
 8003f72:	1850      	adds	r0, r2, r1
 8003f74:	42a0      	cmp	r0, r4
 8003f76:	d10b      	bne.n	8003f90 <_free_r+0x6c>
 8003f78:	6820      	ldr	r0, [r4, #0]
 8003f7a:	4401      	add	r1, r0
 8003f7c:	1850      	adds	r0, r2, r1
 8003f7e:	4283      	cmp	r3, r0
 8003f80:	6011      	str	r1, [r2, #0]
 8003f82:	d1e0      	bne.n	8003f46 <_free_r+0x22>
 8003f84:	6818      	ldr	r0, [r3, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	4408      	add	r0, r1
 8003f8a:	6010      	str	r0, [r2, #0]
 8003f8c:	6053      	str	r3, [r2, #4]
 8003f8e:	e7da      	b.n	8003f46 <_free_r+0x22>
 8003f90:	d902      	bls.n	8003f98 <_free_r+0x74>
 8003f92:	230c      	movs	r3, #12
 8003f94:	602b      	str	r3, [r5, #0]
 8003f96:	e7d6      	b.n	8003f46 <_free_r+0x22>
 8003f98:	6820      	ldr	r0, [r4, #0]
 8003f9a:	1821      	adds	r1, r4, r0
 8003f9c:	428b      	cmp	r3, r1
 8003f9e:	bf01      	itttt	eq
 8003fa0:	6819      	ldreq	r1, [r3, #0]
 8003fa2:	685b      	ldreq	r3, [r3, #4]
 8003fa4:	1809      	addeq	r1, r1, r0
 8003fa6:	6021      	streq	r1, [r4, #0]
 8003fa8:	6063      	str	r3, [r4, #4]
 8003faa:	6054      	str	r4, [r2, #4]
 8003fac:	e7cb      	b.n	8003f46 <_free_r+0x22>
 8003fae:	bd38      	pop	{r3, r4, r5, pc}
 8003fb0:	200023a4 	.word	0x200023a4

08003fb4 <__malloc_lock>:
 8003fb4:	4801      	ldr	r0, [pc, #4]	@ (8003fbc <__malloc_lock+0x8>)
 8003fb6:	f7ff bfa5 	b.w	8003f04 <__retarget_lock_acquire_recursive>
 8003fba:	bf00      	nop
 8003fbc:	200023a0 	.word	0x200023a0

08003fc0 <__malloc_unlock>:
 8003fc0:	4801      	ldr	r0, [pc, #4]	@ (8003fc8 <__malloc_unlock+0x8>)
 8003fc2:	f7ff bfa0 	b.w	8003f06 <__retarget_lock_release_recursive>
 8003fc6:	bf00      	nop
 8003fc8:	200023a0 	.word	0x200023a0

08003fcc <_init>:
 8003fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fce:	bf00      	nop
 8003fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fd2:	bc08      	pop	{r3}
 8003fd4:	469e      	mov	lr, r3
 8003fd6:	4770      	bx	lr

08003fd8 <_fini>:
 8003fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fda:	bf00      	nop
 8003fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fde:	bc08      	pop	{r3}
 8003fe0:	469e      	mov	lr, r3
 8003fe2:	4770      	bx	lr
