Timing Analyzer report for jfq
Wed May 08 20:24:59 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.658 ns   ; A[1] ; COUT ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 10.658 ns       ; A[1] ; S[4] ;
; N/A   ; None              ; 10.658 ns       ; A[1] ; COUT ;
; N/A   ; None              ; 10.476 ns       ; A[1] ; S[3] ;
; N/A   ; None              ; 10.323 ns       ; B[1] ; S[4] ;
; N/A   ; None              ; 10.323 ns       ; B[1] ; COUT ;
; N/A   ; None              ; 10.141 ns       ; B[1] ; S[3] ;
; N/A   ; None              ; 9.786 ns        ; CIN  ; S[4] ;
; N/A   ; None              ; 9.786 ns        ; CIN  ; COUT ;
; N/A   ; None              ; 9.761 ns        ; B[2] ; S[4] ;
; N/A   ; None              ; 9.761 ns        ; B[2] ; COUT ;
; N/A   ; None              ; 9.652 ns        ; A[1] ; S[2] ;
; N/A   ; None              ; 9.604 ns        ; CIN  ; S[3] ;
; N/A   ; None              ; 9.579 ns        ; B[2] ; S[3] ;
; N/A   ; None              ; 9.560 ns        ; A[2] ; S[4] ;
; N/A   ; None              ; 9.560 ns        ; A[2] ; COUT ;
; N/A   ; None              ; 9.468 ns        ; A[1] ; S[1] ;
; N/A   ; None              ; 9.378 ns        ; A[2] ; S[3] ;
; N/A   ; None              ; 9.317 ns        ; B[1] ; S[2] ;
; N/A   ; None              ; 9.255 ns        ; A[3] ; S[4] ;
; N/A   ; None              ; 9.255 ns        ; A[3] ; COUT ;
; N/A   ; None              ; 9.135 ns        ; B[1] ; S[1] ;
; N/A   ; None              ; 9.126 ns        ; B[3] ; S[4] ;
; N/A   ; None              ; 9.126 ns        ; B[3] ; COUT ;
; N/A   ; None              ; 9.068 ns        ; A[3] ; S[3] ;
; N/A   ; None              ; 9.054 ns        ; A[4] ; S[4] ;
; N/A   ; None              ; 9.054 ns        ; A[4] ; COUT ;
; N/A   ; None              ; 8.936 ns        ; B[3] ; S[3] ;
; N/A   ; None              ; 8.780 ns        ; CIN  ; S[2] ;
; N/A   ; None              ; 8.758 ns        ; B[2] ; S[2] ;
; N/A   ; None              ; 8.600 ns        ; CIN  ; S[1] ;
; N/A   ; None              ; 8.555 ns        ; A[2] ; S[2] ;
; N/A   ; None              ; 8.486 ns        ; B[4] ; S[4] ;
; N/A   ; None              ; 8.482 ns        ; B[4] ; COUT ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Wed May 08 20:24:59 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jfq -c jfq --timing_analysis_only
Info: Longest tpd from source pin "A[1]" to destination pin "S[4]" is 10.658 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_Y2; Fanout = 2; PIN Node = 'A[1]'
    Info: 2: + IC(4.275 ns) + CELL(0.366 ns) = 5.728 ns; Loc. = LC_X36_Y1_N9; Fanout = 2; COMB Node = 'adder:inst3|ci~64'
    Info: 3: + IC(0.331 ns) + CELL(0.075 ns) = 6.134 ns; Loc. = LC_X36_Y1_N5; Fanout = 2; COMB Node = 'adder:inst2|ci~128'
    Info: 4: + IC(0.312 ns) + CELL(0.280 ns) = 6.726 ns; Loc. = LC_X36_Y1_N6; Fanout = 2; COMB Node = 'adder:inst1|ci~182'
    Info: 5: + IC(0.330 ns) + CELL(0.075 ns) = 7.131 ns; Loc. = LC_X36_Y1_N8; Fanout = 1; COMB Node = 'adder:inst|si~19'
    Info: 6: + IC(1.123 ns) + CELL(2.404 ns) = 10.658 ns; Loc. = PIN_AA8; Fanout = 0; PIN Node = 'S[4]'
    Info: Total cell delay = 4.287 ns ( 40.22 % )
    Info: Total interconnect delay = 6.371 ns ( 59.78 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Wed May 08 20:24:59 2019
    Info: Elapsed time: 00:00:00


