<stg><name>kernel0_x1</name>


<trans_list>

<trans id="1629" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64">
<![CDATA[
.split:1 %C_c1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_c1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
.split:3 %C_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_c"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
.split:6 %fifo_A_A_IO_L3_in_serialize_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L3_in_serialize_x1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="512" op_0_bw="64">
<![CDATA[
.split:9 %fifo_B_B_IO_L3_in_serialize_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L3_in_serialize_x1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="128" op_0_bw="64">
<![CDATA[
.split:12 %fifo_C_drain_C_drain_IO_L3_out_serialize_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L3_out_serialize_x1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="512" op_0_bw="64">
<![CDATA[
.split:15 %fifo_A_A_IO_L2_in_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0_x1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="512" op_0_bw="64">
<![CDATA[
.split:19 %fifo_A_A_IO_L2_in_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1_x1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="64">
<![CDATA[
.split:23 %fifo_A_A_IO_L2_in_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_2_x1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="512" op_0_bw="64">
<![CDATA[
.split:27 %fifo_A_A_IO_L2_in_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="512" op_0_bw="64">
<![CDATA[
.split:31 %fifo_A_A_IO_L2_in_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_4_x1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="512" op_0_bw="64">
<![CDATA[
.split:35 %fifo_A_A_IO_L2_in_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_5_x1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="64">
<![CDATA[
.split:39 %fifo_A_A_IO_L2_in_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_6_x1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="512" op_0_bw="64">
<![CDATA[
.split:43 %fifo_A_A_IO_L2_in_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_7_x1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="64">
<![CDATA[
.split:47 %fifo_B_B_IO_L2_in_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0_x1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="512" op_0_bw="64">
<![CDATA[
.split:51 %fifo_B_B_IO_L2_in_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_x1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="512" op_0_bw="64">
<![CDATA[
.split:55 %fifo_B_B_IO_L2_in_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_2_x1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="512" op_0_bw="64">
<![CDATA[
.split:59 %fifo_B_B_IO_L2_in_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_3_x1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="64">
<![CDATA[
.split:63 %fifo_B_B_IO_L2_in_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_4_x1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="512" op_0_bw="64">
<![CDATA[
.split:67 %fifo_B_B_IO_L2_in_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_5_x1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="512" op_0_bw="64">
<![CDATA[
.split:71 %fifo_B_B_IO_L2_in_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_6_x1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="512" op_0_bw="64">
<![CDATA[
.split:75 %fifo_B_B_IO_L2_in_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_7_x1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="512" op_0_bw="64">
<![CDATA[
.split:79 %fifo_A_PE_0_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_0_x1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="64">
<![CDATA[
.split:83 %fifo_A_PE_0_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_1_x1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="512" op_0_bw="64">
<![CDATA[
.split:87 %fifo_A_PE_0_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_2_x1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="512" op_0_bw="64">
<![CDATA[
.split:91 %fifo_A_PE_0_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_3_x1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="64">
<![CDATA[
.split:95 %fifo_A_PE_0_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_4_x1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="512" op_0_bw="64">
<![CDATA[
.split:99 %fifo_A_PE_0_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_5_x1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="512" op_0_bw="64">
<![CDATA[
.split:103 %fifo_A_PE_0_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_6_x1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="64">
<![CDATA[
.split:107 %fifo_A_PE_0_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_7_x1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="512" op_0_bw="64">
<![CDATA[
.split:111 %fifo_A_PE_0_8_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_0_8_x1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="64">
<![CDATA[
.split:115 %fifo_A_PE_1_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_0_x1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="512" op_0_bw="64">
<![CDATA[
.split:119 %fifo_A_PE_1_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_1_x1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="512" op_0_bw="64">
<![CDATA[
.split:123 %fifo_A_PE_1_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_2_x1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="512" op_0_bw="64">
<![CDATA[
.split:127 %fifo_A_PE_1_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_3_x1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="512" op_0_bw="64">
<![CDATA[
.split:131 %fifo_A_PE_1_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_4_x1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="512" op_0_bw="64">
<![CDATA[
.split:135 %fifo_A_PE_1_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_5_x1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="512" op_0_bw="64">
<![CDATA[
.split:139 %fifo_A_PE_1_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_6_x1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="512" op_0_bw="64">
<![CDATA[
.split:143 %fifo_A_PE_1_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_7_x1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="512" op_0_bw="64">
<![CDATA[
.split:147 %fifo_A_PE_1_8_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_1_8_x1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="512" op_0_bw="64">
<![CDATA[
.split:151 %fifo_A_PE_2_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_0_x1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="512" op_0_bw="64">
<![CDATA[
.split:155 %fifo_A_PE_2_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_1_x1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="512" op_0_bw="64">
<![CDATA[
.split:159 %fifo_A_PE_2_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_2_x1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="512" op_0_bw="64">
<![CDATA[
.split:163 %fifo_A_PE_2_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_3_x1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="512" op_0_bw="64">
<![CDATA[
.split:167 %fifo_A_PE_2_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_4_x1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="512" op_0_bw="64">
<![CDATA[
.split:171 %fifo_A_PE_2_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_5_x1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="512" op_0_bw="64">
<![CDATA[
.split:175 %fifo_A_PE_2_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_6_x1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="512" op_0_bw="64">
<![CDATA[
.split:179 %fifo_A_PE_2_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_7_x1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="512" op_0_bw="64">
<![CDATA[
.split:183 %fifo_A_PE_2_8_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_2_8_x1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="512" op_0_bw="64">
<![CDATA[
.split:187 %fifo_A_PE_3_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_0_x1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="512" op_0_bw="64">
<![CDATA[
.split:191 %fifo_A_PE_3_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_1_x1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="512" op_0_bw="64">
<![CDATA[
.split:195 %fifo_A_PE_3_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_2_x1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="512" op_0_bw="64">
<![CDATA[
.split:199 %fifo_A_PE_3_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_3_x1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="512" op_0_bw="64">
<![CDATA[
.split:203 %fifo_A_PE_3_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_4_x1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="512" op_0_bw="64">
<![CDATA[
.split:207 %fifo_A_PE_3_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_5_x1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="512" op_0_bw="64">
<![CDATA[
.split:211 %fifo_A_PE_3_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_6_x1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="512" op_0_bw="64">
<![CDATA[
.split:215 %fifo_A_PE_3_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_7_x1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="512" op_0_bw="64">
<![CDATA[
.split:219 %fifo_A_PE_3_8_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_3_8_x1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="512" op_0_bw="64">
<![CDATA[
.split:223 %fifo_A_PE_4_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_0_x1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="512" op_0_bw="64">
<![CDATA[
.split:227 %fifo_A_PE_4_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_1_x1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="512" op_0_bw="64">
<![CDATA[
.split:231 %fifo_A_PE_4_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_2_x1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="512" op_0_bw="64">
<![CDATA[
.split:235 %fifo_A_PE_4_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_3_x1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="512" op_0_bw="64">
<![CDATA[
.split:239 %fifo_A_PE_4_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_4_x1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="512" op_0_bw="64">
<![CDATA[
.split:243 %fifo_A_PE_4_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_5_x1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="512" op_0_bw="64">
<![CDATA[
.split:247 %fifo_A_PE_4_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_6_x1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="512" op_0_bw="64">
<![CDATA[
.split:251 %fifo_A_PE_4_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_7_x1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="512" op_0_bw="64">
<![CDATA[
.split:255 %fifo_A_PE_4_8_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_4_8_x1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="512" op_0_bw="64">
<![CDATA[
.split:259 %fifo_A_PE_5_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_0_x1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="512" op_0_bw="64">
<![CDATA[
.split:263 %fifo_A_PE_5_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_1_x1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="512" op_0_bw="64">
<![CDATA[
.split:267 %fifo_A_PE_5_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_2_x1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="512" op_0_bw="64">
<![CDATA[
.split:271 %fifo_A_PE_5_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_3_x1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="512" op_0_bw="64">
<![CDATA[
.split:275 %fifo_A_PE_5_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_4_x1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="512" op_0_bw="64">
<![CDATA[
.split:279 %fifo_A_PE_5_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_5_x1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="512" op_0_bw="64">
<![CDATA[
.split:283 %fifo_A_PE_5_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_6_x1"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="512" op_0_bw="64">
<![CDATA[
.split:287 %fifo_A_PE_5_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_7_x1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="512" op_0_bw="64">
<![CDATA[
.split:291 %fifo_A_PE_5_8_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_5_8_x1"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="512" op_0_bw="64">
<![CDATA[
.split:295 %fifo_A_PE_6_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_0_x1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="512" op_0_bw="64">
<![CDATA[
.split:299 %fifo_A_PE_6_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_1_x1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="512" op_0_bw="64">
<![CDATA[
.split:303 %fifo_A_PE_6_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_2_x1"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="512" op_0_bw="64">
<![CDATA[
.split:307 %fifo_A_PE_6_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_3_x1"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="512" op_0_bw="64">
<![CDATA[
.split:311 %fifo_A_PE_6_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_4_x1"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="512" op_0_bw="64">
<![CDATA[
.split:315 %fifo_A_PE_6_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_5_x1"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="512" op_0_bw="64">
<![CDATA[
.split:319 %fifo_A_PE_6_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_6_x1"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="512" op_0_bw="64">
<![CDATA[
.split:323 %fifo_A_PE_6_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_7_x1"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="512" op_0_bw="64">
<![CDATA[
.split:327 %fifo_A_PE_6_8_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_6_8_x1"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="512" op_0_bw="64">
<![CDATA[
.split:331 %fifo_A_PE_7_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_0_x1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="512" op_0_bw="64">
<![CDATA[
.split:335 %fifo_A_PE_7_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_1_x1"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="512" op_0_bw="64">
<![CDATA[
.split:339 %fifo_A_PE_7_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_2_x1"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="512" op_0_bw="64">
<![CDATA[
.split:343 %fifo_A_PE_7_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_3_x1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="512" op_0_bw="64">
<![CDATA[
.split:347 %fifo_A_PE_7_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_4_x1"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="512" op_0_bw="64">
<![CDATA[
.split:351 %fifo_A_PE_7_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_5_x1"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="512" op_0_bw="64">
<![CDATA[
.split:355 %fifo_A_PE_7_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_6_x1"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="512" op_0_bw="64">
<![CDATA[
.split:359 %fifo_A_PE_7_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_7_x1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="512" op_0_bw="64">
<![CDATA[
.split:363 %fifo_A_PE_7_8_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_A_PE_7_8_x1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="512" op_0_bw="64">
<![CDATA[
.split:367 %fifo_B_PE_0_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_0_x1"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="512" op_0_bw="64">
<![CDATA[
.split:371 %fifo_B_PE_1_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_0_x1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="512" op_0_bw="64">
<![CDATA[
.split:375 %fifo_B_PE_2_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_0_x1"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="512" op_0_bw="64">
<![CDATA[
.split:379 %fifo_B_PE_3_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_0_x1"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="512" op_0_bw="64">
<![CDATA[
.split:383 %fifo_B_PE_4_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_0_x1"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="512" op_0_bw="64">
<![CDATA[
.split:387 %fifo_B_PE_5_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_0_x1"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="512" op_0_bw="64">
<![CDATA[
.split:391 %fifo_B_PE_6_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_0_x1"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="512" op_0_bw="64">
<![CDATA[
.split:395 %fifo_B_PE_7_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_0_x1"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="512" op_0_bw="64">
<![CDATA[
.split:399 %fifo_B_PE_8_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_0_x1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="512" op_0_bw="64">
<![CDATA[
.split:403 %fifo_B_PE_0_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_1_x1"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="512" op_0_bw="64">
<![CDATA[
.split:407 %fifo_B_PE_1_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_1_x1"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="512" op_0_bw="64">
<![CDATA[
.split:411 %fifo_B_PE_2_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_1_x1"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="512" op_0_bw="64">
<![CDATA[
.split:415 %fifo_B_PE_3_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_1_x1"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="512" op_0_bw="64">
<![CDATA[
.split:419 %fifo_B_PE_4_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_1_x1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="512" op_0_bw="64">
<![CDATA[
.split:423 %fifo_B_PE_5_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_1_x1"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="512" op_0_bw="64">
<![CDATA[
.split:427 %fifo_B_PE_6_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_1_x1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="512" op_0_bw="64">
<![CDATA[
.split:431 %fifo_B_PE_7_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_1_x1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="512" op_0_bw="64">
<![CDATA[
.split:435 %fifo_B_PE_8_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_1_x1"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="512" op_0_bw="64">
<![CDATA[
.split:439 %fifo_B_PE_0_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_2_x1"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="512" op_0_bw="64">
<![CDATA[
.split:443 %fifo_B_PE_1_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_2_x1"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="512" op_0_bw="64">
<![CDATA[
.split:447 %fifo_B_PE_2_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_2_x1"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="512" op_0_bw="64">
<![CDATA[
.split:451 %fifo_B_PE_3_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_2_x1"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="512" op_0_bw="64">
<![CDATA[
.split:455 %fifo_B_PE_4_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_2_x1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="512" op_0_bw="64">
<![CDATA[
.split:459 %fifo_B_PE_5_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_2_x1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="512" op_0_bw="64">
<![CDATA[
.split:463 %fifo_B_PE_6_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_2_x1"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="512" op_0_bw="64">
<![CDATA[
.split:467 %fifo_B_PE_7_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_2_x1"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="512" op_0_bw="64">
<![CDATA[
.split:471 %fifo_B_PE_8_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_2_x1"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="512" op_0_bw="64">
<![CDATA[
.split:475 %fifo_B_PE_0_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_3_x1"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="512" op_0_bw="64">
<![CDATA[
.split:479 %fifo_B_PE_1_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_3_x1"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="512" op_0_bw="64">
<![CDATA[
.split:483 %fifo_B_PE_2_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_3_x1"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="512" op_0_bw="64">
<![CDATA[
.split:487 %fifo_B_PE_3_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_3_x1"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="512" op_0_bw="64">
<![CDATA[
.split:491 %fifo_B_PE_4_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_3_x1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="512" op_0_bw="64">
<![CDATA[
.split:495 %fifo_B_PE_5_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_3_x1"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="512" op_0_bw="64">
<![CDATA[
.split:499 %fifo_B_PE_6_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_3_x1"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="512" op_0_bw="64">
<![CDATA[
.split:503 %fifo_B_PE_7_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_3_x1"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="512" op_0_bw="64">
<![CDATA[
.split:507 %fifo_B_PE_8_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_3_x1"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="512" op_0_bw="64">
<![CDATA[
.split:511 %fifo_B_PE_0_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_4_x1"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="512" op_0_bw="64">
<![CDATA[
.split:515 %fifo_B_PE_1_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_4_x1"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="512" op_0_bw="64">
<![CDATA[
.split:519 %fifo_B_PE_2_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_4_x1"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="512" op_0_bw="64">
<![CDATA[
.split:523 %fifo_B_PE_3_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_4_x1"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="512" op_0_bw="64">
<![CDATA[
.split:527 %fifo_B_PE_4_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_4_x1"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="512" op_0_bw="64">
<![CDATA[
.split:531 %fifo_B_PE_5_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_4_x1"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="512" op_0_bw="64">
<![CDATA[
.split:535 %fifo_B_PE_6_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_4_x1"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="512" op_0_bw="64">
<![CDATA[
.split:539 %fifo_B_PE_7_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_4_x1"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="512" op_0_bw="64">
<![CDATA[
.split:543 %fifo_B_PE_8_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_4_x1"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="512" op_0_bw="64">
<![CDATA[
.split:547 %fifo_B_PE_0_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_5_x1"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="512" op_0_bw="64">
<![CDATA[
.split:551 %fifo_B_PE_1_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_5_x1"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="512" op_0_bw="64">
<![CDATA[
.split:555 %fifo_B_PE_2_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_5_x1"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="512" op_0_bw="64">
<![CDATA[
.split:559 %fifo_B_PE_3_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_5_x1"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="512" op_0_bw="64">
<![CDATA[
.split:563 %fifo_B_PE_4_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_5_x1"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="512" op_0_bw="64">
<![CDATA[
.split:567 %fifo_B_PE_5_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_5_x1"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="512" op_0_bw="64">
<![CDATA[
.split:571 %fifo_B_PE_6_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_5_x1"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="512" op_0_bw="64">
<![CDATA[
.split:575 %fifo_B_PE_7_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_5_x1"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="512" op_0_bw="64">
<![CDATA[
.split:579 %fifo_B_PE_8_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_5_x1"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="512" op_0_bw="64">
<![CDATA[
.split:583 %fifo_B_PE_0_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_6_x1"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="512" op_0_bw="64">
<![CDATA[
.split:587 %fifo_B_PE_1_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_6_x1"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="512" op_0_bw="64">
<![CDATA[
.split:591 %fifo_B_PE_2_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_6_x1"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="512" op_0_bw="64">
<![CDATA[
.split:595 %fifo_B_PE_3_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_6_x1"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="512" op_0_bw="64">
<![CDATA[
.split:599 %fifo_B_PE_4_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_6_x1"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="512" op_0_bw="64">
<![CDATA[
.split:603 %fifo_B_PE_5_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_6_x1"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="512" op_0_bw="64">
<![CDATA[
.split:607 %fifo_B_PE_6_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_6_x1"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="512" op_0_bw="64">
<![CDATA[
.split:611 %fifo_B_PE_7_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_6_x1"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="512" op_0_bw="64">
<![CDATA[
.split:615 %fifo_B_PE_8_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_6_x1"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="512" op_0_bw="64">
<![CDATA[
.split:619 %fifo_B_PE_0_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_0_7_x1"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="512" op_0_bw="64">
<![CDATA[
.split:623 %fifo_B_PE_1_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_1_7_x1"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="512" op_0_bw="64">
<![CDATA[
.split:627 %fifo_B_PE_2_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_2_7_x1"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="512" op_0_bw="64">
<![CDATA[
.split:631 %fifo_B_PE_3_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_3_7_x1"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="512" op_0_bw="64">
<![CDATA[
.split:635 %fifo_B_PE_4_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_4_7_x1"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="512" op_0_bw="64">
<![CDATA[
.split:639 %fifo_B_PE_5_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_5_7_x1"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="512" op_0_bw="64">
<![CDATA[
.split:643 %fifo_B_PE_6_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_6_7_x1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="512" op_0_bw="64">
<![CDATA[
.split:647 %fifo_B_PE_7_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_7_7_x1"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="512" op_0_bw="64">
<![CDATA[
.split:651 %fifo_B_PE_8_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_B_PE_8_7_x1"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="64">
<![CDATA[
.split:655 %fifo_C_drain_PE_0_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_0_x1"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="64">
<![CDATA[
.split:659 %fifo_C_drain_PE_1_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_0_x1"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="64">
<![CDATA[
.split:663 %fifo_C_drain_PE_2_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_0_x1"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="64">
<![CDATA[
.split:667 %fifo_C_drain_PE_3_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_0_x1"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="64">
<![CDATA[
.split:671 %fifo_C_drain_PE_4_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_0_x1"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="64">
<![CDATA[
.split:675 %fifo_C_drain_PE_5_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_0_x1"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="64">
<![CDATA[
.split:679 %fifo_C_drain_PE_6_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_0_x1"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="64">
<![CDATA[
.split:683 %fifo_C_drain_PE_7_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_0_x1"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="64">
<![CDATA[
.split:687 %fifo_C_drain_PE_0_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_1_x1"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="64">
<![CDATA[
.split:691 %fifo_C_drain_PE_1_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_1_x1"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="64">
<![CDATA[
.split:695 %fifo_C_drain_PE_2_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_1_x1"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="64">
<![CDATA[
.split:699 %fifo_C_drain_PE_3_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_1_x1"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="64">
<![CDATA[
.split:703 %fifo_C_drain_PE_4_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_1_x1"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="64">
<![CDATA[
.split:707 %fifo_C_drain_PE_5_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_1_x1"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="64">
<![CDATA[
.split:711 %fifo_C_drain_PE_6_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_1_x1"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="64">
<![CDATA[
.split:715 %fifo_C_drain_PE_7_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_1_x1"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="64">
<![CDATA[
.split:719 %fifo_C_drain_PE_0_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_2_x1"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="64">
<![CDATA[
.split:723 %fifo_C_drain_PE_1_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_2_x1"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="64">
<![CDATA[
.split:727 %fifo_C_drain_PE_2_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_2_x1"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="64">
<![CDATA[
.split:731 %fifo_C_drain_PE_3_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_2_x1"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="64">
<![CDATA[
.split:735 %fifo_C_drain_PE_4_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_2_x1"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="64">
<![CDATA[
.split:739 %fifo_C_drain_PE_5_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_2_x1"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="64">
<![CDATA[
.split:743 %fifo_C_drain_PE_6_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_2_x1"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="64">
<![CDATA[
.split:747 %fifo_C_drain_PE_7_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_2_x1"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="64">
<![CDATA[
.split:751 %fifo_C_drain_PE_0_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_3_x1"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="64">
<![CDATA[
.split:755 %fifo_C_drain_PE_1_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_3_x1"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="64">
<![CDATA[
.split:759 %fifo_C_drain_PE_2_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_3_x1"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="64">
<![CDATA[
.split:763 %fifo_C_drain_PE_3_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_3_x1"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="64">
<![CDATA[
.split:767 %fifo_C_drain_PE_4_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_3_x1"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="64">
<![CDATA[
.split:771 %fifo_C_drain_PE_5_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_3_x1"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="64">
<![CDATA[
.split:775 %fifo_C_drain_PE_6_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_3_x1"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="64">
<![CDATA[
.split:779 %fifo_C_drain_PE_7_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_3_x1"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="64">
<![CDATA[
.split:783 %fifo_C_drain_PE_0_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_4_x1"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="64">
<![CDATA[
.split:787 %fifo_C_drain_PE_1_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_4_x1"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="64">
<![CDATA[
.split:791 %fifo_C_drain_PE_2_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_4_x1"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="64">
<![CDATA[
.split:795 %fifo_C_drain_PE_3_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_4_x1"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="64">
<![CDATA[
.split:799 %fifo_C_drain_PE_4_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_4_x1"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="64">
<![CDATA[
.split:803 %fifo_C_drain_PE_5_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_4_x1"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="64">
<![CDATA[
.split:807 %fifo_C_drain_PE_6_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_4_x1"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="64">
<![CDATA[
.split:811 %fifo_C_drain_PE_7_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_4_x1"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="64">
<![CDATA[
.split:815 %fifo_C_drain_PE_0_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_5_x1"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="64">
<![CDATA[
.split:819 %fifo_C_drain_PE_1_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_5_x1"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="64">
<![CDATA[
.split:823 %fifo_C_drain_PE_2_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_5_x1"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="64">
<![CDATA[
.split:827 %fifo_C_drain_PE_3_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_5_x1"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="64">
<![CDATA[
.split:831 %fifo_C_drain_PE_4_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_5_x1"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="64">
<![CDATA[
.split:835 %fifo_C_drain_PE_5_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_5_x1"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="64">
<![CDATA[
.split:839 %fifo_C_drain_PE_6_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_5_x1"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="64">
<![CDATA[
.split:843 %fifo_C_drain_PE_7_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_5_x1"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="64">
<![CDATA[
.split:847 %fifo_C_drain_PE_0_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_6_x1"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="64">
<![CDATA[
.split:851 %fifo_C_drain_PE_1_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_6_x1"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="64">
<![CDATA[
.split:855 %fifo_C_drain_PE_2_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_6_x1"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="64">
<![CDATA[
.split:859 %fifo_C_drain_PE_3_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_6_x1"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="64">
<![CDATA[
.split:863 %fifo_C_drain_PE_4_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_6_x1"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="64">
<![CDATA[
.split:867 %fifo_C_drain_PE_5_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_6_x1"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="64">
<![CDATA[
.split:871 %fifo_C_drain_PE_6_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_6_x1"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="64">
<![CDATA[
.split:875 %fifo_C_drain_PE_7_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_6_x1"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="64">
<![CDATA[
.split:879 %fifo_C_drain_PE_0_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_0_7_x1"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="64">
<![CDATA[
.split:883 %fifo_C_drain_PE_1_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_1_7_x1"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="64">
<![CDATA[
.split:887 %fifo_C_drain_PE_2_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_2_7_x1"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="64">
<![CDATA[
.split:891 %fifo_C_drain_PE_3_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_3_7_x1"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="64">
<![CDATA[
.split:895 %fifo_C_drain_PE_4_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_4_7_x1"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="64">
<![CDATA[
.split:899 %fifo_C_drain_PE_5_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_5_7_x1"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="64">
<![CDATA[
.split:903 %fifo_C_drain_PE_6_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_6_7_x1"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="64">
<![CDATA[
.split:907 %fifo_C_drain_PE_7_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_PE_7_7_x1"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="128" op_0_bw="64">
<![CDATA[
.split:911 %fifo_C_drain_C_drain_IO_L1_out_0_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0_x1"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="128" op_0_bw="64">
<![CDATA[
.split:915 %fifo_C_drain_C_drain_IO_L1_out_0_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_1_x1"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="128" op_0_bw="64">
<![CDATA[
.split:919 %fifo_C_drain_C_drain_IO_L1_out_0_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_2_x1"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="128" op_0_bw="64">
<![CDATA[
.split:923 %fifo_C_drain_C_drain_IO_L1_out_0_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_3_x1"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="128" op_0_bw="64">
<![CDATA[
.split:927 %fifo_C_drain_C_drain_IO_L1_out_0_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_4_x1"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="128" op_0_bw="64">
<![CDATA[
.split:931 %fifo_C_drain_C_drain_IO_L1_out_0_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_5_x1"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="128" op_0_bw="64">
<![CDATA[
.split:935 %fifo_C_drain_C_drain_IO_L1_out_0_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_6_x1"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="128" op_0_bw="64">
<![CDATA[
.split:939 %fifo_C_drain_C_drain_IO_L1_out_0_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_7_x1"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="128" op_0_bw="64">
<![CDATA[
.split:943 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0_x1"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="128" op_0_bw="64">
<![CDATA[
.split:947 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1_x1"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="128" op_0_bw="64">
<![CDATA[
.split:951 %fifo_C_drain_C_drain_IO_L1_out_1_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_2_x1"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="128" op_0_bw="64">
<![CDATA[
.split:955 %fifo_C_drain_C_drain_IO_L1_out_1_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_3_x1"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="128" op_0_bw="64">
<![CDATA[
.split:959 %fifo_C_drain_C_drain_IO_L1_out_1_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_4_x1"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="128" op_0_bw="64">
<![CDATA[
.split:963 %fifo_C_drain_C_drain_IO_L1_out_1_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_5_x1"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="128" op_0_bw="64">
<![CDATA[
.split:967 %fifo_C_drain_C_drain_IO_L1_out_1_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_6_x1"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="128" op_0_bw="64">
<![CDATA[
.split:971 %fifo_C_drain_C_drain_IO_L1_out_1_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_7_x1"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="128" op_0_bw="64">
<![CDATA[
.split:975 %fifo_C_drain_C_drain_IO_L1_out_2_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_0_x1"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="128" op_0_bw="64">
<![CDATA[
.split:979 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_1_x1"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="128" op_0_bw="64">
<![CDATA[
.split:983 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_2_x1"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="128" op_0_bw="64">
<![CDATA[
.split:987 %fifo_C_drain_C_drain_IO_L1_out_2_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_3_x1"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="128" op_0_bw="64">
<![CDATA[
.split:991 %fifo_C_drain_C_drain_IO_L1_out_2_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_4_x1"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="128" op_0_bw="64">
<![CDATA[
.split:995 %fifo_C_drain_C_drain_IO_L1_out_2_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_5_x1"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="128" op_0_bw="64">
<![CDATA[
.split:999 %fifo_C_drain_C_drain_IO_L1_out_2_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_6_x1"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="128" op_0_bw="64">
<![CDATA[
.split:1003 %fifo_C_drain_C_drain_IO_L1_out_2_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_7_x1"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="128" op_0_bw="64">
<![CDATA[
.split:1007 %fifo_C_drain_C_drain_IO_L1_out_3_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_0_x1"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="128" op_0_bw="64">
<![CDATA[
.split:1011 %fifo_C_drain_C_drain_IO_L1_out_3_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_1_x1"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="128" op_0_bw="64">
<![CDATA[
.split:1015 %fifo_C_drain_C_drain_IO_L1_out_3_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_2_x1"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="128" op_0_bw="64">
<![CDATA[
.split:1019 %fifo_C_drain_C_drain_IO_L1_out_3_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_3_x1"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="128" op_0_bw="64">
<![CDATA[
.split:1023 %fifo_C_drain_C_drain_IO_L1_out_3_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_4_x1"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="128" op_0_bw="64">
<![CDATA[
.split:1027 %fifo_C_drain_C_drain_IO_L1_out_3_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_5_x1"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="128" op_0_bw="64">
<![CDATA[
.split:1031 %fifo_C_drain_C_drain_IO_L1_out_3_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_6_x1"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="128" op_0_bw="64">
<![CDATA[
.split:1035 %fifo_C_drain_C_drain_IO_L1_out_3_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_3_7_x1"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="128" op_0_bw="64">
<![CDATA[
.split:1039 %fifo_C_drain_C_drain_IO_L1_out_4_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_0_x1"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="128" op_0_bw="64">
<![CDATA[
.split:1043 %fifo_C_drain_C_drain_IO_L1_out_4_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_1_x1"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="128" op_0_bw="64">
<![CDATA[
.split:1047 %fifo_C_drain_C_drain_IO_L1_out_4_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_2_x1"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="128" op_0_bw="64">
<![CDATA[
.split:1051 %fifo_C_drain_C_drain_IO_L1_out_4_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_3_x1"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="128" op_0_bw="64">
<![CDATA[
.split:1055 %fifo_C_drain_C_drain_IO_L1_out_4_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_4_x1"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="128" op_0_bw="64">
<![CDATA[
.split:1059 %fifo_C_drain_C_drain_IO_L1_out_4_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_5_x1"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="128" op_0_bw="64">
<![CDATA[
.split:1063 %fifo_C_drain_C_drain_IO_L1_out_4_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_6_x1"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="128" op_0_bw="64">
<![CDATA[
.split:1067 %fifo_C_drain_C_drain_IO_L1_out_4_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_4_7_x1"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="128" op_0_bw="64">
<![CDATA[
.split:1071 %fifo_C_drain_C_drain_IO_L1_out_5_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_0_x1"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="128" op_0_bw="64">
<![CDATA[
.split:1075 %fifo_C_drain_C_drain_IO_L1_out_5_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_1_x1"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="128" op_0_bw="64">
<![CDATA[
.split:1079 %fifo_C_drain_C_drain_IO_L1_out_5_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_2_x1"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="128" op_0_bw="64">
<![CDATA[
.split:1083 %fifo_C_drain_C_drain_IO_L1_out_5_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_3_x1"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="128" op_0_bw="64">
<![CDATA[
.split:1087 %fifo_C_drain_C_drain_IO_L1_out_5_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_4_x1"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="128" op_0_bw="64">
<![CDATA[
.split:1091 %fifo_C_drain_C_drain_IO_L1_out_5_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_5_x1"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="128" op_0_bw="64">
<![CDATA[
.split:1095 %fifo_C_drain_C_drain_IO_L1_out_5_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_6_x1"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="128" op_0_bw="64">
<![CDATA[
.split:1099 %fifo_C_drain_C_drain_IO_L1_out_5_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_5_7_x1"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="128" op_0_bw="64">
<![CDATA[
.split:1103 %fifo_C_drain_C_drain_IO_L1_out_6_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_0_x1"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="128" op_0_bw="64">
<![CDATA[
.split:1107 %fifo_C_drain_C_drain_IO_L1_out_6_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_1_x1"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="128" op_0_bw="64">
<![CDATA[
.split:1111 %fifo_C_drain_C_drain_IO_L1_out_6_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_2_x1"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="128" op_0_bw="64">
<![CDATA[
.split:1115 %fifo_C_drain_C_drain_IO_L1_out_6_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_3_x1"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="128" op_0_bw="64">
<![CDATA[
.split:1119 %fifo_C_drain_C_drain_IO_L1_out_6_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_4_x1"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="128" op_0_bw="64">
<![CDATA[
.split:1123 %fifo_C_drain_C_drain_IO_L1_out_6_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_5_x1"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="128" op_0_bw="64">
<![CDATA[
.split:1127 %fifo_C_drain_C_drain_IO_L1_out_6_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_6_x1"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="128" op_0_bw="64">
<![CDATA[
.split:1131 %fifo_C_drain_C_drain_IO_L1_out_6_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_6_7_x1"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="128" op_0_bw="64">
<![CDATA[
.split:1135 %fifo_C_drain_C_drain_IO_L1_out_7_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_0_x1"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="128" op_0_bw="64">
<![CDATA[
.split:1139 %fifo_C_drain_C_drain_IO_L1_out_7_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_1_x1"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="128" op_0_bw="64">
<![CDATA[
.split:1143 %fifo_C_drain_C_drain_IO_L1_out_7_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_2_x1"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="128" op_0_bw="64">
<![CDATA[
.split:1147 %fifo_C_drain_C_drain_IO_L1_out_7_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_3_x1"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="128" op_0_bw="64">
<![CDATA[
.split:1151 %fifo_C_drain_C_drain_IO_L1_out_7_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_4_x1"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="128" op_0_bw="64">
<![CDATA[
.split:1155 %fifo_C_drain_C_drain_IO_L1_out_7_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_5_x1"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="128" op_0_bw="64">
<![CDATA[
.split:1159 %fifo_C_drain_C_drain_IO_L1_out_7_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_6_x1"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="128" op_0_bw="64">
<![CDATA[
.split:1163 %fifo_C_drain_C_drain_IO_L1_out_7_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_7_7_x1"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="128" op_0_bw="64">
<![CDATA[
.split:1167 %fifo_C_drain_C_drain_IO_L2_out_0_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_x1"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="128" op_0_bw="64">
<![CDATA[
.split:1171 %fifo_C_drain_C_drain_IO_L2_out_1_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_x1"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="128" op_0_bw="64">
<![CDATA[
.split:1175 %fifo_C_drain_C_drain_IO_L2_out_2_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_2_x1"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="128" op_0_bw="64">
<![CDATA[
.split:1179 %fifo_C_drain_C_drain_IO_L2_out_3_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_3_x1"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="128" op_0_bw="64">
<![CDATA[
.split:1183 %fifo_C_drain_C_drain_IO_L2_out_4_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_4_x1"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="128" op_0_bw="64">
<![CDATA[
.split:1187 %fifo_C_drain_C_drain_IO_L2_out_5_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_5_x1"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="128" op_0_bw="64">
<![CDATA[
.split:1191 %fifo_C_drain_C_drain_IO_L2_out_6_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_6_x1"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="128" op_0_bw="64">
<![CDATA[
.split:1195 %fifo_C_drain_C_drain_IO_L2_out_7_x1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_7_x1"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split:1205 %call_ln38774 = call void @A_IO_L3_in_serialize_x1, i512 %fifo_A_A_IO_L3_in_serialize_x1, i512 %B

]]></Node>
<StgValue><ssdm name="call_ln38774"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="377" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split:1205 %call_ln38774 = call void @A_IO_L3_in_serialize_x1, i512 %fifo_A_A_IO_L3_in_serialize_x1, i512 %B

]]></Node>
<StgValue><ssdm name="call_ln38774"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="378" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1206 %call_ln38781 = call void @A_IO_L3_in_x1, i512 %fifo_A_A_IO_L3_in_serialize_x1, i512 %fifo_A_A_IO_L2_in_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38781"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1215 %call_ln38859 = call void @B_IO_L3_in_serialize_x1, i512 %fifo_B_B_IO_L3_in_serialize_x1, i512 %B

]]></Node>
<StgValue><ssdm name="call_ln38859"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="380" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1206 %call_ln38781 = call void @A_IO_L3_in_x1, i512 %fifo_A_A_IO_L3_in_serialize_x1, i512 %fifo_A_A_IO_L2_in_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38781"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1215 %call_ln38859 = call void @B_IO_L3_in_serialize_x1, i512 %fifo_B_B_IO_L3_in_serialize_x1, i512 %B

]]></Node>
<StgValue><ssdm name="call_ln38859"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="382" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1207 %call_ln38788 = call void @A_IO_L2_in_0_x1, i512 %fifo_A_A_IO_L2_in_0_x1, i512 %fifo_A_A_IO_L2_in_1_x1, i512 %fifo_A_PE_0_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38788"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1216 %call_ln38866 = call void @B_IO_L3_in_x1, i512 %fifo_B_B_IO_L3_in_serialize_x1, i512 %fifo_B_B_IO_L2_in_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38866"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="384" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1207 %call_ln38788 = call void @A_IO_L2_in_0_x1, i512 %fifo_A_A_IO_L2_in_0_x1, i512 %fifo_A_A_IO_L2_in_1_x1, i512 %fifo_A_PE_0_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38788"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1216 %call_ln38866 = call void @B_IO_L3_in_x1, i512 %fifo_B_B_IO_L3_in_serialize_x1, i512 %fifo_B_B_IO_L2_in_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38866"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="386" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1208 %call_ln38797 = call void @A_IO_L2_in_1_x1, i512 %fifo_A_A_IO_L2_in_1_x1, i512 %fifo_A_A_IO_L2_in_2_x1, i512 %fifo_A_PE_1_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38797"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1217 %call_ln38873 = call void @B_IO_L2_in_0_x1, i512 %fifo_B_B_IO_L2_in_0_x1, i512 %fifo_B_B_IO_L2_in_1_x1, i512 %fifo_B_PE_0_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38873"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="388" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1208 %call_ln38797 = call void @A_IO_L2_in_1_x1, i512 %fifo_A_A_IO_L2_in_1_x1, i512 %fifo_A_A_IO_L2_in_2_x1, i512 %fifo_A_PE_1_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38797"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1217 %call_ln38873 = call void @B_IO_L2_in_0_x1, i512 %fifo_B_B_IO_L2_in_0_x1, i512 %fifo_B_B_IO_L2_in_1_x1, i512 %fifo_B_PE_0_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38873"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="390" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1209 %call_ln38806 = call void @A_IO_L2_in_2_x1, i512 %fifo_A_A_IO_L2_in_2_x1, i512 %fifo_A_A_IO_L2_in_3_x1, i512 %fifo_A_PE_2_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38806"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1218 %call_ln38882 = call void @B_IO_L2_in_1_x1, i512 %fifo_B_B_IO_L2_in_1_x1, i512 %fifo_B_B_IO_L2_in_2_x1, i512 %fifo_B_PE_0_1_x1

]]></Node>
<StgValue><ssdm name="call_ln38882"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1225 %call_ln38944 = call void @PE_wrapper_0_0_x1, i512 %fifo_A_PE_0_0_x1, i512 %fifo_A_PE_0_1_x1, i512 %fifo_B_PE_0_0_x1, i512 %fifo_B_PE_1_0_x1, i16 %fifo_C_drain_PE_0_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38944"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="393" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1209 %call_ln38806 = call void @A_IO_L2_in_2_x1, i512 %fifo_A_A_IO_L2_in_2_x1, i512 %fifo_A_A_IO_L2_in_3_x1, i512 %fifo_A_PE_2_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38806"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1218 %call_ln38882 = call void @B_IO_L2_in_1_x1, i512 %fifo_B_B_IO_L2_in_1_x1, i512 %fifo_B_B_IO_L2_in_2_x1, i512 %fifo_B_PE_0_1_x1

]]></Node>
<StgValue><ssdm name="call_ln38882"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1225 %call_ln38944 = call void @PE_wrapper_0_0_x1, i512 %fifo_A_PE_0_0_x1, i512 %fifo_A_PE_0_1_x1, i512 %fifo_B_PE_0_0_x1, i512 %fifo_B_PE_1_0_x1, i16 %fifo_C_drain_PE_0_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38944"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="396" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1210 %call_ln38815 = call void @A_IO_L2_in_3_x1, i512 %fifo_A_A_IO_L2_in_3_x1, i512 %fifo_A_A_IO_L2_in_4_x1, i512 %fifo_A_PE_3_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38815"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1219 %call_ln38891 = call void @B_IO_L2_in_2_x1, i512 %fifo_B_B_IO_L2_in_2_x1, i512 %fifo_B_B_IO_L2_in_3_x1, i512 %fifo_B_PE_0_2_x1

]]></Node>
<StgValue><ssdm name="call_ln38891"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1226 %call_ln38956 = call void @PE_wrapper_0_1_x1, i512 %fifo_A_PE_0_1_x1, i512 %fifo_A_PE_0_2_x1, i512 %fifo_B_PE_0_1_x1, i512 %fifo_B_PE_1_1_x1, i16 %fifo_C_drain_PE_0_1_x1

]]></Node>
<StgValue><ssdm name="call_ln38956"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1233 %call_ln39040 = call void @PE_wrapper_1_0_x1, i512 %fifo_A_PE_1_0_x1, i512 %fifo_A_PE_1_1_x1, i512 %fifo_B_PE_1_0_x1, i512 %fifo_B_PE_2_0_x1, i16 %fifo_C_drain_PE_1_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39040"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="400" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1210 %call_ln38815 = call void @A_IO_L2_in_3_x1, i512 %fifo_A_A_IO_L2_in_3_x1, i512 %fifo_A_A_IO_L2_in_4_x1, i512 %fifo_A_PE_3_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38815"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1219 %call_ln38891 = call void @B_IO_L2_in_2_x1, i512 %fifo_B_B_IO_L2_in_2_x1, i512 %fifo_B_B_IO_L2_in_3_x1, i512 %fifo_B_PE_0_2_x1

]]></Node>
<StgValue><ssdm name="call_ln38891"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1226 %call_ln38956 = call void @PE_wrapper_0_1_x1, i512 %fifo_A_PE_0_1_x1, i512 %fifo_A_PE_0_2_x1, i512 %fifo_B_PE_0_1_x1, i512 %fifo_B_PE_1_1_x1, i16 %fifo_C_drain_PE_0_1_x1

]]></Node>
<StgValue><ssdm name="call_ln38956"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1233 %call_ln39040 = call void @PE_wrapper_1_0_x1, i512 %fifo_A_PE_1_0_x1, i512 %fifo_A_PE_1_1_x1, i512 %fifo_B_PE_1_0_x1, i512 %fifo_B_PE_2_0_x1, i16 %fifo_C_drain_PE_1_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39040"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="404" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1211 %call_ln38824 = call void @A_IO_L2_in_4_x1, i512 %fifo_A_A_IO_L2_in_4_x1, i512 %fifo_A_A_IO_L2_in_5_x1, i512 %fifo_A_PE_4_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38824"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1220 %call_ln38900 = call void @B_IO_L2_in_3_x1, i512 %fifo_B_B_IO_L2_in_3_x1, i512 %fifo_B_B_IO_L2_in_4_x1, i512 %fifo_B_PE_0_3_x1

]]></Node>
<StgValue><ssdm name="call_ln38900"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1227 %call_ln38968 = call void @PE_wrapper_0_2_x1, i512 %fifo_A_PE_0_2_x1, i512 %fifo_A_PE_0_3_x1, i512 %fifo_B_PE_0_2_x1, i512 %fifo_B_PE_1_2_x1, i16 %fifo_C_drain_PE_0_2_x1

]]></Node>
<StgValue><ssdm name="call_ln38968"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1234 %call_ln39052 = call void @PE_wrapper_1_1_x1, i512 %fifo_A_PE_1_1_x1, i512 %fifo_A_PE_1_2_x1, i512 %fifo_B_PE_1_1_x1, i512 %fifo_B_PE_2_1_x1, i16 %fifo_C_drain_PE_1_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39052"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1241 %call_ln39136 = call void @PE_wrapper_2_0_x1, i512 %fifo_A_PE_2_0_x1, i512 %fifo_A_PE_2_1_x1, i512 %fifo_B_PE_2_0_x1, i512 %fifo_B_PE_3_0_x1, i16 %fifo_C_drain_PE_2_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39136"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="409" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1211 %call_ln38824 = call void @A_IO_L2_in_4_x1, i512 %fifo_A_A_IO_L2_in_4_x1, i512 %fifo_A_A_IO_L2_in_5_x1, i512 %fifo_A_PE_4_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38824"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1220 %call_ln38900 = call void @B_IO_L2_in_3_x1, i512 %fifo_B_B_IO_L2_in_3_x1, i512 %fifo_B_B_IO_L2_in_4_x1, i512 %fifo_B_PE_0_3_x1

]]></Node>
<StgValue><ssdm name="call_ln38900"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1227 %call_ln38968 = call void @PE_wrapper_0_2_x1, i512 %fifo_A_PE_0_2_x1, i512 %fifo_A_PE_0_3_x1, i512 %fifo_B_PE_0_2_x1, i512 %fifo_B_PE_1_2_x1, i16 %fifo_C_drain_PE_0_2_x1

]]></Node>
<StgValue><ssdm name="call_ln38968"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1234 %call_ln39052 = call void @PE_wrapper_1_1_x1, i512 %fifo_A_PE_1_1_x1, i512 %fifo_A_PE_1_2_x1, i512 %fifo_B_PE_1_1_x1, i512 %fifo_B_PE_2_1_x1, i16 %fifo_C_drain_PE_1_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39052"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1241 %call_ln39136 = call void @PE_wrapper_2_0_x1, i512 %fifo_A_PE_2_0_x1, i512 %fifo_A_PE_2_1_x1, i512 %fifo_B_PE_2_0_x1, i512 %fifo_B_PE_3_0_x1, i16 %fifo_C_drain_PE_2_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39136"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="414" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1212 %call_ln38833 = call void @A_IO_L2_in_5_x1, i512 %fifo_A_A_IO_L2_in_5_x1, i512 %fifo_A_A_IO_L2_in_6_x1, i512 %fifo_A_PE_5_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38833"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1221 %call_ln38909 = call void @B_IO_L2_in_4_x1, i512 %fifo_B_B_IO_L2_in_4_x1, i512 %fifo_B_B_IO_L2_in_5_x1, i512 %fifo_B_PE_0_4_x1

]]></Node>
<StgValue><ssdm name="call_ln38909"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1228 %call_ln38980 = call void @PE_wrapper_0_3_x1, i512 %fifo_A_PE_0_3_x1, i512 %fifo_A_PE_0_4_x1, i512 %fifo_B_PE_0_3_x1, i512 %fifo_B_PE_1_3_x1, i16 %fifo_C_drain_PE_0_3_x1

]]></Node>
<StgValue><ssdm name="call_ln38980"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1235 %call_ln39064 = call void @PE_wrapper_1_2_x1, i512 %fifo_A_PE_1_2_x1, i512 %fifo_A_PE_1_3_x1, i512 %fifo_B_PE_1_2_x1, i512 %fifo_B_PE_2_2_x1, i16 %fifo_C_drain_PE_1_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39064"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1242 %call_ln39148 = call void @PE_wrapper_2_1_x1, i512 %fifo_A_PE_2_1_x1, i512 %fifo_A_PE_2_2_x1, i512 %fifo_B_PE_2_1_x1, i512 %fifo_B_PE_3_1_x1, i16 %fifo_C_drain_PE_2_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39148"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1249 %call_ln39232 = call void @PE_wrapper_3_0_x1, i512 %fifo_A_PE_3_0_x1, i512 %fifo_A_PE_3_1_x1, i512 %fifo_B_PE_3_0_x1, i512 %fifo_B_PE_4_0_x1, i16 %fifo_C_drain_PE_3_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39232"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="420" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1212 %call_ln38833 = call void @A_IO_L2_in_5_x1, i512 %fifo_A_A_IO_L2_in_5_x1, i512 %fifo_A_A_IO_L2_in_6_x1, i512 %fifo_A_PE_5_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38833"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1221 %call_ln38909 = call void @B_IO_L2_in_4_x1, i512 %fifo_B_B_IO_L2_in_4_x1, i512 %fifo_B_B_IO_L2_in_5_x1, i512 %fifo_B_PE_0_4_x1

]]></Node>
<StgValue><ssdm name="call_ln38909"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1228 %call_ln38980 = call void @PE_wrapper_0_3_x1, i512 %fifo_A_PE_0_3_x1, i512 %fifo_A_PE_0_4_x1, i512 %fifo_B_PE_0_3_x1, i512 %fifo_B_PE_1_3_x1, i16 %fifo_C_drain_PE_0_3_x1

]]></Node>
<StgValue><ssdm name="call_ln38980"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1235 %call_ln39064 = call void @PE_wrapper_1_2_x1, i512 %fifo_A_PE_1_2_x1, i512 %fifo_A_PE_1_3_x1, i512 %fifo_B_PE_1_2_x1, i512 %fifo_B_PE_2_2_x1, i16 %fifo_C_drain_PE_1_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39064"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1242 %call_ln39148 = call void @PE_wrapper_2_1_x1, i512 %fifo_A_PE_2_1_x1, i512 %fifo_A_PE_2_2_x1, i512 %fifo_B_PE_2_1_x1, i512 %fifo_B_PE_3_1_x1, i16 %fifo_C_drain_PE_2_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39148"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1249 %call_ln39232 = call void @PE_wrapper_3_0_x1, i512 %fifo_A_PE_3_0_x1, i512 %fifo_A_PE_3_1_x1, i512 %fifo_B_PE_3_0_x1, i512 %fifo_B_PE_4_0_x1, i16 %fifo_C_drain_PE_3_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39232"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="426" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1213 %call_ln38842 = call void @A_IO_L2_in_6_x1, i512 %fifo_A_A_IO_L2_in_6_x1, i512 %fifo_A_A_IO_L2_in_7_x1, i512 %fifo_A_PE_6_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38842"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1222 %call_ln38918 = call void @B_IO_L2_in_5_x1, i512 %fifo_B_B_IO_L2_in_5_x1, i512 %fifo_B_B_IO_L2_in_6_x1, i512 %fifo_B_PE_0_5_x1

]]></Node>
<StgValue><ssdm name="call_ln38918"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1229 %call_ln38992 = call void @PE_wrapper_0_4_x1, i512 %fifo_A_PE_0_4_x1, i512 %fifo_A_PE_0_5_x1, i512 %fifo_B_PE_0_4_x1, i512 %fifo_B_PE_1_4_x1, i16 %fifo_C_drain_PE_0_4_x1

]]></Node>
<StgValue><ssdm name="call_ln38992"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1236 %call_ln39076 = call void @PE_wrapper_1_3_x1, i512 %fifo_A_PE_1_3_x1, i512 %fifo_A_PE_1_4_x1, i512 %fifo_B_PE_1_3_x1, i512 %fifo_B_PE_2_3_x1, i16 %fifo_C_drain_PE_1_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39076"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1243 %call_ln39160 = call void @PE_wrapper_2_2_x1, i512 %fifo_A_PE_2_2_x1, i512 %fifo_A_PE_2_3_x1, i512 %fifo_B_PE_2_2_x1, i512 %fifo_B_PE_3_2_x1, i16 %fifo_C_drain_PE_2_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39160"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1250 %call_ln39244 = call void @PE_wrapper_3_1_x1, i512 %fifo_A_PE_3_1_x1, i512 %fifo_A_PE_3_2_x1, i512 %fifo_B_PE_3_1_x1, i512 %fifo_B_PE_4_1_x1, i16 %fifo_C_drain_PE_3_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39244"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1257 %call_ln39328 = call void @PE_wrapper_4_0_x1, i512 %fifo_A_PE_4_0_x1, i512 %fifo_A_PE_4_1_x1, i512 %fifo_B_PE_4_0_x1, i512 %fifo_B_PE_5_0_x1, i16 %fifo_C_drain_PE_4_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39328"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="433" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1213 %call_ln38842 = call void @A_IO_L2_in_6_x1, i512 %fifo_A_A_IO_L2_in_6_x1, i512 %fifo_A_A_IO_L2_in_7_x1, i512 %fifo_A_PE_6_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38842"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1222 %call_ln38918 = call void @B_IO_L2_in_5_x1, i512 %fifo_B_B_IO_L2_in_5_x1, i512 %fifo_B_B_IO_L2_in_6_x1, i512 %fifo_B_PE_0_5_x1

]]></Node>
<StgValue><ssdm name="call_ln38918"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1229 %call_ln38992 = call void @PE_wrapper_0_4_x1, i512 %fifo_A_PE_0_4_x1, i512 %fifo_A_PE_0_5_x1, i512 %fifo_B_PE_0_4_x1, i512 %fifo_B_PE_1_4_x1, i16 %fifo_C_drain_PE_0_4_x1

]]></Node>
<StgValue><ssdm name="call_ln38992"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1236 %call_ln39076 = call void @PE_wrapper_1_3_x1, i512 %fifo_A_PE_1_3_x1, i512 %fifo_A_PE_1_4_x1, i512 %fifo_B_PE_1_3_x1, i512 %fifo_B_PE_2_3_x1, i16 %fifo_C_drain_PE_1_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39076"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1243 %call_ln39160 = call void @PE_wrapper_2_2_x1, i512 %fifo_A_PE_2_2_x1, i512 %fifo_A_PE_2_3_x1, i512 %fifo_B_PE_2_2_x1, i512 %fifo_B_PE_3_2_x1, i16 %fifo_C_drain_PE_2_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39160"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1250 %call_ln39244 = call void @PE_wrapper_3_1_x1, i512 %fifo_A_PE_3_1_x1, i512 %fifo_A_PE_3_2_x1, i512 %fifo_B_PE_3_1_x1, i512 %fifo_B_PE_4_1_x1, i16 %fifo_C_drain_PE_3_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39244"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1257 %call_ln39328 = call void @PE_wrapper_4_0_x1, i512 %fifo_A_PE_4_0_x1, i512 %fifo_A_PE_4_1_x1, i512 %fifo_B_PE_4_0_x1, i512 %fifo_B_PE_5_0_x1, i16 %fifo_C_drain_PE_4_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39328"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="440" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1214 %call_ln38851 = call void @A_IO_L2_in_boundary_x1, i512 %fifo_A_A_IO_L2_in_7_x1, i512 %fifo_A_PE_7_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38851"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1223 %call_ln38927 = call void @B_IO_L2_in_6_x1, i512 %fifo_B_B_IO_L2_in_6_x1, i512 %fifo_B_B_IO_L2_in_7_x1, i512 %fifo_B_PE_0_6_x1

]]></Node>
<StgValue><ssdm name="call_ln38927"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1230 %call_ln39004 = call void @PE_wrapper_0_5_x1, i512 %fifo_A_PE_0_5_x1, i512 %fifo_A_PE_0_6_x1, i512 %fifo_B_PE_0_5_x1, i512 %fifo_B_PE_1_5_x1, i16 %fifo_C_drain_PE_0_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39004"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1237 %call_ln39088 = call void @PE_wrapper_1_4_x1, i512 %fifo_A_PE_1_4_x1, i512 %fifo_A_PE_1_5_x1, i512 %fifo_B_PE_1_4_x1, i512 %fifo_B_PE_2_4_x1, i16 %fifo_C_drain_PE_1_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39088"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1244 %call_ln39172 = call void @PE_wrapper_2_3_x1, i512 %fifo_A_PE_2_3_x1, i512 %fifo_A_PE_2_4_x1, i512 %fifo_B_PE_2_3_x1, i512 %fifo_B_PE_3_3_x1, i16 %fifo_C_drain_PE_2_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39172"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1251 %call_ln39256 = call void @PE_wrapper_3_2_x1, i512 %fifo_A_PE_3_2_x1, i512 %fifo_A_PE_3_3_x1, i512 %fifo_B_PE_3_2_x1, i512 %fifo_B_PE_4_2_x1, i16 %fifo_C_drain_PE_3_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39256"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1258 %call_ln39340 = call void @PE_wrapper_4_1_x1, i512 %fifo_A_PE_4_1_x1, i512 %fifo_A_PE_4_2_x1, i512 %fifo_B_PE_4_1_x1, i512 %fifo_B_PE_5_1_x1, i16 %fifo_C_drain_PE_4_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39340"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1265 %call_ln39424 = call void @PE_wrapper_5_0_x1, i512 %fifo_A_PE_5_0_x1, i512 %fifo_A_PE_5_1_x1, i512 %fifo_B_PE_5_0_x1, i512 %fifo_B_PE_6_0_x1, i16 %fifo_C_drain_PE_5_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39424"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="448" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1214 %call_ln38851 = call void @A_IO_L2_in_boundary_x1, i512 %fifo_A_A_IO_L2_in_7_x1, i512 %fifo_A_PE_7_0_x1

]]></Node>
<StgValue><ssdm name="call_ln38851"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="0">
<![CDATA[
.split:1223 %call_ln38927 = call void @B_IO_L2_in_6_x1, i512 %fifo_B_B_IO_L2_in_6_x1, i512 %fifo_B_B_IO_L2_in_7_x1, i512 %fifo_B_PE_0_6_x1

]]></Node>
<StgValue><ssdm name="call_ln38927"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1230 %call_ln39004 = call void @PE_wrapper_0_5_x1, i512 %fifo_A_PE_0_5_x1, i512 %fifo_A_PE_0_6_x1, i512 %fifo_B_PE_0_5_x1, i512 %fifo_B_PE_1_5_x1, i16 %fifo_C_drain_PE_0_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39004"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1237 %call_ln39088 = call void @PE_wrapper_1_4_x1, i512 %fifo_A_PE_1_4_x1, i512 %fifo_A_PE_1_5_x1, i512 %fifo_B_PE_1_4_x1, i512 %fifo_B_PE_2_4_x1, i16 %fifo_C_drain_PE_1_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39088"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1244 %call_ln39172 = call void @PE_wrapper_2_3_x1, i512 %fifo_A_PE_2_3_x1, i512 %fifo_A_PE_2_4_x1, i512 %fifo_B_PE_2_3_x1, i512 %fifo_B_PE_3_3_x1, i16 %fifo_C_drain_PE_2_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39172"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1251 %call_ln39256 = call void @PE_wrapper_3_2_x1, i512 %fifo_A_PE_3_2_x1, i512 %fifo_A_PE_3_3_x1, i512 %fifo_B_PE_3_2_x1, i512 %fifo_B_PE_4_2_x1, i16 %fifo_C_drain_PE_3_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39256"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1258 %call_ln39340 = call void @PE_wrapper_4_1_x1, i512 %fifo_A_PE_4_1_x1, i512 %fifo_A_PE_4_2_x1, i512 %fifo_B_PE_4_1_x1, i512 %fifo_B_PE_5_1_x1, i16 %fifo_C_drain_PE_4_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39340"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1265 %call_ln39424 = call void @PE_wrapper_5_0_x1, i512 %fifo_A_PE_5_0_x1, i512 %fifo_A_PE_5_1_x1, i512 %fifo_B_PE_5_0_x1, i512 %fifo_B_PE_6_0_x1, i16 %fifo_C_drain_PE_5_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39424"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="456" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1224 %call_ln38936 = call void @B_IO_L2_in_boundary_x1, i512 %fifo_B_B_IO_L2_in_7_x1, i512 %fifo_B_PE_0_7_x1

]]></Node>
<StgValue><ssdm name="call_ln38936"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1231 %call_ln39016 = call void @PE_wrapper_0_6_x1, i512 %fifo_A_PE_0_6_x1, i512 %fifo_A_PE_0_7_x1, i512 %fifo_B_PE_0_6_x1, i512 %fifo_B_PE_1_6_x1, i16 %fifo_C_drain_PE_0_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39016"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1238 %call_ln39100 = call void @PE_wrapper_1_5_x1, i512 %fifo_A_PE_1_5_x1, i512 %fifo_A_PE_1_6_x1, i512 %fifo_B_PE_1_5_x1, i512 %fifo_B_PE_2_5_x1, i16 %fifo_C_drain_PE_1_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39100"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1245 %call_ln39184 = call void @PE_wrapper_2_4_x1, i512 %fifo_A_PE_2_4_x1, i512 %fifo_A_PE_2_5_x1, i512 %fifo_B_PE_2_4_x1, i512 %fifo_B_PE_3_4_x1, i16 %fifo_C_drain_PE_2_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39184"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1252 %call_ln39268 = call void @PE_wrapper_3_3_x1, i512 %fifo_A_PE_3_3_x1, i512 %fifo_A_PE_3_4_x1, i512 %fifo_B_PE_3_3_x1, i512 %fifo_B_PE_4_3_x1, i16 %fifo_C_drain_PE_3_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39268"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1259 %call_ln39352 = call void @PE_wrapper_4_2_x1, i512 %fifo_A_PE_4_2_x1, i512 %fifo_A_PE_4_3_x1, i512 %fifo_B_PE_4_2_x1, i512 %fifo_B_PE_5_2_x1, i16 %fifo_C_drain_PE_4_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39352"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1266 %call_ln39436 = call void @PE_wrapper_5_1_x1, i512 %fifo_A_PE_5_1_x1, i512 %fifo_A_PE_5_2_x1, i512 %fifo_B_PE_5_1_x1, i512 %fifo_B_PE_6_1_x1, i16 %fifo_C_drain_PE_5_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39436"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1273 %call_ln39520 = call void @PE_wrapper_6_0_x1, i512 %fifo_A_PE_6_0_x1, i512 %fifo_A_PE_6_1_x1, i512 %fifo_B_PE_6_0_x1, i512 %fifo_B_PE_7_0_x1, i16 %fifo_C_drain_PE_6_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39520"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="464" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split:1224 %call_ln38936 = call void @B_IO_L2_in_boundary_x1, i512 %fifo_B_B_IO_L2_in_7_x1, i512 %fifo_B_PE_0_7_x1

]]></Node>
<StgValue><ssdm name="call_ln38936"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1231 %call_ln39016 = call void @PE_wrapper_0_6_x1, i512 %fifo_A_PE_0_6_x1, i512 %fifo_A_PE_0_7_x1, i512 %fifo_B_PE_0_6_x1, i512 %fifo_B_PE_1_6_x1, i16 %fifo_C_drain_PE_0_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39016"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1238 %call_ln39100 = call void @PE_wrapper_1_5_x1, i512 %fifo_A_PE_1_5_x1, i512 %fifo_A_PE_1_6_x1, i512 %fifo_B_PE_1_5_x1, i512 %fifo_B_PE_2_5_x1, i16 %fifo_C_drain_PE_1_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39100"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1245 %call_ln39184 = call void @PE_wrapper_2_4_x1, i512 %fifo_A_PE_2_4_x1, i512 %fifo_A_PE_2_5_x1, i512 %fifo_B_PE_2_4_x1, i512 %fifo_B_PE_3_4_x1, i16 %fifo_C_drain_PE_2_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39184"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1252 %call_ln39268 = call void @PE_wrapper_3_3_x1, i512 %fifo_A_PE_3_3_x1, i512 %fifo_A_PE_3_4_x1, i512 %fifo_B_PE_3_3_x1, i512 %fifo_B_PE_4_3_x1, i16 %fifo_C_drain_PE_3_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39268"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1259 %call_ln39352 = call void @PE_wrapper_4_2_x1, i512 %fifo_A_PE_4_2_x1, i512 %fifo_A_PE_4_3_x1, i512 %fifo_B_PE_4_2_x1, i512 %fifo_B_PE_5_2_x1, i16 %fifo_C_drain_PE_4_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39352"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1266 %call_ln39436 = call void @PE_wrapper_5_1_x1, i512 %fifo_A_PE_5_1_x1, i512 %fifo_A_PE_5_2_x1, i512 %fifo_B_PE_5_1_x1, i512 %fifo_B_PE_6_1_x1, i16 %fifo_C_drain_PE_5_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39436"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1273 %call_ln39520 = call void @PE_wrapper_6_0_x1, i512 %fifo_A_PE_6_0_x1, i512 %fifo_A_PE_6_1_x1, i512 %fifo_B_PE_6_0_x1, i512 %fifo_B_PE_7_0_x1, i16 %fifo_C_drain_PE_6_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39520"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="472" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1232 %call_ln39028 = call void @PE_wrapper_0_7_x1, i512 %fifo_A_PE_0_7_x1, i512 %fifo_A_PE_0_8_x1, i512 %fifo_B_PE_0_7_x1, i512 %fifo_B_PE_1_7_x1, i16 %fifo_C_drain_PE_0_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39028"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1239 %call_ln39112 = call void @PE_wrapper_1_6_x1, i512 %fifo_A_PE_1_6_x1, i512 %fifo_A_PE_1_7_x1, i512 %fifo_B_PE_1_6_x1, i512 %fifo_B_PE_2_6_x1, i16 %fifo_C_drain_PE_1_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39112"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1246 %call_ln39196 = call void @PE_wrapper_2_5_x1, i512 %fifo_A_PE_2_5_x1, i512 %fifo_A_PE_2_6_x1, i512 %fifo_B_PE_2_5_x1, i512 %fifo_B_PE_3_5_x1, i16 %fifo_C_drain_PE_2_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39196"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1253 %call_ln39280 = call void @PE_wrapper_3_4_x1, i512 %fifo_A_PE_3_4_x1, i512 %fifo_A_PE_3_5_x1, i512 %fifo_B_PE_3_4_x1, i512 %fifo_B_PE_4_4_x1, i16 %fifo_C_drain_PE_3_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39280"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1260 %call_ln39364 = call void @PE_wrapper_4_3_x1, i512 %fifo_A_PE_4_3_x1, i512 %fifo_A_PE_4_4_x1, i512 %fifo_B_PE_4_3_x1, i512 %fifo_B_PE_5_3_x1, i16 %fifo_C_drain_PE_4_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39364"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1267 %call_ln39448 = call void @PE_wrapper_5_2_x1, i512 %fifo_A_PE_5_2_x1, i512 %fifo_A_PE_5_3_x1, i512 %fifo_B_PE_5_2_x1, i512 %fifo_B_PE_6_2_x1, i16 %fifo_C_drain_PE_5_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39448"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1274 %call_ln39532 = call void @PE_wrapper_6_1_x1, i512 %fifo_A_PE_6_1_x1, i512 %fifo_A_PE_6_2_x1, i512 %fifo_B_PE_6_1_x1, i512 %fifo_B_PE_7_1_x1, i16 %fifo_C_drain_PE_6_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39532"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1281 %call_ln39616 = call void @PE_wrapper_7_0_x1, i512 %fifo_A_PE_7_0_x1, i512 %fifo_A_PE_7_1_x1, i512 %fifo_B_PE_7_0_x1, i512 %fifo_B_PE_8_0_x1, i16 %fifo_C_drain_PE_7_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39616"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="480" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1232 %call_ln39028 = call void @PE_wrapper_0_7_x1, i512 %fifo_A_PE_0_7_x1, i512 %fifo_A_PE_0_8_x1, i512 %fifo_B_PE_0_7_x1, i512 %fifo_B_PE_1_7_x1, i16 %fifo_C_drain_PE_0_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39028"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1239 %call_ln39112 = call void @PE_wrapper_1_6_x1, i512 %fifo_A_PE_1_6_x1, i512 %fifo_A_PE_1_7_x1, i512 %fifo_B_PE_1_6_x1, i512 %fifo_B_PE_2_6_x1, i16 %fifo_C_drain_PE_1_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39112"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1246 %call_ln39196 = call void @PE_wrapper_2_5_x1, i512 %fifo_A_PE_2_5_x1, i512 %fifo_A_PE_2_6_x1, i512 %fifo_B_PE_2_5_x1, i512 %fifo_B_PE_3_5_x1, i16 %fifo_C_drain_PE_2_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39196"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1253 %call_ln39280 = call void @PE_wrapper_3_4_x1, i512 %fifo_A_PE_3_4_x1, i512 %fifo_A_PE_3_5_x1, i512 %fifo_B_PE_3_4_x1, i512 %fifo_B_PE_4_4_x1, i16 %fifo_C_drain_PE_3_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39280"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1260 %call_ln39364 = call void @PE_wrapper_4_3_x1, i512 %fifo_A_PE_4_3_x1, i512 %fifo_A_PE_4_4_x1, i512 %fifo_B_PE_4_3_x1, i512 %fifo_B_PE_5_3_x1, i16 %fifo_C_drain_PE_4_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39364"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1267 %call_ln39448 = call void @PE_wrapper_5_2_x1, i512 %fifo_A_PE_5_2_x1, i512 %fifo_A_PE_5_3_x1, i512 %fifo_B_PE_5_2_x1, i512 %fifo_B_PE_6_2_x1, i16 %fifo_C_drain_PE_5_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39448"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1274 %call_ln39532 = call void @PE_wrapper_6_1_x1, i512 %fifo_A_PE_6_1_x1, i512 %fifo_A_PE_6_2_x1, i512 %fifo_B_PE_6_1_x1, i512 %fifo_B_PE_7_1_x1, i16 %fifo_C_drain_PE_6_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39532"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1281 %call_ln39616 = call void @PE_wrapper_7_0_x1, i512 %fifo_A_PE_7_0_x1, i512 %fifo_A_PE_7_1_x1, i512 %fifo_B_PE_7_0_x1, i512 %fifo_B_PE_8_0_x1, i16 %fifo_C_drain_PE_7_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39616"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="488" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1240 %call_ln39124 = call void @PE_wrapper_1_7_x1, i512 %fifo_A_PE_1_7_x1, i512 %fifo_A_PE_1_8_x1, i512 %fifo_B_PE_1_7_x1, i512 %fifo_B_PE_2_7_x1, i16 %fifo_C_drain_PE_1_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39124"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1247 %call_ln39208 = call void @PE_wrapper_2_6_x1, i512 %fifo_A_PE_2_6_x1, i512 %fifo_A_PE_2_7_x1, i512 %fifo_B_PE_2_6_x1, i512 %fifo_B_PE_3_6_x1, i16 %fifo_C_drain_PE_2_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39208"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1254 %call_ln39292 = call void @PE_wrapper_3_5_x1, i512 %fifo_A_PE_3_5_x1, i512 %fifo_A_PE_3_6_x1, i512 %fifo_B_PE_3_5_x1, i512 %fifo_B_PE_4_5_x1, i16 %fifo_C_drain_PE_3_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39292"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1261 %call_ln39376 = call void @PE_wrapper_4_4_x1, i512 %fifo_A_PE_4_4_x1, i512 %fifo_A_PE_4_5_x1, i512 %fifo_B_PE_4_4_x1, i512 %fifo_B_PE_5_4_x1, i16 %fifo_C_drain_PE_4_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39376"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1268 %call_ln39460 = call void @PE_wrapper_5_3_x1, i512 %fifo_A_PE_5_3_x1, i512 %fifo_A_PE_5_4_x1, i512 %fifo_B_PE_5_3_x1, i512 %fifo_B_PE_6_3_x1, i16 %fifo_C_drain_PE_5_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39460"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1275 %call_ln39544 = call void @PE_wrapper_6_2_x1, i512 %fifo_A_PE_6_2_x1, i512 %fifo_A_PE_6_3_x1, i512 %fifo_B_PE_6_2_x1, i512 %fifo_B_PE_7_2_x1, i16 %fifo_C_drain_PE_6_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39544"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1282 %call_ln39628 = call void @PE_wrapper_7_1_x1, i512 %fifo_A_PE_7_1_x1, i512 %fifo_A_PE_7_2_x1, i512 %fifo_B_PE_7_1_x1, i512 %fifo_B_PE_8_1_x1, i16 %fifo_C_drain_PE_7_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39628"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1289 %call_ln39712 = call void @A_PE_dummy_in_0_x1, i512 %fifo_A_PE_0_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39712"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1297 %call_ln39776 = call void @B_PE_dummy_in_0_x1, i512 %fifo_B_PE_8_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39776"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1305 %call_ln39840 = call void @C_drain_IO_L1_out_boundary_wrapper_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x1, i16 %fifo_C_drain_PE_7_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39840"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="498" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1240 %call_ln39124 = call void @PE_wrapper_1_7_x1, i512 %fifo_A_PE_1_7_x1, i512 %fifo_A_PE_1_8_x1, i512 %fifo_B_PE_1_7_x1, i512 %fifo_B_PE_2_7_x1, i16 %fifo_C_drain_PE_1_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39124"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1247 %call_ln39208 = call void @PE_wrapper_2_6_x1, i512 %fifo_A_PE_2_6_x1, i512 %fifo_A_PE_2_7_x1, i512 %fifo_B_PE_2_6_x1, i512 %fifo_B_PE_3_6_x1, i16 %fifo_C_drain_PE_2_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39208"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1254 %call_ln39292 = call void @PE_wrapper_3_5_x1, i512 %fifo_A_PE_3_5_x1, i512 %fifo_A_PE_3_6_x1, i512 %fifo_B_PE_3_5_x1, i512 %fifo_B_PE_4_5_x1, i16 %fifo_C_drain_PE_3_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39292"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1261 %call_ln39376 = call void @PE_wrapper_4_4_x1, i512 %fifo_A_PE_4_4_x1, i512 %fifo_A_PE_4_5_x1, i512 %fifo_B_PE_4_4_x1, i512 %fifo_B_PE_5_4_x1, i16 %fifo_C_drain_PE_4_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39376"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1268 %call_ln39460 = call void @PE_wrapper_5_3_x1, i512 %fifo_A_PE_5_3_x1, i512 %fifo_A_PE_5_4_x1, i512 %fifo_B_PE_5_3_x1, i512 %fifo_B_PE_6_3_x1, i16 %fifo_C_drain_PE_5_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39460"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1275 %call_ln39544 = call void @PE_wrapper_6_2_x1, i512 %fifo_A_PE_6_2_x1, i512 %fifo_A_PE_6_3_x1, i512 %fifo_B_PE_6_2_x1, i512 %fifo_B_PE_7_2_x1, i16 %fifo_C_drain_PE_6_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39544"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1282 %call_ln39628 = call void @PE_wrapper_7_1_x1, i512 %fifo_A_PE_7_1_x1, i512 %fifo_A_PE_7_2_x1, i512 %fifo_B_PE_7_1_x1, i512 %fifo_B_PE_8_1_x1, i16 %fifo_C_drain_PE_7_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39628"/></StgValue>
</operation>

<operation id="505" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1289 %call_ln39712 = call void @A_PE_dummy_in_0_x1, i512 %fifo_A_PE_0_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39712"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1297 %call_ln39776 = call void @B_PE_dummy_in_0_x1, i512 %fifo_B_PE_8_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39776"/></StgValue>
</operation>

<operation id="507" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1305 %call_ln39840 = call void @C_drain_IO_L1_out_boundary_wrapper_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x1, i16 %fifo_C_drain_PE_7_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39840"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="508" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1248 %call_ln39220 = call void @PE_wrapper_2_7_x1, i512 %fifo_A_PE_2_7_x1, i512 %fifo_A_PE_2_8_x1, i512 %fifo_B_PE_2_7_x1, i512 %fifo_B_PE_3_7_x1, i16 %fifo_C_drain_PE_2_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39220"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1255 %call_ln39304 = call void @PE_wrapper_3_6_x1, i512 %fifo_A_PE_3_6_x1, i512 %fifo_A_PE_3_7_x1, i512 %fifo_B_PE_3_6_x1, i512 %fifo_B_PE_4_6_x1, i16 %fifo_C_drain_PE_3_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39304"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1262 %call_ln39388 = call void @PE_wrapper_4_5_x1, i512 %fifo_A_PE_4_5_x1, i512 %fifo_A_PE_4_6_x1, i512 %fifo_B_PE_4_5_x1, i512 %fifo_B_PE_5_5_x1, i16 %fifo_C_drain_PE_4_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39388"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1269 %call_ln39472 = call void @PE_wrapper_5_4_x1, i512 %fifo_A_PE_5_4_x1, i512 %fifo_A_PE_5_5_x1, i512 %fifo_B_PE_5_4_x1, i512 %fifo_B_PE_6_4_x1, i16 %fifo_C_drain_PE_5_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39472"/></StgValue>
</operation>

<operation id="512" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1276 %call_ln39556 = call void @PE_wrapper_6_3_x1, i512 %fifo_A_PE_6_3_x1, i512 %fifo_A_PE_6_4_x1, i512 %fifo_B_PE_6_3_x1, i512 %fifo_B_PE_7_3_x1, i16 %fifo_C_drain_PE_6_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39556"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1283 %call_ln39640 = call void @PE_wrapper_7_2_x1, i512 %fifo_A_PE_7_2_x1, i512 %fifo_A_PE_7_3_x1, i512 %fifo_B_PE_7_2_x1, i512 %fifo_B_PE_8_2_x1, i16 %fifo_C_drain_PE_7_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39640"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1290 %call_ln39720 = call void @A_PE_dummy_in_1_x1, i512 %fifo_A_PE_1_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39720"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1298 %call_ln39784 = call void @B_PE_dummy_in_1_x1, i512 %fifo_B_PE_8_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39784"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1306 %call_ln39849 = call void @C_drain_IO_L1_out_wrapper_0_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x1, i16 %fifo_C_drain_PE_6_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39849"/></StgValue>
</operation>

<operation id="517" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1313 %call_ln39919 = call void @C_drain_IO_L1_out_boundary_wrapper_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x1, i16 %fifo_C_drain_PE_7_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39919"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="518" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1248 %call_ln39220 = call void @PE_wrapper_2_7_x1, i512 %fifo_A_PE_2_7_x1, i512 %fifo_A_PE_2_8_x1, i512 %fifo_B_PE_2_7_x1, i512 %fifo_B_PE_3_7_x1, i16 %fifo_C_drain_PE_2_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39220"/></StgValue>
</operation>

<operation id="519" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1255 %call_ln39304 = call void @PE_wrapper_3_6_x1, i512 %fifo_A_PE_3_6_x1, i512 %fifo_A_PE_3_7_x1, i512 %fifo_B_PE_3_6_x1, i512 %fifo_B_PE_4_6_x1, i16 %fifo_C_drain_PE_3_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39304"/></StgValue>
</operation>

<operation id="520" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1262 %call_ln39388 = call void @PE_wrapper_4_5_x1, i512 %fifo_A_PE_4_5_x1, i512 %fifo_A_PE_4_6_x1, i512 %fifo_B_PE_4_5_x1, i512 %fifo_B_PE_5_5_x1, i16 %fifo_C_drain_PE_4_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39388"/></StgValue>
</operation>

<operation id="521" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1269 %call_ln39472 = call void @PE_wrapper_5_4_x1, i512 %fifo_A_PE_5_4_x1, i512 %fifo_A_PE_5_5_x1, i512 %fifo_B_PE_5_4_x1, i512 %fifo_B_PE_6_4_x1, i16 %fifo_C_drain_PE_5_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39472"/></StgValue>
</operation>

<operation id="522" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1276 %call_ln39556 = call void @PE_wrapper_6_3_x1, i512 %fifo_A_PE_6_3_x1, i512 %fifo_A_PE_6_4_x1, i512 %fifo_B_PE_6_3_x1, i512 %fifo_B_PE_7_3_x1, i16 %fifo_C_drain_PE_6_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39556"/></StgValue>
</operation>

<operation id="523" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1283 %call_ln39640 = call void @PE_wrapper_7_2_x1, i512 %fifo_A_PE_7_2_x1, i512 %fifo_A_PE_7_3_x1, i512 %fifo_B_PE_7_2_x1, i512 %fifo_B_PE_8_2_x1, i16 %fifo_C_drain_PE_7_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39640"/></StgValue>
</operation>

<operation id="524" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1290 %call_ln39720 = call void @A_PE_dummy_in_1_x1, i512 %fifo_A_PE_1_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39720"/></StgValue>
</operation>

<operation id="525" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1298 %call_ln39784 = call void @B_PE_dummy_in_1_x1, i512 %fifo_B_PE_8_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39784"/></StgValue>
</operation>

<operation id="526" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1306 %call_ln39849 = call void @C_drain_IO_L1_out_wrapper_0_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x1, i16 %fifo_C_drain_PE_6_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39849"/></StgValue>
</operation>

<operation id="527" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1313 %call_ln39919 = call void @C_drain_IO_L1_out_boundary_wrapper_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x1, i16 %fifo_C_drain_PE_7_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39919"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="528" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1256 %call_ln39316 = call void @PE_wrapper_3_7_x1, i512 %fifo_A_PE_3_7_x1, i512 %fifo_A_PE_3_8_x1, i512 %fifo_B_PE_3_7_x1, i512 %fifo_B_PE_4_7_x1, i16 %fifo_C_drain_PE_3_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39316"/></StgValue>
</operation>

<operation id="529" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1263 %call_ln39400 = call void @PE_wrapper_4_6_x1, i512 %fifo_A_PE_4_6_x1, i512 %fifo_A_PE_4_7_x1, i512 %fifo_B_PE_4_6_x1, i512 %fifo_B_PE_5_6_x1, i16 %fifo_C_drain_PE_4_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39400"/></StgValue>
</operation>

<operation id="530" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1270 %call_ln39484 = call void @PE_wrapper_5_5_x1, i512 %fifo_A_PE_5_5_x1, i512 %fifo_A_PE_5_6_x1, i512 %fifo_B_PE_5_5_x1, i512 %fifo_B_PE_6_5_x1, i16 %fifo_C_drain_PE_5_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39484"/></StgValue>
</operation>

<operation id="531" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1277 %call_ln39568 = call void @PE_wrapper_6_4_x1, i512 %fifo_A_PE_6_4_x1, i512 %fifo_A_PE_6_5_x1, i512 %fifo_B_PE_6_4_x1, i512 %fifo_B_PE_7_4_x1, i16 %fifo_C_drain_PE_6_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39568"/></StgValue>
</operation>

<operation id="532" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1284 %call_ln39652 = call void @PE_wrapper_7_3_x1, i512 %fifo_A_PE_7_3_x1, i512 %fifo_A_PE_7_4_x1, i512 %fifo_B_PE_7_3_x1, i512 %fifo_B_PE_8_3_x1, i16 %fifo_C_drain_PE_7_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39652"/></StgValue>
</operation>

<operation id="533" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1291 %call_ln39728 = call void @A_PE_dummy_in_2_x1, i512 %fifo_A_PE_2_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39728"/></StgValue>
</operation>

<operation id="534" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1299 %call_ln39792 = call void @B_PE_dummy_in_2_x1, i512 %fifo_B_PE_8_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39792"/></StgValue>
</operation>

<operation id="535" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1307 %call_ln39859 = call void @C_drain_IO_L1_out_wrapper_0_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x1, i16 %fifo_C_drain_PE_5_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39859"/></StgValue>
</operation>

<operation id="536" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1314 %call_ln39928 = call void @C_drain_IO_L1_out_wrapper_1_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x1, i16 %fifo_C_drain_PE_6_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39928"/></StgValue>
</operation>

<operation id="537" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1321 %call_ln39998 = call void @C_drain_IO_L1_out_boundary_wrapper_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x1, i16 %fifo_C_drain_PE_7_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39998"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="538" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1256 %call_ln39316 = call void @PE_wrapper_3_7_x1, i512 %fifo_A_PE_3_7_x1, i512 %fifo_A_PE_3_8_x1, i512 %fifo_B_PE_3_7_x1, i512 %fifo_B_PE_4_7_x1, i16 %fifo_C_drain_PE_3_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39316"/></StgValue>
</operation>

<operation id="539" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1263 %call_ln39400 = call void @PE_wrapper_4_6_x1, i512 %fifo_A_PE_4_6_x1, i512 %fifo_A_PE_4_7_x1, i512 %fifo_B_PE_4_6_x1, i512 %fifo_B_PE_5_6_x1, i16 %fifo_C_drain_PE_4_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39400"/></StgValue>
</operation>

<operation id="540" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1270 %call_ln39484 = call void @PE_wrapper_5_5_x1, i512 %fifo_A_PE_5_5_x1, i512 %fifo_A_PE_5_6_x1, i512 %fifo_B_PE_5_5_x1, i512 %fifo_B_PE_6_5_x1, i16 %fifo_C_drain_PE_5_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39484"/></StgValue>
</operation>

<operation id="541" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1277 %call_ln39568 = call void @PE_wrapper_6_4_x1, i512 %fifo_A_PE_6_4_x1, i512 %fifo_A_PE_6_5_x1, i512 %fifo_B_PE_6_4_x1, i512 %fifo_B_PE_7_4_x1, i16 %fifo_C_drain_PE_6_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39568"/></StgValue>
</operation>

<operation id="542" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1284 %call_ln39652 = call void @PE_wrapper_7_3_x1, i512 %fifo_A_PE_7_3_x1, i512 %fifo_A_PE_7_4_x1, i512 %fifo_B_PE_7_3_x1, i512 %fifo_B_PE_8_3_x1, i16 %fifo_C_drain_PE_7_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39652"/></StgValue>
</operation>

<operation id="543" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1291 %call_ln39728 = call void @A_PE_dummy_in_2_x1, i512 %fifo_A_PE_2_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39728"/></StgValue>
</operation>

<operation id="544" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1299 %call_ln39792 = call void @B_PE_dummy_in_2_x1, i512 %fifo_B_PE_8_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39792"/></StgValue>
</operation>

<operation id="545" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1307 %call_ln39859 = call void @C_drain_IO_L1_out_wrapper_0_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x1, i16 %fifo_C_drain_PE_5_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39859"/></StgValue>
</operation>

<operation id="546" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1314 %call_ln39928 = call void @C_drain_IO_L1_out_wrapper_1_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x1, i16 %fifo_C_drain_PE_6_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39928"/></StgValue>
</operation>

<operation id="547" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1321 %call_ln39998 = call void @C_drain_IO_L1_out_boundary_wrapper_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x1, i16 %fifo_C_drain_PE_7_2_x1

]]></Node>
<StgValue><ssdm name="call_ln39998"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="548" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1264 %call_ln39412 = call void @PE_wrapper_4_7_x1, i512 %fifo_A_PE_4_7_x1, i512 %fifo_A_PE_4_8_x1, i512 %fifo_B_PE_4_7_x1, i512 %fifo_B_PE_5_7_x1, i16 %fifo_C_drain_PE_4_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39412"/></StgValue>
</operation>

<operation id="549" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1271 %call_ln39496 = call void @PE_wrapper_5_6_x1, i512 %fifo_A_PE_5_6_x1, i512 %fifo_A_PE_5_7_x1, i512 %fifo_B_PE_5_6_x1, i512 %fifo_B_PE_6_6_x1, i16 %fifo_C_drain_PE_5_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39496"/></StgValue>
</operation>

<operation id="550" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1278 %call_ln39580 = call void @PE_wrapper_6_5_x1, i512 %fifo_A_PE_6_5_x1, i512 %fifo_A_PE_6_6_x1, i512 %fifo_B_PE_6_5_x1, i512 %fifo_B_PE_7_5_x1, i16 %fifo_C_drain_PE_6_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39580"/></StgValue>
</operation>

<operation id="551" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1285 %call_ln39664 = call void @PE_wrapper_7_4_x1, i512 %fifo_A_PE_7_4_x1, i512 %fifo_A_PE_7_5_x1, i512 %fifo_B_PE_7_4_x1, i512 %fifo_B_PE_8_4_x1, i16 %fifo_C_drain_PE_7_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39664"/></StgValue>
</operation>

<operation id="552" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1292 %call_ln39736 = call void @A_PE_dummy_in_3_x1, i512 %fifo_A_PE_3_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39736"/></StgValue>
</operation>

<operation id="553" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1300 %call_ln39800 = call void @B_PE_dummy_in_3_x1, i512 %fifo_B_PE_8_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39800"/></StgValue>
</operation>

<operation id="554" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1308 %call_ln39869 = call void @C_drain_IO_L1_out_wrapper_0_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x1, i16 %fifo_C_drain_PE_4_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39869"/></StgValue>
</operation>

<operation id="555" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1315 %call_ln39938 = call void @C_drain_IO_L1_out_wrapper_1_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x1, i16 %fifo_C_drain_PE_5_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39938"/></StgValue>
</operation>

<operation id="556" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1322 %call_ln40007 = call void @C_drain_IO_L1_out_wrapper_2_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x1, i16 %fifo_C_drain_PE_6_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40007"/></StgValue>
</operation>

<operation id="557" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1329 %call_ln40077 = call void @C_drain_IO_L1_out_boundary_wrapper_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x1, i16 %fifo_C_drain_PE_7_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40077"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="558" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1264 %call_ln39412 = call void @PE_wrapper_4_7_x1, i512 %fifo_A_PE_4_7_x1, i512 %fifo_A_PE_4_8_x1, i512 %fifo_B_PE_4_7_x1, i512 %fifo_B_PE_5_7_x1, i16 %fifo_C_drain_PE_4_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39412"/></StgValue>
</operation>

<operation id="559" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1271 %call_ln39496 = call void @PE_wrapper_5_6_x1, i512 %fifo_A_PE_5_6_x1, i512 %fifo_A_PE_5_7_x1, i512 %fifo_B_PE_5_6_x1, i512 %fifo_B_PE_6_6_x1, i16 %fifo_C_drain_PE_5_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39496"/></StgValue>
</operation>

<operation id="560" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1278 %call_ln39580 = call void @PE_wrapper_6_5_x1, i512 %fifo_A_PE_6_5_x1, i512 %fifo_A_PE_6_6_x1, i512 %fifo_B_PE_6_5_x1, i512 %fifo_B_PE_7_5_x1, i16 %fifo_C_drain_PE_6_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39580"/></StgValue>
</operation>

<operation id="561" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1285 %call_ln39664 = call void @PE_wrapper_7_4_x1, i512 %fifo_A_PE_7_4_x1, i512 %fifo_A_PE_7_5_x1, i512 %fifo_B_PE_7_4_x1, i512 %fifo_B_PE_8_4_x1, i16 %fifo_C_drain_PE_7_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39664"/></StgValue>
</operation>

<operation id="562" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1292 %call_ln39736 = call void @A_PE_dummy_in_3_x1, i512 %fifo_A_PE_3_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39736"/></StgValue>
</operation>

<operation id="563" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1300 %call_ln39800 = call void @B_PE_dummy_in_3_x1, i512 %fifo_B_PE_8_3_x1

]]></Node>
<StgValue><ssdm name="call_ln39800"/></StgValue>
</operation>

<operation id="564" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1308 %call_ln39869 = call void @C_drain_IO_L1_out_wrapper_0_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x1, i16 %fifo_C_drain_PE_4_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39869"/></StgValue>
</operation>

<operation id="565" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1315 %call_ln39938 = call void @C_drain_IO_L1_out_wrapper_1_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x1, i16 %fifo_C_drain_PE_5_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39938"/></StgValue>
</operation>

<operation id="566" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1322 %call_ln40007 = call void @C_drain_IO_L1_out_wrapper_2_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x1, i16 %fifo_C_drain_PE_6_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40007"/></StgValue>
</operation>

<operation id="567" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1329 %call_ln40077 = call void @C_drain_IO_L1_out_boundary_wrapper_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x1, i16 %fifo_C_drain_PE_7_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40077"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="568" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1272 %call_ln39508 = call void @PE_wrapper_5_7_x1, i512 %fifo_A_PE_5_7_x1, i512 %fifo_A_PE_5_8_x1, i512 %fifo_B_PE_5_7_x1, i512 %fifo_B_PE_6_7_x1, i16 %fifo_C_drain_PE_5_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39508"/></StgValue>
</operation>

<operation id="569" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1279 %call_ln39592 = call void @PE_wrapper_6_6_x1, i512 %fifo_A_PE_6_6_x1, i512 %fifo_A_PE_6_7_x1, i512 %fifo_B_PE_6_6_x1, i512 %fifo_B_PE_7_6_x1, i16 %fifo_C_drain_PE_6_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39592"/></StgValue>
</operation>

<operation id="570" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1286 %call_ln39676 = call void @PE_wrapper_7_5_x1, i512 %fifo_A_PE_7_5_x1, i512 %fifo_A_PE_7_6_x1, i512 %fifo_B_PE_7_5_x1, i512 %fifo_B_PE_8_5_x1, i16 %fifo_C_drain_PE_7_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39676"/></StgValue>
</operation>

<operation id="571" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1293 %call_ln39744 = call void @A_PE_dummy_in_4_x1, i512 %fifo_A_PE_4_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39744"/></StgValue>
</operation>

<operation id="572" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1301 %call_ln39808 = call void @B_PE_dummy_in_4_x1, i512 %fifo_B_PE_8_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39808"/></StgValue>
</operation>

<operation id="573" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1309 %call_ln39879 = call void @C_drain_IO_L1_out_wrapper_0_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x1, i16 %fifo_C_drain_PE_3_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39879"/></StgValue>
</operation>

<operation id="574" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1316 %call_ln39948 = call void @C_drain_IO_L1_out_wrapper_1_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x1, i16 %fifo_C_drain_PE_4_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39948"/></StgValue>
</operation>

<operation id="575" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1323 %call_ln40017 = call void @C_drain_IO_L1_out_wrapper_2_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x1, i16 %fifo_C_drain_PE_5_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40017"/></StgValue>
</operation>

<operation id="576" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1330 %call_ln40086 = call void @C_drain_IO_L1_out_wrapper_3_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x1, i16 %fifo_C_drain_PE_6_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40086"/></StgValue>
</operation>

<operation id="577" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1337 %call_ln40156 = call void @C_drain_IO_L1_out_boundary_wrapper_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x1, i16 %fifo_C_drain_PE_7_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40156"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="578" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1272 %call_ln39508 = call void @PE_wrapper_5_7_x1, i512 %fifo_A_PE_5_7_x1, i512 %fifo_A_PE_5_8_x1, i512 %fifo_B_PE_5_7_x1, i512 %fifo_B_PE_6_7_x1, i16 %fifo_C_drain_PE_5_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39508"/></StgValue>
</operation>

<operation id="579" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1279 %call_ln39592 = call void @PE_wrapper_6_6_x1, i512 %fifo_A_PE_6_6_x1, i512 %fifo_A_PE_6_7_x1, i512 %fifo_B_PE_6_6_x1, i512 %fifo_B_PE_7_6_x1, i16 %fifo_C_drain_PE_6_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39592"/></StgValue>
</operation>

<operation id="580" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1286 %call_ln39676 = call void @PE_wrapper_7_5_x1, i512 %fifo_A_PE_7_5_x1, i512 %fifo_A_PE_7_6_x1, i512 %fifo_B_PE_7_5_x1, i512 %fifo_B_PE_8_5_x1, i16 %fifo_C_drain_PE_7_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39676"/></StgValue>
</operation>

<operation id="581" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1293 %call_ln39744 = call void @A_PE_dummy_in_4_x1, i512 %fifo_A_PE_4_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39744"/></StgValue>
</operation>

<operation id="582" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1301 %call_ln39808 = call void @B_PE_dummy_in_4_x1, i512 %fifo_B_PE_8_4_x1

]]></Node>
<StgValue><ssdm name="call_ln39808"/></StgValue>
</operation>

<operation id="583" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1309 %call_ln39879 = call void @C_drain_IO_L1_out_wrapper_0_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x1, i16 %fifo_C_drain_PE_3_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39879"/></StgValue>
</operation>

<operation id="584" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1316 %call_ln39948 = call void @C_drain_IO_L1_out_wrapper_1_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x1, i16 %fifo_C_drain_PE_4_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39948"/></StgValue>
</operation>

<operation id="585" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1323 %call_ln40017 = call void @C_drain_IO_L1_out_wrapper_2_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x1, i16 %fifo_C_drain_PE_5_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40017"/></StgValue>
</operation>

<operation id="586" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1330 %call_ln40086 = call void @C_drain_IO_L1_out_wrapper_3_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x1, i16 %fifo_C_drain_PE_6_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40086"/></StgValue>
</operation>

<operation id="587" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1337 %call_ln40156 = call void @C_drain_IO_L1_out_boundary_wrapper_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x1, i16 %fifo_C_drain_PE_7_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40156"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="588" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1280 %call_ln39604 = call void @PE_wrapper_6_7_x1, i512 %fifo_A_PE_6_7_x1, i512 %fifo_A_PE_6_8_x1, i512 %fifo_B_PE_6_7_x1, i512 %fifo_B_PE_7_7_x1, i16 %fifo_C_drain_PE_6_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39604"/></StgValue>
</operation>

<operation id="589" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1287 %call_ln39688 = call void @PE_wrapper_7_6_x1, i512 %fifo_A_PE_7_6_x1, i512 %fifo_A_PE_7_7_x1, i512 %fifo_B_PE_7_6_x1, i512 %fifo_B_PE_8_6_x1, i16 %fifo_C_drain_PE_7_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39688"/></StgValue>
</operation>

<operation id="590" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1294 %call_ln39752 = call void @A_PE_dummy_in_5_x1, i512 %fifo_A_PE_5_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39752"/></StgValue>
</operation>

<operation id="591" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1302 %call_ln39816 = call void @B_PE_dummy_in_5_x1, i512 %fifo_B_PE_8_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39816"/></StgValue>
</operation>

<operation id="592" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1310 %call_ln39889 = call void @C_drain_IO_L1_out_wrapper_0_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x1, i16 %fifo_C_drain_PE_2_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39889"/></StgValue>
</operation>

<operation id="593" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1317 %call_ln39958 = call void @C_drain_IO_L1_out_wrapper_1_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x1, i16 %fifo_C_drain_PE_3_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39958"/></StgValue>
</operation>

<operation id="594" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1324 %call_ln40027 = call void @C_drain_IO_L1_out_wrapper_2_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x1, i16 %fifo_C_drain_PE_4_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40027"/></StgValue>
</operation>

<operation id="595" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1331 %call_ln40096 = call void @C_drain_IO_L1_out_wrapper_3_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x1, i16 %fifo_C_drain_PE_5_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40096"/></StgValue>
</operation>

<operation id="596" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1338 %call_ln40165 = call void @C_drain_IO_L1_out_wrapper_4_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x1, i16 %fifo_C_drain_PE_6_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40165"/></StgValue>
</operation>

<operation id="597" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1345 %call_ln40235 = call void @C_drain_IO_L1_out_boundary_wrapper_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x1, i16 %fifo_C_drain_PE_7_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40235"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="598" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1280 %call_ln39604 = call void @PE_wrapper_6_7_x1, i512 %fifo_A_PE_6_7_x1, i512 %fifo_A_PE_6_8_x1, i512 %fifo_B_PE_6_7_x1, i512 %fifo_B_PE_7_7_x1, i16 %fifo_C_drain_PE_6_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39604"/></StgValue>
</operation>

<operation id="599" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1287 %call_ln39688 = call void @PE_wrapper_7_6_x1, i512 %fifo_A_PE_7_6_x1, i512 %fifo_A_PE_7_7_x1, i512 %fifo_B_PE_7_6_x1, i512 %fifo_B_PE_8_6_x1, i16 %fifo_C_drain_PE_7_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39688"/></StgValue>
</operation>

<operation id="600" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1294 %call_ln39752 = call void @A_PE_dummy_in_5_x1, i512 %fifo_A_PE_5_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39752"/></StgValue>
</operation>

<operation id="601" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1302 %call_ln39816 = call void @B_PE_dummy_in_5_x1, i512 %fifo_B_PE_8_5_x1

]]></Node>
<StgValue><ssdm name="call_ln39816"/></StgValue>
</operation>

<operation id="602" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1310 %call_ln39889 = call void @C_drain_IO_L1_out_wrapper_0_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x1, i16 %fifo_C_drain_PE_2_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39889"/></StgValue>
</operation>

<operation id="603" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1317 %call_ln39958 = call void @C_drain_IO_L1_out_wrapper_1_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x1, i16 %fifo_C_drain_PE_3_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39958"/></StgValue>
</operation>

<operation id="604" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1324 %call_ln40027 = call void @C_drain_IO_L1_out_wrapper_2_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x1, i16 %fifo_C_drain_PE_4_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40027"/></StgValue>
</operation>

<operation id="605" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1331 %call_ln40096 = call void @C_drain_IO_L1_out_wrapper_3_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x1, i16 %fifo_C_drain_PE_5_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40096"/></StgValue>
</operation>

<operation id="606" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1338 %call_ln40165 = call void @C_drain_IO_L1_out_wrapper_4_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x1, i16 %fifo_C_drain_PE_6_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40165"/></StgValue>
</operation>

<operation id="607" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1345 %call_ln40235 = call void @C_drain_IO_L1_out_boundary_wrapper_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x1, i16 %fifo_C_drain_PE_7_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40235"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="608" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1288 %call_ln39700 = call void @PE_wrapper_7_7_x1, i512 %fifo_A_PE_7_7_x1, i512 %fifo_A_PE_7_8_x1, i512 %fifo_B_PE_7_7_x1, i512 %fifo_B_PE_8_7_x1, i16 %fifo_C_drain_PE_7_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39700"/></StgValue>
</operation>

<operation id="609" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1295 %call_ln39760 = call void @A_PE_dummy_in_6_x1, i512 %fifo_A_PE_6_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39760"/></StgValue>
</operation>

<operation id="610" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1303 %call_ln39824 = call void @B_PE_dummy_in_6_x1, i512 %fifo_B_PE_8_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39824"/></StgValue>
</operation>

<operation id="611" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1311 %call_ln39899 = call void @C_drain_IO_L1_out_wrapper_0_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x1, i16 %fifo_C_drain_PE_1_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39899"/></StgValue>
</operation>

<operation id="612" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1318 %call_ln39968 = call void @C_drain_IO_L1_out_wrapper_1_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x1, i16 %fifo_C_drain_PE_2_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39968"/></StgValue>
</operation>

<operation id="613" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1325 %call_ln40037 = call void @C_drain_IO_L1_out_wrapper_2_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x1, i16 %fifo_C_drain_PE_3_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40037"/></StgValue>
</operation>

<operation id="614" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1332 %call_ln40106 = call void @C_drain_IO_L1_out_wrapper_3_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x1, i16 %fifo_C_drain_PE_4_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40106"/></StgValue>
</operation>

<operation id="615" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1339 %call_ln40175 = call void @C_drain_IO_L1_out_wrapper_4_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x1, i16 %fifo_C_drain_PE_5_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40175"/></StgValue>
</operation>

<operation id="616" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1346 %call_ln40244 = call void @C_drain_IO_L1_out_wrapper_5_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x1, i16 %fifo_C_drain_PE_6_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40244"/></StgValue>
</operation>

<operation id="617" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1353 %call_ln40314 = call void @C_drain_IO_L1_out_boundary_wrapper_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x1, i16 %fifo_C_drain_PE_7_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40314"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="618" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512" op_4_bw="512" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:1288 %call_ln39700 = call void @PE_wrapper_7_7_x1, i512 %fifo_A_PE_7_7_x1, i512 %fifo_A_PE_7_8_x1, i512 %fifo_B_PE_7_7_x1, i512 %fifo_B_PE_8_7_x1, i16 %fifo_C_drain_PE_7_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39700"/></StgValue>
</operation>

<operation id="619" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1295 %call_ln39760 = call void @A_PE_dummy_in_6_x1, i512 %fifo_A_PE_6_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39760"/></StgValue>
</operation>

<operation id="620" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1303 %call_ln39824 = call void @B_PE_dummy_in_6_x1, i512 %fifo_B_PE_8_6_x1

]]></Node>
<StgValue><ssdm name="call_ln39824"/></StgValue>
</operation>

<operation id="621" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1311 %call_ln39899 = call void @C_drain_IO_L1_out_wrapper_0_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x1, i16 %fifo_C_drain_PE_1_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39899"/></StgValue>
</operation>

<operation id="622" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1318 %call_ln39968 = call void @C_drain_IO_L1_out_wrapper_1_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x1, i16 %fifo_C_drain_PE_2_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39968"/></StgValue>
</operation>

<operation id="623" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1325 %call_ln40037 = call void @C_drain_IO_L1_out_wrapper_2_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x1, i16 %fifo_C_drain_PE_3_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40037"/></StgValue>
</operation>

<operation id="624" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1332 %call_ln40106 = call void @C_drain_IO_L1_out_wrapper_3_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x1, i16 %fifo_C_drain_PE_4_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40106"/></StgValue>
</operation>

<operation id="625" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1339 %call_ln40175 = call void @C_drain_IO_L1_out_wrapper_4_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x1, i16 %fifo_C_drain_PE_5_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40175"/></StgValue>
</operation>

<operation id="626" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1346 %call_ln40244 = call void @C_drain_IO_L1_out_wrapper_5_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x1, i16 %fifo_C_drain_PE_6_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40244"/></StgValue>
</operation>

<operation id="627" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1353 %call_ln40314 = call void @C_drain_IO_L1_out_boundary_wrapper_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x1, i16 %fifo_C_drain_PE_7_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40314"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="628" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1296 %call_ln39768 = call void @A_PE_dummy_in_7_x1, i512 %fifo_A_PE_7_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39768"/></StgValue>
</operation>

<operation id="629" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1304 %call_ln39832 = call void @B_PE_dummy_in_7_x1, i512 %fifo_B_PE_8_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39832"/></StgValue>
</operation>

<operation id="630" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1312 %call_ln39909 = call void @C_drain_IO_L1_out_wrapper_0_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x1, i16 %fifo_C_drain_PE_0_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39909"/></StgValue>
</operation>

<operation id="631" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1319 %call_ln39978 = call void @C_drain_IO_L1_out_wrapper_1_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1, i16 %fifo_C_drain_PE_1_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39978"/></StgValue>
</operation>

<operation id="632" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1326 %call_ln40047 = call void @C_drain_IO_L1_out_wrapper_2_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1, i16 %fifo_C_drain_PE_2_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40047"/></StgValue>
</operation>

<operation id="633" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1333 %call_ln40116 = call void @C_drain_IO_L1_out_wrapper_3_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x1, i16 %fifo_C_drain_PE_3_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40116"/></StgValue>
</operation>

<operation id="634" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1340 %call_ln40185 = call void @C_drain_IO_L1_out_wrapper_4_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x1, i16 %fifo_C_drain_PE_4_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40185"/></StgValue>
</operation>

<operation id="635" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1347 %call_ln40254 = call void @C_drain_IO_L1_out_wrapper_5_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x1, i16 %fifo_C_drain_PE_5_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40254"/></StgValue>
</operation>

<operation id="636" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1354 %call_ln40323 = call void @C_drain_IO_L1_out_wrapper_6_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x1, i16 %fifo_C_drain_PE_6_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40323"/></StgValue>
</operation>

<operation id="637" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1361 %call_ln40393 = call void @C_drain_IO_L1_out_boundary_wrapper_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x1, i16 %fifo_C_drain_PE_7_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40393"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="638" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1296 %call_ln39768 = call void @A_PE_dummy_in_7_x1, i512 %fifo_A_PE_7_8_x1

]]></Node>
<StgValue><ssdm name="call_ln39768"/></StgValue>
</operation>

<operation id="639" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:1304 %call_ln39832 = call void @B_PE_dummy_in_7_x1, i512 %fifo_B_PE_8_7_x1

]]></Node>
<StgValue><ssdm name="call_ln39832"/></StgValue>
</operation>

<operation id="640" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1312 %call_ln39909 = call void @C_drain_IO_L1_out_wrapper_0_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x1, i16 %fifo_C_drain_PE_0_0_x1

]]></Node>
<StgValue><ssdm name="call_ln39909"/></StgValue>
</operation>

<operation id="641" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1319 %call_ln39978 = call void @C_drain_IO_L1_out_wrapper_1_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1, i16 %fifo_C_drain_PE_1_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39978"/></StgValue>
</operation>

<operation id="642" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1326 %call_ln40047 = call void @C_drain_IO_L1_out_wrapper_2_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1, i16 %fifo_C_drain_PE_2_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40047"/></StgValue>
</operation>

<operation id="643" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1333 %call_ln40116 = call void @C_drain_IO_L1_out_wrapper_3_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x1, i16 %fifo_C_drain_PE_3_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40116"/></StgValue>
</operation>

<operation id="644" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1340 %call_ln40185 = call void @C_drain_IO_L1_out_wrapper_4_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x1, i16 %fifo_C_drain_PE_4_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40185"/></StgValue>
</operation>

<operation id="645" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1347 %call_ln40254 = call void @C_drain_IO_L1_out_wrapper_5_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x1, i16 %fifo_C_drain_PE_5_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40254"/></StgValue>
</operation>

<operation id="646" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1354 %call_ln40323 = call void @C_drain_IO_L1_out_wrapper_6_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x1, i16 %fifo_C_drain_PE_6_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40323"/></StgValue>
</operation>

<operation id="647" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split:1361 %call_ln40393 = call void @C_drain_IO_L1_out_boundary_wrapper_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x1, i16 %fifo_C_drain_PE_7_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40393"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="648" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1320 %call_ln39988 = call void @C_drain_IO_L1_out_wrapper_1_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1, i16 %fifo_C_drain_PE_0_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39988"/></StgValue>
</operation>

<operation id="649" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1327 %call_ln40057 = call void @C_drain_IO_L1_out_wrapper_2_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1, i16 %fifo_C_drain_PE_1_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40057"/></StgValue>
</operation>

<operation id="650" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1334 %call_ln40126 = call void @C_drain_IO_L1_out_wrapper_3_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x1, i16 %fifo_C_drain_PE_2_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40126"/></StgValue>
</operation>

<operation id="651" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1341 %call_ln40195 = call void @C_drain_IO_L1_out_wrapper_4_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x1, i16 %fifo_C_drain_PE_3_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40195"/></StgValue>
</operation>

<operation id="652" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1348 %call_ln40264 = call void @C_drain_IO_L1_out_wrapper_5_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x1, i16 %fifo_C_drain_PE_4_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40264"/></StgValue>
</operation>

<operation id="653" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1355 %call_ln40333 = call void @C_drain_IO_L1_out_wrapper_6_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x1, i16 %fifo_C_drain_PE_5_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40333"/></StgValue>
</operation>

<operation id="654" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1362 %call_ln40402 = call void @C_drain_IO_L1_out_wrapper_7_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x1, i16 %fifo_C_drain_PE_6_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40402"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="655" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1320 %call_ln39988 = call void @C_drain_IO_L1_out_wrapper_1_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1, i16 %fifo_C_drain_PE_0_1_x1

]]></Node>
<StgValue><ssdm name="call_ln39988"/></StgValue>
</operation>

<operation id="656" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1327 %call_ln40057 = call void @C_drain_IO_L1_out_wrapper_2_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1, i16 %fifo_C_drain_PE_1_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40057"/></StgValue>
</operation>

<operation id="657" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1334 %call_ln40126 = call void @C_drain_IO_L1_out_wrapper_3_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x1, i16 %fifo_C_drain_PE_2_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40126"/></StgValue>
</operation>

<operation id="658" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1341 %call_ln40195 = call void @C_drain_IO_L1_out_wrapper_4_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x1, i16 %fifo_C_drain_PE_3_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40195"/></StgValue>
</operation>

<operation id="659" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1348 %call_ln40264 = call void @C_drain_IO_L1_out_wrapper_5_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x1, i16 %fifo_C_drain_PE_4_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40264"/></StgValue>
</operation>

<operation id="660" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1355 %call_ln40333 = call void @C_drain_IO_L1_out_wrapper_6_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x1, i16 %fifo_C_drain_PE_5_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40333"/></StgValue>
</operation>

<operation id="661" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1362 %call_ln40402 = call void @C_drain_IO_L1_out_wrapper_7_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x1, i16 %fifo_C_drain_PE_6_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40402"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="662" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1328 %call_ln40067 = call void @C_drain_IO_L1_out_wrapper_2_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x1, i16 %fifo_C_drain_PE_0_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40067"/></StgValue>
</operation>

<operation id="663" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1335 %call_ln40136 = call void @C_drain_IO_L1_out_wrapper_3_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x1, i16 %fifo_C_drain_PE_1_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40136"/></StgValue>
</operation>

<operation id="664" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1342 %call_ln40205 = call void @C_drain_IO_L1_out_wrapper_4_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x1, i16 %fifo_C_drain_PE_2_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40205"/></StgValue>
</operation>

<operation id="665" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1349 %call_ln40274 = call void @C_drain_IO_L1_out_wrapper_5_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x1, i16 %fifo_C_drain_PE_3_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40274"/></StgValue>
</operation>

<operation id="666" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1356 %call_ln40343 = call void @C_drain_IO_L1_out_wrapper_6_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x1, i16 %fifo_C_drain_PE_4_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40343"/></StgValue>
</operation>

<operation id="667" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1363 %call_ln40412 = call void @C_drain_IO_L1_out_wrapper_7_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x1, i16 %fifo_C_drain_PE_5_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40412"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="668" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1328 %call_ln40067 = call void @C_drain_IO_L1_out_wrapper_2_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x1, i16 %fifo_C_drain_PE_0_2_x1

]]></Node>
<StgValue><ssdm name="call_ln40067"/></StgValue>
</operation>

<operation id="669" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1335 %call_ln40136 = call void @C_drain_IO_L1_out_wrapper_3_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x1, i16 %fifo_C_drain_PE_1_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40136"/></StgValue>
</operation>

<operation id="670" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1342 %call_ln40205 = call void @C_drain_IO_L1_out_wrapper_4_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x1, i16 %fifo_C_drain_PE_2_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40205"/></StgValue>
</operation>

<operation id="671" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1349 %call_ln40274 = call void @C_drain_IO_L1_out_wrapper_5_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x1, i16 %fifo_C_drain_PE_3_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40274"/></StgValue>
</operation>

<operation id="672" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1356 %call_ln40343 = call void @C_drain_IO_L1_out_wrapper_6_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x1, i16 %fifo_C_drain_PE_4_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40343"/></StgValue>
</operation>

<operation id="673" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1363 %call_ln40412 = call void @C_drain_IO_L1_out_wrapper_7_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x1, i16 %fifo_C_drain_PE_5_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40412"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="674" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1336 %call_ln40146 = call void @C_drain_IO_L1_out_wrapper_3_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x1, i16 %fifo_C_drain_PE_0_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40146"/></StgValue>
</operation>

<operation id="675" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1343 %call_ln40215 = call void @C_drain_IO_L1_out_wrapper_4_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x1, i16 %fifo_C_drain_PE_1_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40215"/></StgValue>
</operation>

<operation id="676" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1350 %call_ln40284 = call void @C_drain_IO_L1_out_wrapper_5_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x1, i16 %fifo_C_drain_PE_2_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40284"/></StgValue>
</operation>

<operation id="677" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1357 %call_ln40353 = call void @C_drain_IO_L1_out_wrapper_6_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x1, i16 %fifo_C_drain_PE_3_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40353"/></StgValue>
</operation>

<operation id="678" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1364 %call_ln40422 = call void @C_drain_IO_L1_out_wrapper_7_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x1, i16 %fifo_C_drain_PE_4_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40422"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="679" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1336 %call_ln40146 = call void @C_drain_IO_L1_out_wrapper_3_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x1, i16 %fifo_C_drain_PE_0_3_x1

]]></Node>
<StgValue><ssdm name="call_ln40146"/></StgValue>
</operation>

<operation id="680" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1343 %call_ln40215 = call void @C_drain_IO_L1_out_wrapper_4_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x1, i16 %fifo_C_drain_PE_1_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40215"/></StgValue>
</operation>

<operation id="681" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1350 %call_ln40284 = call void @C_drain_IO_L1_out_wrapper_5_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x1, i16 %fifo_C_drain_PE_2_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40284"/></StgValue>
</operation>

<operation id="682" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1357 %call_ln40353 = call void @C_drain_IO_L1_out_wrapper_6_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x1, i16 %fifo_C_drain_PE_3_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40353"/></StgValue>
</operation>

<operation id="683" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1364 %call_ln40422 = call void @C_drain_IO_L1_out_wrapper_7_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x1, i16 %fifo_C_drain_PE_4_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40422"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="684" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1344 %call_ln40225 = call void @C_drain_IO_L1_out_wrapper_4_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x1, i16 %fifo_C_drain_PE_0_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40225"/></StgValue>
</operation>

<operation id="685" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1351 %call_ln40294 = call void @C_drain_IO_L1_out_wrapper_5_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x1, i16 %fifo_C_drain_PE_1_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40294"/></StgValue>
</operation>

<operation id="686" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1358 %call_ln40363 = call void @C_drain_IO_L1_out_wrapper_6_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x1, i16 %fifo_C_drain_PE_2_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40363"/></StgValue>
</operation>

<operation id="687" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1365 %call_ln40432 = call void @C_drain_IO_L1_out_wrapper_7_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x1, i16 %fifo_C_drain_PE_3_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40432"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="688" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1344 %call_ln40225 = call void @C_drain_IO_L1_out_wrapper_4_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x1, i16 %fifo_C_drain_PE_0_4_x1

]]></Node>
<StgValue><ssdm name="call_ln40225"/></StgValue>
</operation>

<operation id="689" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1351 %call_ln40294 = call void @C_drain_IO_L1_out_wrapper_5_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x1, i16 %fifo_C_drain_PE_1_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40294"/></StgValue>
</operation>

<operation id="690" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1358 %call_ln40363 = call void @C_drain_IO_L1_out_wrapper_6_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x1, i16 %fifo_C_drain_PE_2_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40363"/></StgValue>
</operation>

<operation id="691" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1365 %call_ln40432 = call void @C_drain_IO_L1_out_wrapper_7_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x1, i16 %fifo_C_drain_PE_3_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40432"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="692" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1352 %call_ln40304 = call void @C_drain_IO_L1_out_wrapper_5_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x1, i16 %fifo_C_drain_PE_0_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40304"/></StgValue>
</operation>

<operation id="693" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1359 %call_ln40373 = call void @C_drain_IO_L1_out_wrapper_6_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x1, i16 %fifo_C_drain_PE_1_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40373"/></StgValue>
</operation>

<operation id="694" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1366 %call_ln40442 = call void @C_drain_IO_L1_out_wrapper_7_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x1, i16 %fifo_C_drain_PE_2_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40442"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="695" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1352 %call_ln40304 = call void @C_drain_IO_L1_out_wrapper_5_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x1, i16 %fifo_C_drain_PE_0_5_x1

]]></Node>
<StgValue><ssdm name="call_ln40304"/></StgValue>
</operation>

<operation id="696" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1359 %call_ln40373 = call void @C_drain_IO_L1_out_wrapper_6_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x1, i16 %fifo_C_drain_PE_1_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40373"/></StgValue>
</operation>

<operation id="697" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1366 %call_ln40442 = call void @C_drain_IO_L1_out_wrapper_7_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x1, i16 %fifo_C_drain_PE_2_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40442"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="698" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1360 %call_ln40383 = call void @C_drain_IO_L1_out_wrapper_6_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x1, i16 %fifo_C_drain_PE_0_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40383"/></StgValue>
</operation>

<operation id="699" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1367 %call_ln40452 = call void @C_drain_IO_L1_out_wrapper_7_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x1, i16 %fifo_C_drain_PE_1_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40452"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="700" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1360 %call_ln40383 = call void @C_drain_IO_L1_out_wrapper_6_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x1, i16 %fifo_C_drain_PE_0_6_x1

]]></Node>
<StgValue><ssdm name="call_ln40383"/></StgValue>
</operation>

<operation id="701" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1367 %call_ln40452 = call void @C_drain_IO_L1_out_wrapper_7_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x1, i16 %fifo_C_drain_PE_1_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40452"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="702" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1368 %call_ln40462 = call void @C_drain_IO_L1_out_wrapper_7_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x1, i16 %fifo_C_drain_PE_0_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40462"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="703" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split:1368 %call_ln40462 = call void @C_drain_IO_L1_out_wrapper_7_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x1, i16 %fifo_C_drain_PE_0_7_x1

]]></Node>
<StgValue><ssdm name="call_ln40462"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="704" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:1369 %call_ln40472 = call void @C_drain_IO_L2_out_boundary_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40472"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="705" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:1369 %call_ln40472 = call void @C_drain_IO_L2_out_boundary_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40472"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="706" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1370 %call_ln40480 = call void @C_drain_IO_L2_out_6_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40480"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="707" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1370 %call_ln40480 = call void @C_drain_IO_L2_out_6_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40480"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="708" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1371 %call_ln40489 = call void @C_drain_IO_L2_out_5_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40489"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="709" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1371 %call_ln40489 = call void @C_drain_IO_L2_out_5_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40489"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="710" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1372 %call_ln40498 = call void @C_drain_IO_L2_out_4_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40498"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="711" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1372 %call_ln40498 = call void @C_drain_IO_L2_out_4_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40498"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="712" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1373 %call_ln40507 = call void @C_drain_IO_L2_out_3_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40507"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="713" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1373 %call_ln40507 = call void @C_drain_IO_L2_out_3_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40507"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="714" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1374 %call_ln40516 = call void @C_drain_IO_L2_out_2_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40516"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="715" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1374 %call_ln40516 = call void @C_drain_IO_L2_out_2_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40516"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="716" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1375 %call_ln40525 = call void @C_drain_IO_L2_out_1_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40525"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="717" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1375 %call_ln40525 = call void @C_drain_IO_L2_out_1_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40525"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="718" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1376 %call_ln40534 = call void @C_drain_IO_L2_out_0_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40534"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="719" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:1376 %call_ln40534 = call void @C_drain_IO_L2_out_0_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40534"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="720" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:0 %C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="721" st_id="71" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1203 %call_ln37832 = call void @kernel0_x1.entry86, i64 %C_read, i64 %C_c1

]]></Node>
<StgValue><ssdm name="call_ln37832"/></StgValue>
</operation>

<operation id="722" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:1377 %call_ln40543 = call void @C_drain_IO_L3_out_x1, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40543"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="723" st_id="72" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:1204 %call_ln37832 = call void @kernel0_x1.entry22, i64 %C_c1, i64 %C_c

]]></Node>
<StgValue><ssdm name="call_ln37832"/></StgValue>
</operation>

<operation id="724" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split:1377 %call_ln40543 = call void @C_drain_IO_L3_out_x1, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x1

]]></Node>
<StgValue><ssdm name="call_ln40543"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="725" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="128" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split:1378 %call_ln40550 = call void @C_drain_IO_L3_out_serialize_x1, i512 %gmem_C, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x1, i64 %C_c

]]></Node>
<StgValue><ssdm name="call_ln40550"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="726" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split:2 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i512 %B, void @p_str

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="727" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:4 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_62

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="728" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_350, i32 0, i32 0, void @empty_62, i32 64, i32 0, void @empty_804, void @empty_557, void @empty_62, i32 16, i32 16, i32 16, i32 16, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="729" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:7 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L3_in_serialize_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L3_in_serialize_x1, i512 %fifo_A_A_IO_L3_in_serialize_x1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="730" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L3_in_serialize_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="731" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:10 %empty_1962 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L3_in_serialize_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L3_in_serialize_x1, i512 %fifo_B_B_IO_L3_in_serialize_x1

]]></Node>
<StgValue><ssdm name="empty_1962"/></StgValue>
</operation>

<operation id="732" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L3_in_serialize_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="733" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:13 %empty_1963 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L3_out_serialize_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x1, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x1

]]></Node>
<StgValue><ssdm name="empty_1963"/></StgValue>
</operation>

<operation id="734" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="735" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:16 %empty_1964 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_0_x1, i512 %fifo_A_A_IO_L2_in_0_x1

]]></Node>
<StgValue><ssdm name="empty_1964"/></StgValue>
</operation>

<operation id="736" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:17 %specmemcore_ln37851 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37851"/></StgValue>
</operation>

<operation id="737" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="738" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:20 %empty_1965 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_1_x1, i512 %fifo_A_A_IO_L2_in_1_x1

]]></Node>
<StgValue><ssdm name="empty_1965"/></StgValue>
</operation>

<operation id="739" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:21 %specmemcore_ln37854 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37854"/></StgValue>
</operation>

<operation id="740" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="741" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:24 %empty_1966 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_2_x1, i512 %fifo_A_A_IO_L2_in_2_x1

]]></Node>
<StgValue><ssdm name="empty_1966"/></StgValue>
</operation>

<operation id="742" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:25 %specmemcore_ln37857 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37857"/></StgValue>
</operation>

<operation id="743" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="744" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:28 %empty_1967 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_3_x1, i512 %fifo_A_A_IO_L2_in_3_x1

]]></Node>
<StgValue><ssdm name="empty_1967"/></StgValue>
</operation>

<operation id="745" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:29 %specmemcore_ln37860 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37860"/></StgValue>
</operation>

<operation id="746" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="747" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:32 %empty_1968 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_4_x1, i512 %fifo_A_A_IO_L2_in_4_x1

]]></Node>
<StgValue><ssdm name="empty_1968"/></StgValue>
</operation>

<operation id="748" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:33 %specmemcore_ln37863 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37863"/></StgValue>
</operation>

<operation id="749" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="750" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:36 %empty_1969 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_5_x1, i512 %fifo_A_A_IO_L2_in_5_x1

]]></Node>
<StgValue><ssdm name="empty_1969"/></StgValue>
</operation>

<operation id="751" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:37 %specmemcore_ln37866 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37866"/></StgValue>
</operation>

<operation id="752" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="753" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:40 %empty_1970 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_6_x1, i512 %fifo_A_A_IO_L2_in_6_x1

]]></Node>
<StgValue><ssdm name="empty_1970"/></StgValue>
</operation>

<operation id="754" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:41 %specmemcore_ln37869 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37869"/></StgValue>
</operation>

<operation id="755" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="756" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:44 %empty_1971 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_A_IO_L2_in_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_A_IO_L2_in_7_x1, i512 %fifo_A_A_IO_L2_in_7_x1

]]></Node>
<StgValue><ssdm name="empty_1971"/></StgValue>
</operation>

<operation id="757" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:45 %specmemcore_ln37872 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37872"/></StgValue>
</operation>

<operation id="758" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="759" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:48 %empty_1972 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_0_x1, i512 %fifo_B_B_IO_L2_in_0_x1

]]></Node>
<StgValue><ssdm name="empty_1972"/></StgValue>
</operation>

<operation id="760" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:49 %specmemcore_ln37878 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37878"/></StgValue>
</operation>

<operation id="761" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="762" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:52 %empty_1973 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_1_x1, i512 %fifo_B_B_IO_L2_in_1_x1

]]></Node>
<StgValue><ssdm name="empty_1973"/></StgValue>
</operation>

<operation id="763" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:53 %specmemcore_ln37881 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37881"/></StgValue>
</operation>

<operation id="764" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="765" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:56 %empty_1974 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_2_x1, i512 %fifo_B_B_IO_L2_in_2_x1

]]></Node>
<StgValue><ssdm name="empty_1974"/></StgValue>
</operation>

<operation id="766" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:57 %specmemcore_ln37884 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37884"/></StgValue>
</operation>

<operation id="767" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="768" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:60 %empty_1975 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_3_x1, i512 %fifo_B_B_IO_L2_in_3_x1

]]></Node>
<StgValue><ssdm name="empty_1975"/></StgValue>
</operation>

<operation id="769" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:61 %specmemcore_ln37887 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37887"/></StgValue>
</operation>

<operation id="770" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="771" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:64 %empty_1976 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_4_x1, i512 %fifo_B_B_IO_L2_in_4_x1

]]></Node>
<StgValue><ssdm name="empty_1976"/></StgValue>
</operation>

<operation id="772" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:65 %specmemcore_ln37890 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37890"/></StgValue>
</operation>

<operation id="773" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="774" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:68 %empty_1977 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_5_x1, i512 %fifo_B_B_IO_L2_in_5_x1

]]></Node>
<StgValue><ssdm name="empty_1977"/></StgValue>
</operation>

<operation id="775" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:69 %specmemcore_ln37893 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37893"/></StgValue>
</operation>

<operation id="776" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="777" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:72 %empty_1978 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_6_x1, i512 %fifo_B_B_IO_L2_in_6_x1

]]></Node>
<StgValue><ssdm name="empty_1978"/></StgValue>
</operation>

<operation id="778" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:73 %specmemcore_ln37896 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37896"/></StgValue>
</operation>

<operation id="779" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="780" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:76 %empty_1979 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_B_IO_L2_in_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_B_IO_L2_in_7_x1, i512 %fifo_B_B_IO_L2_in_7_x1

]]></Node>
<StgValue><ssdm name="empty_1979"/></StgValue>
</operation>

<operation id="781" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:77 %specmemcore_ln37899 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37899"/></StgValue>
</operation>

<operation id="782" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="783" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:80 %empty_1980 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_0_x1, i512 %fifo_A_PE_0_0_x1

]]></Node>
<StgValue><ssdm name="empty_1980"/></StgValue>
</operation>

<operation id="784" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:81 %specmemcore_ln37905 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37905"/></StgValue>
</operation>

<operation id="785" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="786" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:84 %empty_1981 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_1_x1, i512 %fifo_A_PE_0_1_x1

]]></Node>
<StgValue><ssdm name="empty_1981"/></StgValue>
</operation>

<operation id="787" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:85 %specmemcore_ln37908 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37908"/></StgValue>
</operation>

<operation id="788" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="789" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:88 %empty_1982 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_2_x1, i512 %fifo_A_PE_0_2_x1

]]></Node>
<StgValue><ssdm name="empty_1982"/></StgValue>
</operation>

<operation id="790" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:89 %specmemcore_ln37911 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37911"/></StgValue>
</operation>

<operation id="791" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="792" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:92 %empty_1983 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_3_x1, i512 %fifo_A_PE_0_3_x1

]]></Node>
<StgValue><ssdm name="empty_1983"/></StgValue>
</operation>

<operation id="793" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:93 %specmemcore_ln37914 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37914"/></StgValue>
</operation>

<operation id="794" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="795" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:96 %empty_1984 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_4_x1, i512 %fifo_A_PE_0_4_x1

]]></Node>
<StgValue><ssdm name="empty_1984"/></StgValue>
</operation>

<operation id="796" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:97 %specmemcore_ln37917 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37917"/></StgValue>
</operation>

<operation id="797" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="798" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:100 %empty_1985 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_5_x1, i512 %fifo_A_PE_0_5_x1

]]></Node>
<StgValue><ssdm name="empty_1985"/></StgValue>
</operation>

<operation id="799" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:101 %specmemcore_ln37920 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37920"/></StgValue>
</operation>

<operation id="800" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="801" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:104 %empty_1986 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_6_x1, i512 %fifo_A_PE_0_6_x1

]]></Node>
<StgValue><ssdm name="empty_1986"/></StgValue>
</operation>

<operation id="802" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:105 %specmemcore_ln37923 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37923"/></StgValue>
</operation>

<operation id="803" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="804" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:108 %empty_1987 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_7_x1, i512 %fifo_A_PE_0_7_x1

]]></Node>
<StgValue><ssdm name="empty_1987"/></StgValue>
</operation>

<operation id="805" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:109 %specmemcore_ln37926 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37926"/></StgValue>
</operation>

<operation id="806" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="807" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:112 %empty_1988 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_0_8_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_0_8_x1, i512 %fifo_A_PE_0_8_x1

]]></Node>
<StgValue><ssdm name="empty_1988"/></StgValue>
</operation>

<operation id="808" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:113 %specmemcore_ln37929 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_0_8_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37929"/></StgValue>
</operation>

<operation id="809" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_0_8_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="810" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:116 %empty_1989 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_0_x1, i512 %fifo_A_PE_1_0_x1

]]></Node>
<StgValue><ssdm name="empty_1989"/></StgValue>
</operation>

<operation id="811" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:117 %specmemcore_ln37932 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37932"/></StgValue>
</operation>

<operation id="812" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="813" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:120 %empty_1990 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_1_x1, i512 %fifo_A_PE_1_1_x1

]]></Node>
<StgValue><ssdm name="empty_1990"/></StgValue>
</operation>

<operation id="814" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:121 %specmemcore_ln37935 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37935"/></StgValue>
</operation>

<operation id="815" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="816" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:124 %empty_1991 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_2_x1, i512 %fifo_A_PE_1_2_x1

]]></Node>
<StgValue><ssdm name="empty_1991"/></StgValue>
</operation>

<operation id="817" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:125 %specmemcore_ln37938 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37938"/></StgValue>
</operation>

<operation id="818" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="819" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:128 %empty_1992 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_3_x1, i512 %fifo_A_PE_1_3_x1

]]></Node>
<StgValue><ssdm name="empty_1992"/></StgValue>
</operation>

<operation id="820" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:129 %specmemcore_ln37941 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37941"/></StgValue>
</operation>

<operation id="821" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="822" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:132 %empty_1993 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_4_x1, i512 %fifo_A_PE_1_4_x1

]]></Node>
<StgValue><ssdm name="empty_1993"/></StgValue>
</operation>

<operation id="823" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:133 %specmemcore_ln37944 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37944"/></StgValue>
</operation>

<operation id="824" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="825" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:136 %empty_1994 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_5_x1, i512 %fifo_A_PE_1_5_x1

]]></Node>
<StgValue><ssdm name="empty_1994"/></StgValue>
</operation>

<operation id="826" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:137 %specmemcore_ln37947 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37947"/></StgValue>
</operation>

<operation id="827" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="828" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:140 %empty_1995 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_6_x1, i512 %fifo_A_PE_1_6_x1

]]></Node>
<StgValue><ssdm name="empty_1995"/></StgValue>
</operation>

<operation id="829" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:141 %specmemcore_ln37950 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37950"/></StgValue>
</operation>

<operation id="830" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="831" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:144 %empty_1996 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_7_x1, i512 %fifo_A_PE_1_7_x1

]]></Node>
<StgValue><ssdm name="empty_1996"/></StgValue>
</operation>

<operation id="832" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:145 %specmemcore_ln37953 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37953"/></StgValue>
</operation>

<operation id="833" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="834" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:148 %empty_1997 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_1_8_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_1_8_x1, i512 %fifo_A_PE_1_8_x1

]]></Node>
<StgValue><ssdm name="empty_1997"/></StgValue>
</operation>

<operation id="835" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:149 %specmemcore_ln37956 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_1_8_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37956"/></StgValue>
</operation>

<operation id="836" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_1_8_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="837" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:152 %empty_1998 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_0_x1, i512 %fifo_A_PE_2_0_x1

]]></Node>
<StgValue><ssdm name="empty_1998"/></StgValue>
</operation>

<operation id="838" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:153 %specmemcore_ln37959 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37959"/></StgValue>
</operation>

<operation id="839" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="840" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:156 %empty_1999 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_1_x1, i512 %fifo_A_PE_2_1_x1

]]></Node>
<StgValue><ssdm name="empty_1999"/></StgValue>
</operation>

<operation id="841" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:157 %specmemcore_ln37962 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37962"/></StgValue>
</operation>

<operation id="842" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="843" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:160 %empty_2000 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_2_x1, i512 %fifo_A_PE_2_2_x1

]]></Node>
<StgValue><ssdm name="empty_2000"/></StgValue>
</operation>

<operation id="844" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:161 %specmemcore_ln37965 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37965"/></StgValue>
</operation>

<operation id="845" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:162 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="846" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:164 %empty_2001 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_3_x1, i512 %fifo_A_PE_2_3_x1

]]></Node>
<StgValue><ssdm name="empty_2001"/></StgValue>
</operation>

<operation id="847" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:165 %specmemcore_ln37968 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37968"/></StgValue>
</operation>

<operation id="848" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:166 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="849" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:168 %empty_2002 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_4_x1, i512 %fifo_A_PE_2_4_x1

]]></Node>
<StgValue><ssdm name="empty_2002"/></StgValue>
</operation>

<operation id="850" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:169 %specmemcore_ln37971 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37971"/></StgValue>
</operation>

<operation id="851" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="852" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:172 %empty_2003 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_5_x1, i512 %fifo_A_PE_2_5_x1

]]></Node>
<StgValue><ssdm name="empty_2003"/></StgValue>
</operation>

<operation id="853" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:173 %specmemcore_ln37974 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37974"/></StgValue>
</operation>

<operation id="854" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:174 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="855" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:176 %empty_2004 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_6_x1, i512 %fifo_A_PE_2_6_x1

]]></Node>
<StgValue><ssdm name="empty_2004"/></StgValue>
</operation>

<operation id="856" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:177 %specmemcore_ln37977 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37977"/></StgValue>
</operation>

<operation id="857" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:178 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="858" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:180 %empty_2005 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_7_x1, i512 %fifo_A_PE_2_7_x1

]]></Node>
<StgValue><ssdm name="empty_2005"/></StgValue>
</operation>

<operation id="859" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:181 %specmemcore_ln37980 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37980"/></StgValue>
</operation>

<operation id="860" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="861" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:184 %empty_2006 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_2_8_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_2_8_x1, i512 %fifo_A_PE_2_8_x1

]]></Node>
<StgValue><ssdm name="empty_2006"/></StgValue>
</operation>

<operation id="862" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:185 %specmemcore_ln37983 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_2_8_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37983"/></StgValue>
</operation>

<operation id="863" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:186 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_2_8_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="864" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:188 %empty_2007 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_0_x1, i512 %fifo_A_PE_3_0_x1

]]></Node>
<StgValue><ssdm name="empty_2007"/></StgValue>
</operation>

<operation id="865" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:189 %specmemcore_ln37986 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37986"/></StgValue>
</operation>

<operation id="866" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:190 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="867" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:192 %empty_2008 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_1_x1, i512 %fifo_A_PE_3_1_x1

]]></Node>
<StgValue><ssdm name="empty_2008"/></StgValue>
</operation>

<operation id="868" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:193 %specmemcore_ln37989 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37989"/></StgValue>
</operation>

<operation id="869" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="870" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:196 %empty_2009 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_2_x1, i512 %fifo_A_PE_3_2_x1

]]></Node>
<StgValue><ssdm name="empty_2009"/></StgValue>
</operation>

<operation id="871" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:197 %specmemcore_ln37992 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37992"/></StgValue>
</operation>

<operation id="872" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:198 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="873" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:200 %empty_2010 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_3_x1, i512 %fifo_A_PE_3_3_x1

]]></Node>
<StgValue><ssdm name="empty_2010"/></StgValue>
</operation>

<operation id="874" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:201 %specmemcore_ln37995 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37995"/></StgValue>
</operation>

<operation id="875" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:202 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="876" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:204 %empty_2011 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_4_x1, i512 %fifo_A_PE_3_4_x1

]]></Node>
<StgValue><ssdm name="empty_2011"/></StgValue>
</operation>

<operation id="877" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:205 %specmemcore_ln37998 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37998"/></StgValue>
</operation>

<operation id="878" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:206 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="879" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:208 %empty_2012 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_5_x1, i512 %fifo_A_PE_3_5_x1

]]></Node>
<StgValue><ssdm name="empty_2012"/></StgValue>
</operation>

<operation id="880" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:209 %specmemcore_ln38001 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38001"/></StgValue>
</operation>

<operation id="881" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:210 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="882" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:212 %empty_2013 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_6_x1, i512 %fifo_A_PE_3_6_x1

]]></Node>
<StgValue><ssdm name="empty_2013"/></StgValue>
</operation>

<operation id="883" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:213 %specmemcore_ln38004 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38004"/></StgValue>
</operation>

<operation id="884" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:214 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="885" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:216 %empty_2014 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_7_x1, i512 %fifo_A_PE_3_7_x1

]]></Node>
<StgValue><ssdm name="empty_2014"/></StgValue>
</operation>

<operation id="886" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:217 %specmemcore_ln38007 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38007"/></StgValue>
</operation>

<operation id="887" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:218 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="888" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:220 %empty_2015 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_3_8_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_3_8_x1, i512 %fifo_A_PE_3_8_x1

]]></Node>
<StgValue><ssdm name="empty_2015"/></StgValue>
</operation>

<operation id="889" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:221 %specmemcore_ln38010 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_3_8_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38010"/></StgValue>
</operation>

<operation id="890" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:222 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_3_8_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="891" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:224 %empty_2016 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_0_x1, i512 %fifo_A_PE_4_0_x1

]]></Node>
<StgValue><ssdm name="empty_2016"/></StgValue>
</operation>

<operation id="892" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:225 %specmemcore_ln38013 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38013"/></StgValue>
</operation>

<operation id="893" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:226 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="894" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:228 %empty_2017 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_1_x1, i512 %fifo_A_PE_4_1_x1

]]></Node>
<StgValue><ssdm name="empty_2017"/></StgValue>
</operation>

<operation id="895" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:229 %specmemcore_ln38016 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38016"/></StgValue>
</operation>

<operation id="896" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:230 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="897" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:232 %empty_2018 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_2_x1, i512 %fifo_A_PE_4_2_x1

]]></Node>
<StgValue><ssdm name="empty_2018"/></StgValue>
</operation>

<operation id="898" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:233 %specmemcore_ln38019 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38019"/></StgValue>
</operation>

<operation id="899" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:234 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="900" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:236 %empty_2019 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_3_x1, i512 %fifo_A_PE_4_3_x1

]]></Node>
<StgValue><ssdm name="empty_2019"/></StgValue>
</operation>

<operation id="901" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:237 %specmemcore_ln38022 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38022"/></StgValue>
</operation>

<operation id="902" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:238 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="903" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:240 %empty_2020 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_4_x1, i512 %fifo_A_PE_4_4_x1

]]></Node>
<StgValue><ssdm name="empty_2020"/></StgValue>
</operation>

<operation id="904" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:241 %specmemcore_ln38025 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38025"/></StgValue>
</operation>

<operation id="905" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:242 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="906" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:244 %empty_2021 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_5_x1, i512 %fifo_A_PE_4_5_x1

]]></Node>
<StgValue><ssdm name="empty_2021"/></StgValue>
</operation>

<operation id="907" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:245 %specmemcore_ln38028 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38028"/></StgValue>
</operation>

<operation id="908" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:246 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="909" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:248 %empty_2022 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_6_x1, i512 %fifo_A_PE_4_6_x1

]]></Node>
<StgValue><ssdm name="empty_2022"/></StgValue>
</operation>

<operation id="910" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:249 %specmemcore_ln38031 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38031"/></StgValue>
</operation>

<operation id="911" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:250 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="912" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:252 %empty_2023 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_7_x1, i512 %fifo_A_PE_4_7_x1

]]></Node>
<StgValue><ssdm name="empty_2023"/></StgValue>
</operation>

<operation id="913" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:253 %specmemcore_ln38034 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38034"/></StgValue>
</operation>

<operation id="914" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:254 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="915" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:256 %empty_2024 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_4_8_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_4_8_x1, i512 %fifo_A_PE_4_8_x1

]]></Node>
<StgValue><ssdm name="empty_2024"/></StgValue>
</operation>

<operation id="916" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:257 %specmemcore_ln38037 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_8_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38037"/></StgValue>
</operation>

<operation id="917" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:258 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_8_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="918" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:260 %empty_2025 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_0_x1, i512 %fifo_A_PE_5_0_x1

]]></Node>
<StgValue><ssdm name="empty_2025"/></StgValue>
</operation>

<operation id="919" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:261 %specmemcore_ln38040 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38040"/></StgValue>
</operation>

<operation id="920" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:262 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="921" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:264 %empty_2026 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_1_x1, i512 %fifo_A_PE_5_1_x1

]]></Node>
<StgValue><ssdm name="empty_2026"/></StgValue>
</operation>

<operation id="922" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:265 %specmemcore_ln38043 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38043"/></StgValue>
</operation>

<operation id="923" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:266 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="924" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:268 %empty_2027 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_2_x1, i512 %fifo_A_PE_5_2_x1

]]></Node>
<StgValue><ssdm name="empty_2027"/></StgValue>
</operation>

<operation id="925" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:269 %specmemcore_ln38046 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38046"/></StgValue>
</operation>

<operation id="926" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:270 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="927" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:272 %empty_2028 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_3_x1, i512 %fifo_A_PE_5_3_x1

]]></Node>
<StgValue><ssdm name="empty_2028"/></StgValue>
</operation>

<operation id="928" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:273 %specmemcore_ln38049 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38049"/></StgValue>
</operation>

<operation id="929" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:274 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="930" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:276 %empty_2029 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_4_x1, i512 %fifo_A_PE_5_4_x1

]]></Node>
<StgValue><ssdm name="empty_2029"/></StgValue>
</operation>

<operation id="931" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:277 %specmemcore_ln38052 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38052"/></StgValue>
</operation>

<operation id="932" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:278 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="933" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:280 %empty_2030 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_5_x1, i512 %fifo_A_PE_5_5_x1

]]></Node>
<StgValue><ssdm name="empty_2030"/></StgValue>
</operation>

<operation id="934" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:281 %specmemcore_ln38055 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38055"/></StgValue>
</operation>

<operation id="935" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:282 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="936" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:284 %empty_2031 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_6_x1, i512 %fifo_A_PE_5_6_x1

]]></Node>
<StgValue><ssdm name="empty_2031"/></StgValue>
</operation>

<operation id="937" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:285 %specmemcore_ln38058 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38058"/></StgValue>
</operation>

<operation id="938" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:286 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="939" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:288 %empty_2032 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_7_x1, i512 %fifo_A_PE_5_7_x1

]]></Node>
<StgValue><ssdm name="empty_2032"/></StgValue>
</operation>

<operation id="940" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:289 %specmemcore_ln38061 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38061"/></StgValue>
</operation>

<operation id="941" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:290 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="942" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:292 %empty_2033 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_5_8_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_5_8_x1, i512 %fifo_A_PE_5_8_x1

]]></Node>
<StgValue><ssdm name="empty_2033"/></StgValue>
</operation>

<operation id="943" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:293 %specmemcore_ln38064 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_5_8_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38064"/></StgValue>
</operation>

<operation id="944" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:294 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_5_8_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="945" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:296 %empty_2034 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_0_x1, i512 %fifo_A_PE_6_0_x1

]]></Node>
<StgValue><ssdm name="empty_2034"/></StgValue>
</operation>

<operation id="946" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:297 %specmemcore_ln38067 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38067"/></StgValue>
</operation>

<operation id="947" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:298 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="948" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:300 %empty_2035 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_1_x1, i512 %fifo_A_PE_6_1_x1

]]></Node>
<StgValue><ssdm name="empty_2035"/></StgValue>
</operation>

<operation id="949" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:301 %specmemcore_ln38070 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38070"/></StgValue>
</operation>

<operation id="950" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:302 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="951" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:304 %empty_2036 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_2_x1, i512 %fifo_A_PE_6_2_x1

]]></Node>
<StgValue><ssdm name="empty_2036"/></StgValue>
</operation>

<operation id="952" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:305 %specmemcore_ln38073 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38073"/></StgValue>
</operation>

<operation id="953" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:306 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="954" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:308 %empty_2037 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_3_x1, i512 %fifo_A_PE_6_3_x1

]]></Node>
<StgValue><ssdm name="empty_2037"/></StgValue>
</operation>

<operation id="955" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:309 %specmemcore_ln38076 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38076"/></StgValue>
</operation>

<operation id="956" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:310 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="957" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:312 %empty_2038 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_4_x1, i512 %fifo_A_PE_6_4_x1

]]></Node>
<StgValue><ssdm name="empty_2038"/></StgValue>
</operation>

<operation id="958" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:313 %specmemcore_ln38079 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38079"/></StgValue>
</operation>

<operation id="959" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:314 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="960" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:316 %empty_2039 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_5_x1, i512 %fifo_A_PE_6_5_x1

]]></Node>
<StgValue><ssdm name="empty_2039"/></StgValue>
</operation>

<operation id="961" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:317 %specmemcore_ln38082 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38082"/></StgValue>
</operation>

<operation id="962" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:318 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="963" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:320 %empty_2040 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_6_x1, i512 %fifo_A_PE_6_6_x1

]]></Node>
<StgValue><ssdm name="empty_2040"/></StgValue>
</operation>

<operation id="964" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:321 %specmemcore_ln38085 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38085"/></StgValue>
</operation>

<operation id="965" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:322 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="966" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:324 %empty_2041 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_7_x1, i512 %fifo_A_PE_6_7_x1

]]></Node>
<StgValue><ssdm name="empty_2041"/></StgValue>
</operation>

<operation id="967" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:325 %specmemcore_ln38088 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38088"/></StgValue>
</operation>

<operation id="968" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:326 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="969" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:328 %empty_2042 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_6_8_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_6_8_x1, i512 %fifo_A_PE_6_8_x1

]]></Node>
<StgValue><ssdm name="empty_2042"/></StgValue>
</operation>

<operation id="970" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:329 %specmemcore_ln38091 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_6_8_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38091"/></StgValue>
</operation>

<operation id="971" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:330 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_6_8_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="972" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:332 %empty_2043 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_0_x1, i512 %fifo_A_PE_7_0_x1

]]></Node>
<StgValue><ssdm name="empty_2043"/></StgValue>
</operation>

<operation id="973" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:333 %specmemcore_ln38094 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38094"/></StgValue>
</operation>

<operation id="974" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:334 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="975" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:336 %empty_2044 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_1_x1, i512 %fifo_A_PE_7_1_x1

]]></Node>
<StgValue><ssdm name="empty_2044"/></StgValue>
</operation>

<operation id="976" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:337 %specmemcore_ln38097 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38097"/></StgValue>
</operation>

<operation id="977" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:338 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="978" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:340 %empty_2045 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_2_x1, i512 %fifo_A_PE_7_2_x1

]]></Node>
<StgValue><ssdm name="empty_2045"/></StgValue>
</operation>

<operation id="979" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:341 %specmemcore_ln38100 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38100"/></StgValue>
</operation>

<operation id="980" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:342 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="981" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:344 %empty_2046 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_3_x1, i512 %fifo_A_PE_7_3_x1

]]></Node>
<StgValue><ssdm name="empty_2046"/></StgValue>
</operation>

<operation id="982" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:345 %specmemcore_ln38103 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38103"/></StgValue>
</operation>

<operation id="983" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:346 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="984" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:348 %empty_2047 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_4_x1, i512 %fifo_A_PE_7_4_x1

]]></Node>
<StgValue><ssdm name="empty_2047"/></StgValue>
</operation>

<operation id="985" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:349 %specmemcore_ln38106 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38106"/></StgValue>
</operation>

<operation id="986" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:350 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="987" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:352 %empty_2048 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_5_x1, i512 %fifo_A_PE_7_5_x1

]]></Node>
<StgValue><ssdm name="empty_2048"/></StgValue>
</operation>

<operation id="988" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:353 %specmemcore_ln38109 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38109"/></StgValue>
</operation>

<operation id="989" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:354 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="990" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:356 %empty_2049 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_6_x1, i512 %fifo_A_PE_7_6_x1

]]></Node>
<StgValue><ssdm name="empty_2049"/></StgValue>
</operation>

<operation id="991" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:357 %specmemcore_ln38112 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38112"/></StgValue>
</operation>

<operation id="992" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:358 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="993" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:360 %empty_2050 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_7_x1, i512 %fifo_A_PE_7_7_x1

]]></Node>
<StgValue><ssdm name="empty_2050"/></StgValue>
</operation>

<operation id="994" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:361 %specmemcore_ln38115 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38115"/></StgValue>
</operation>

<operation id="995" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:362 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="996" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:364 %empty_2051 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_A_PE_7_8_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_A_PE_7_8_x1, i512 %fifo_A_PE_7_8_x1

]]></Node>
<StgValue><ssdm name="empty_2051"/></StgValue>
</operation>

<operation id="997" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:365 %specmemcore_ln38118 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_8_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38118"/></StgValue>
</operation>

<operation id="998" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:366 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_8_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="999" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:368 %empty_2052 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_0_x1, i512 %fifo_B_PE_0_0_x1

]]></Node>
<StgValue><ssdm name="empty_2052"/></StgValue>
</operation>

<operation id="1000" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:369 %specmemcore_ln38121 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38121"/></StgValue>
</operation>

<operation id="1001" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:370 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1002" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:372 %empty_2053 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_0_x1, i512 %fifo_B_PE_1_0_x1

]]></Node>
<StgValue><ssdm name="empty_2053"/></StgValue>
</operation>

<operation id="1003" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:373 %specmemcore_ln38124 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38124"/></StgValue>
</operation>

<operation id="1004" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:374 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1005" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:376 %empty_2054 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_0_x1, i512 %fifo_B_PE_2_0_x1

]]></Node>
<StgValue><ssdm name="empty_2054"/></StgValue>
</operation>

<operation id="1006" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:377 %specmemcore_ln38127 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38127"/></StgValue>
</operation>

<operation id="1007" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:378 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1008" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:380 %empty_2055 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_0_x1, i512 %fifo_B_PE_3_0_x1

]]></Node>
<StgValue><ssdm name="empty_2055"/></StgValue>
</operation>

<operation id="1009" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:381 %specmemcore_ln38130 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38130"/></StgValue>
</operation>

<operation id="1010" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:382 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1011" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:384 %empty_2056 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_0_x1, i512 %fifo_B_PE_4_0_x1

]]></Node>
<StgValue><ssdm name="empty_2056"/></StgValue>
</operation>

<operation id="1012" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:385 %specmemcore_ln38133 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38133"/></StgValue>
</operation>

<operation id="1013" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:386 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1014" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:388 %empty_2057 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_0_x1, i512 %fifo_B_PE_5_0_x1

]]></Node>
<StgValue><ssdm name="empty_2057"/></StgValue>
</operation>

<operation id="1015" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:389 %specmemcore_ln38136 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38136"/></StgValue>
</operation>

<operation id="1016" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:390 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1017" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:392 %empty_2058 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_0_x1, i512 %fifo_B_PE_6_0_x1

]]></Node>
<StgValue><ssdm name="empty_2058"/></StgValue>
</operation>

<operation id="1018" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:393 %specmemcore_ln38139 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38139"/></StgValue>
</operation>

<operation id="1019" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:394 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1020" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:396 %empty_2059 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_0_x1, i512 %fifo_B_PE_7_0_x1

]]></Node>
<StgValue><ssdm name="empty_2059"/></StgValue>
</operation>

<operation id="1021" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:397 %specmemcore_ln38142 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38142"/></StgValue>
</operation>

<operation id="1022" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:398 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1023" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:400 %empty_2060 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_0_x1, i512 %fifo_B_PE_8_0_x1

]]></Node>
<StgValue><ssdm name="empty_2060"/></StgValue>
</operation>

<operation id="1024" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:401 %specmemcore_ln38145 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38145"/></StgValue>
</operation>

<operation id="1025" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:402 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1026" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:404 %empty_2061 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_1_x1, i512 %fifo_B_PE_0_1_x1

]]></Node>
<StgValue><ssdm name="empty_2061"/></StgValue>
</operation>

<operation id="1027" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:405 %specmemcore_ln38148 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38148"/></StgValue>
</operation>

<operation id="1028" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:406 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1029" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:408 %empty_2062 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_1_x1, i512 %fifo_B_PE_1_1_x1

]]></Node>
<StgValue><ssdm name="empty_2062"/></StgValue>
</operation>

<operation id="1030" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:409 %specmemcore_ln38151 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38151"/></StgValue>
</operation>

<operation id="1031" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:410 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1032" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:412 %empty_2063 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_1_x1, i512 %fifo_B_PE_2_1_x1

]]></Node>
<StgValue><ssdm name="empty_2063"/></StgValue>
</operation>

<operation id="1033" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:413 %specmemcore_ln38154 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38154"/></StgValue>
</operation>

<operation id="1034" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:414 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1035" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:416 %empty_2064 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_1_x1, i512 %fifo_B_PE_3_1_x1

]]></Node>
<StgValue><ssdm name="empty_2064"/></StgValue>
</operation>

<operation id="1036" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:417 %specmemcore_ln38157 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38157"/></StgValue>
</operation>

<operation id="1037" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:418 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1038" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:420 %empty_2065 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_1_x1, i512 %fifo_B_PE_4_1_x1

]]></Node>
<StgValue><ssdm name="empty_2065"/></StgValue>
</operation>

<operation id="1039" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:421 %specmemcore_ln38160 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38160"/></StgValue>
</operation>

<operation id="1040" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:422 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1041" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:424 %empty_2066 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_1_x1, i512 %fifo_B_PE_5_1_x1

]]></Node>
<StgValue><ssdm name="empty_2066"/></StgValue>
</operation>

<operation id="1042" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:425 %specmemcore_ln38163 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38163"/></StgValue>
</operation>

<operation id="1043" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:426 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1044" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:428 %empty_2067 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_1_x1, i512 %fifo_B_PE_6_1_x1

]]></Node>
<StgValue><ssdm name="empty_2067"/></StgValue>
</operation>

<operation id="1045" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:429 %specmemcore_ln38166 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38166"/></StgValue>
</operation>

<operation id="1046" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:430 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1047" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:432 %empty_2068 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_1_x1, i512 %fifo_B_PE_7_1_x1

]]></Node>
<StgValue><ssdm name="empty_2068"/></StgValue>
</operation>

<operation id="1048" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:433 %specmemcore_ln38169 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38169"/></StgValue>
</operation>

<operation id="1049" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:434 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1050" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:436 %empty_2069 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_1_x1, i512 %fifo_B_PE_8_1_x1

]]></Node>
<StgValue><ssdm name="empty_2069"/></StgValue>
</operation>

<operation id="1051" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:437 %specmemcore_ln38172 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38172"/></StgValue>
</operation>

<operation id="1052" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:438 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1053" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:440 %empty_2070 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_2_x1, i512 %fifo_B_PE_0_2_x1

]]></Node>
<StgValue><ssdm name="empty_2070"/></StgValue>
</operation>

<operation id="1054" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:441 %specmemcore_ln38175 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38175"/></StgValue>
</operation>

<operation id="1055" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:442 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1056" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:444 %empty_2071 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_2_x1, i512 %fifo_B_PE_1_2_x1

]]></Node>
<StgValue><ssdm name="empty_2071"/></StgValue>
</operation>

<operation id="1057" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:445 %specmemcore_ln38178 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38178"/></StgValue>
</operation>

<operation id="1058" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:446 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1059" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:448 %empty_2072 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_2_x1, i512 %fifo_B_PE_2_2_x1

]]></Node>
<StgValue><ssdm name="empty_2072"/></StgValue>
</operation>

<operation id="1060" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:449 %specmemcore_ln38181 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38181"/></StgValue>
</operation>

<operation id="1061" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:450 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1062" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:452 %empty_2073 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_2_x1, i512 %fifo_B_PE_3_2_x1

]]></Node>
<StgValue><ssdm name="empty_2073"/></StgValue>
</operation>

<operation id="1063" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:453 %specmemcore_ln38184 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38184"/></StgValue>
</operation>

<operation id="1064" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:454 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1065" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:456 %empty_2074 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_2_x1, i512 %fifo_B_PE_4_2_x1

]]></Node>
<StgValue><ssdm name="empty_2074"/></StgValue>
</operation>

<operation id="1066" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:457 %specmemcore_ln38187 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38187"/></StgValue>
</operation>

<operation id="1067" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:458 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1068" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:460 %empty_2075 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_2_x1, i512 %fifo_B_PE_5_2_x1

]]></Node>
<StgValue><ssdm name="empty_2075"/></StgValue>
</operation>

<operation id="1069" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:461 %specmemcore_ln38190 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38190"/></StgValue>
</operation>

<operation id="1070" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:462 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1071" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:464 %empty_2076 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_2_x1, i512 %fifo_B_PE_6_2_x1

]]></Node>
<StgValue><ssdm name="empty_2076"/></StgValue>
</operation>

<operation id="1072" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:465 %specmemcore_ln38193 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38193"/></StgValue>
</operation>

<operation id="1073" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:466 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1074" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:468 %empty_2077 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_2_x1, i512 %fifo_B_PE_7_2_x1

]]></Node>
<StgValue><ssdm name="empty_2077"/></StgValue>
</operation>

<operation id="1075" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:469 %specmemcore_ln38196 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38196"/></StgValue>
</operation>

<operation id="1076" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:470 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1077" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:472 %empty_2078 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_2_x1, i512 %fifo_B_PE_8_2_x1

]]></Node>
<StgValue><ssdm name="empty_2078"/></StgValue>
</operation>

<operation id="1078" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:473 %specmemcore_ln38199 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38199"/></StgValue>
</operation>

<operation id="1079" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:474 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1080" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:476 %empty_2079 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_3_x1, i512 %fifo_B_PE_0_3_x1

]]></Node>
<StgValue><ssdm name="empty_2079"/></StgValue>
</operation>

<operation id="1081" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:477 %specmemcore_ln38202 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38202"/></StgValue>
</operation>

<operation id="1082" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:478 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1083" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:480 %empty_2080 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_3_x1, i512 %fifo_B_PE_1_3_x1

]]></Node>
<StgValue><ssdm name="empty_2080"/></StgValue>
</operation>

<operation id="1084" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:481 %specmemcore_ln38205 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38205"/></StgValue>
</operation>

<operation id="1085" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:482 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1086" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:484 %empty_2081 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_3_x1, i512 %fifo_B_PE_2_3_x1

]]></Node>
<StgValue><ssdm name="empty_2081"/></StgValue>
</operation>

<operation id="1087" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:485 %specmemcore_ln38208 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38208"/></StgValue>
</operation>

<operation id="1088" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:486 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1089" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:488 %empty_2082 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_3_x1, i512 %fifo_B_PE_3_3_x1

]]></Node>
<StgValue><ssdm name="empty_2082"/></StgValue>
</operation>

<operation id="1090" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:489 %specmemcore_ln38211 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38211"/></StgValue>
</operation>

<operation id="1091" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:490 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1092" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:492 %empty_2083 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_3_x1, i512 %fifo_B_PE_4_3_x1

]]></Node>
<StgValue><ssdm name="empty_2083"/></StgValue>
</operation>

<operation id="1093" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:493 %specmemcore_ln38214 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38214"/></StgValue>
</operation>

<operation id="1094" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:494 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1095" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:496 %empty_2084 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_3_x1, i512 %fifo_B_PE_5_3_x1

]]></Node>
<StgValue><ssdm name="empty_2084"/></StgValue>
</operation>

<operation id="1096" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:497 %specmemcore_ln38217 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38217"/></StgValue>
</operation>

<operation id="1097" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:498 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1098" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:500 %empty_2085 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_3_x1, i512 %fifo_B_PE_6_3_x1

]]></Node>
<StgValue><ssdm name="empty_2085"/></StgValue>
</operation>

<operation id="1099" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:501 %specmemcore_ln38220 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38220"/></StgValue>
</operation>

<operation id="1100" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:502 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1101" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:504 %empty_2086 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_3_x1, i512 %fifo_B_PE_7_3_x1

]]></Node>
<StgValue><ssdm name="empty_2086"/></StgValue>
</operation>

<operation id="1102" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:505 %specmemcore_ln38223 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38223"/></StgValue>
</operation>

<operation id="1103" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:506 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1104" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:508 %empty_2087 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_3_x1, i512 %fifo_B_PE_8_3_x1

]]></Node>
<StgValue><ssdm name="empty_2087"/></StgValue>
</operation>

<operation id="1105" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:509 %specmemcore_ln38226 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38226"/></StgValue>
</operation>

<operation id="1106" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:510 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1107" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:512 %empty_2088 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_4_x1, i512 %fifo_B_PE_0_4_x1

]]></Node>
<StgValue><ssdm name="empty_2088"/></StgValue>
</operation>

<operation id="1108" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:513 %specmemcore_ln38229 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38229"/></StgValue>
</operation>

<operation id="1109" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:514 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1110" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:516 %empty_2089 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_4_x1, i512 %fifo_B_PE_1_4_x1

]]></Node>
<StgValue><ssdm name="empty_2089"/></StgValue>
</operation>

<operation id="1111" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:517 %specmemcore_ln38232 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38232"/></StgValue>
</operation>

<operation id="1112" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:518 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1113" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:520 %empty_2090 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_4_x1, i512 %fifo_B_PE_2_4_x1

]]></Node>
<StgValue><ssdm name="empty_2090"/></StgValue>
</operation>

<operation id="1114" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:521 %specmemcore_ln38235 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38235"/></StgValue>
</operation>

<operation id="1115" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:522 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1116" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:524 %empty_2091 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_4_x1, i512 %fifo_B_PE_3_4_x1

]]></Node>
<StgValue><ssdm name="empty_2091"/></StgValue>
</operation>

<operation id="1117" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:525 %specmemcore_ln38238 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38238"/></StgValue>
</operation>

<operation id="1118" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:526 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1119" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:528 %empty_2092 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_4_x1, i512 %fifo_B_PE_4_4_x1

]]></Node>
<StgValue><ssdm name="empty_2092"/></StgValue>
</operation>

<operation id="1120" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:529 %specmemcore_ln38241 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38241"/></StgValue>
</operation>

<operation id="1121" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:530 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1122" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:532 %empty_2093 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_4_x1, i512 %fifo_B_PE_5_4_x1

]]></Node>
<StgValue><ssdm name="empty_2093"/></StgValue>
</operation>

<operation id="1123" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:533 %specmemcore_ln38244 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38244"/></StgValue>
</operation>

<operation id="1124" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:534 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1125" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:536 %empty_2094 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_4_x1, i512 %fifo_B_PE_6_4_x1

]]></Node>
<StgValue><ssdm name="empty_2094"/></StgValue>
</operation>

<operation id="1126" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:537 %specmemcore_ln38247 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38247"/></StgValue>
</operation>

<operation id="1127" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:538 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1128" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:540 %empty_2095 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_4_x1, i512 %fifo_B_PE_7_4_x1

]]></Node>
<StgValue><ssdm name="empty_2095"/></StgValue>
</operation>

<operation id="1129" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:541 %specmemcore_ln38250 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38250"/></StgValue>
</operation>

<operation id="1130" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:542 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1131" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:544 %empty_2096 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_4_x1, i512 %fifo_B_PE_8_4_x1

]]></Node>
<StgValue><ssdm name="empty_2096"/></StgValue>
</operation>

<operation id="1132" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:545 %specmemcore_ln38253 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38253"/></StgValue>
</operation>

<operation id="1133" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:546 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1134" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:548 %empty_2097 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_5_x1, i512 %fifo_B_PE_0_5_x1

]]></Node>
<StgValue><ssdm name="empty_2097"/></StgValue>
</operation>

<operation id="1135" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:549 %specmemcore_ln38256 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38256"/></StgValue>
</operation>

<operation id="1136" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:550 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1137" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:552 %empty_2098 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_5_x1, i512 %fifo_B_PE_1_5_x1

]]></Node>
<StgValue><ssdm name="empty_2098"/></StgValue>
</operation>

<operation id="1138" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:553 %specmemcore_ln38259 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38259"/></StgValue>
</operation>

<operation id="1139" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:554 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1140" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:556 %empty_2099 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_5_x1, i512 %fifo_B_PE_2_5_x1

]]></Node>
<StgValue><ssdm name="empty_2099"/></StgValue>
</operation>

<operation id="1141" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:557 %specmemcore_ln38262 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38262"/></StgValue>
</operation>

<operation id="1142" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:558 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1143" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:560 %empty_2100 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_5_x1, i512 %fifo_B_PE_3_5_x1

]]></Node>
<StgValue><ssdm name="empty_2100"/></StgValue>
</operation>

<operation id="1144" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:561 %specmemcore_ln38265 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38265"/></StgValue>
</operation>

<operation id="1145" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:562 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1146" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:564 %empty_2101 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_5_x1, i512 %fifo_B_PE_4_5_x1

]]></Node>
<StgValue><ssdm name="empty_2101"/></StgValue>
</operation>

<operation id="1147" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:565 %specmemcore_ln38268 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38268"/></StgValue>
</operation>

<operation id="1148" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:566 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1149" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:568 %empty_2102 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_5_x1, i512 %fifo_B_PE_5_5_x1

]]></Node>
<StgValue><ssdm name="empty_2102"/></StgValue>
</operation>

<operation id="1150" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:569 %specmemcore_ln38271 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38271"/></StgValue>
</operation>

<operation id="1151" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:570 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1152" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:572 %empty_2103 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_5_x1, i512 %fifo_B_PE_6_5_x1

]]></Node>
<StgValue><ssdm name="empty_2103"/></StgValue>
</operation>

<operation id="1153" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:573 %specmemcore_ln38274 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38274"/></StgValue>
</operation>

<operation id="1154" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:574 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1155" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:576 %empty_2104 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_5_x1, i512 %fifo_B_PE_7_5_x1

]]></Node>
<StgValue><ssdm name="empty_2104"/></StgValue>
</operation>

<operation id="1156" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:577 %specmemcore_ln38277 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38277"/></StgValue>
</operation>

<operation id="1157" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:578 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1158" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:580 %empty_2105 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_5_x1, i512 %fifo_B_PE_8_5_x1

]]></Node>
<StgValue><ssdm name="empty_2105"/></StgValue>
</operation>

<operation id="1159" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:581 %specmemcore_ln38280 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38280"/></StgValue>
</operation>

<operation id="1160" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:582 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1161" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:584 %empty_2106 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_6_x1, i512 %fifo_B_PE_0_6_x1

]]></Node>
<StgValue><ssdm name="empty_2106"/></StgValue>
</operation>

<operation id="1162" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:585 %specmemcore_ln38283 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38283"/></StgValue>
</operation>

<operation id="1163" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:586 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1164" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:588 %empty_2107 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_6_x1, i512 %fifo_B_PE_1_6_x1

]]></Node>
<StgValue><ssdm name="empty_2107"/></StgValue>
</operation>

<operation id="1165" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:589 %specmemcore_ln38286 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38286"/></StgValue>
</operation>

<operation id="1166" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:590 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1167" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:592 %empty_2108 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_6_x1, i512 %fifo_B_PE_2_6_x1

]]></Node>
<StgValue><ssdm name="empty_2108"/></StgValue>
</operation>

<operation id="1168" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:593 %specmemcore_ln38289 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38289"/></StgValue>
</operation>

<operation id="1169" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:594 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1170" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:596 %empty_2109 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_6_x1, i512 %fifo_B_PE_3_6_x1

]]></Node>
<StgValue><ssdm name="empty_2109"/></StgValue>
</operation>

<operation id="1171" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:597 %specmemcore_ln38292 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38292"/></StgValue>
</operation>

<operation id="1172" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:598 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1173" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:600 %empty_2110 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_6_x1, i512 %fifo_B_PE_4_6_x1

]]></Node>
<StgValue><ssdm name="empty_2110"/></StgValue>
</operation>

<operation id="1174" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:601 %specmemcore_ln38295 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38295"/></StgValue>
</operation>

<operation id="1175" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:602 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1176" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:604 %empty_2111 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_6_x1, i512 %fifo_B_PE_5_6_x1

]]></Node>
<StgValue><ssdm name="empty_2111"/></StgValue>
</operation>

<operation id="1177" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:605 %specmemcore_ln38298 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38298"/></StgValue>
</operation>

<operation id="1178" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:606 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1179" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:608 %empty_2112 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_6_x1, i512 %fifo_B_PE_6_6_x1

]]></Node>
<StgValue><ssdm name="empty_2112"/></StgValue>
</operation>

<operation id="1180" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:609 %specmemcore_ln38301 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38301"/></StgValue>
</operation>

<operation id="1181" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:610 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1182" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:612 %empty_2113 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_6_x1, i512 %fifo_B_PE_7_6_x1

]]></Node>
<StgValue><ssdm name="empty_2113"/></StgValue>
</operation>

<operation id="1183" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:613 %specmemcore_ln38304 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38304"/></StgValue>
</operation>

<operation id="1184" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:614 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1185" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:616 %empty_2114 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_6_x1, i512 %fifo_B_PE_8_6_x1

]]></Node>
<StgValue><ssdm name="empty_2114"/></StgValue>
</operation>

<operation id="1186" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:617 %specmemcore_ln38307 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38307"/></StgValue>
</operation>

<operation id="1187" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:618 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1188" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:620 %empty_2115 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_0_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_0_7_x1, i512 %fifo_B_PE_0_7_x1

]]></Node>
<StgValue><ssdm name="empty_2115"/></StgValue>
</operation>

<operation id="1189" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:621 %specmemcore_ln38310 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38310"/></StgValue>
</operation>

<operation id="1190" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:622 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1191" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:624 %empty_2116 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_1_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_1_7_x1, i512 %fifo_B_PE_1_7_x1

]]></Node>
<StgValue><ssdm name="empty_2116"/></StgValue>
</operation>

<operation id="1192" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:625 %specmemcore_ln38313 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_1_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38313"/></StgValue>
</operation>

<operation id="1193" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:626 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_1_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1194" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:628 %empty_2117 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_2_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_2_7_x1, i512 %fifo_B_PE_2_7_x1

]]></Node>
<StgValue><ssdm name="empty_2117"/></StgValue>
</operation>

<operation id="1195" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:629 %specmemcore_ln38316 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_2_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38316"/></StgValue>
</operation>

<operation id="1196" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:630 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_2_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1197" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:632 %empty_2118 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_3_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_3_7_x1, i512 %fifo_B_PE_3_7_x1

]]></Node>
<StgValue><ssdm name="empty_2118"/></StgValue>
</operation>

<operation id="1198" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:633 %specmemcore_ln38319 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_3_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38319"/></StgValue>
</operation>

<operation id="1199" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:634 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_3_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1200" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:636 %empty_2119 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_4_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_4_7_x1, i512 %fifo_B_PE_4_7_x1

]]></Node>
<StgValue><ssdm name="empty_2119"/></StgValue>
</operation>

<operation id="1201" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:637 %specmemcore_ln38322 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38322"/></StgValue>
</operation>

<operation id="1202" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:638 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1203" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:640 %empty_2120 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_5_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_5_7_x1, i512 %fifo_B_PE_5_7_x1

]]></Node>
<StgValue><ssdm name="empty_2120"/></StgValue>
</operation>

<operation id="1204" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:641 %specmemcore_ln38325 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38325"/></StgValue>
</operation>

<operation id="1205" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:642 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1206" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:644 %empty_2121 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_6_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_6_7_x1, i512 %fifo_B_PE_6_7_x1

]]></Node>
<StgValue><ssdm name="empty_2121"/></StgValue>
</operation>

<operation id="1207" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:645 %specmemcore_ln38328 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_6_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38328"/></StgValue>
</operation>

<operation id="1208" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:646 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_6_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1209" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:648 %empty_2122 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_7_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_7_7_x1, i512 %fifo_B_PE_7_7_x1

]]></Node>
<StgValue><ssdm name="empty_2122"/></StgValue>
</operation>

<operation id="1210" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:649 %specmemcore_ln38331 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_7_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38331"/></StgValue>
</operation>

<operation id="1211" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:650 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_7_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1212" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
.split:652 %empty_2123 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_B_PE_8_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %fifo_B_PE_8_7_x1, i512 %fifo_B_PE_8_7_x1

]]></Node>
<StgValue><ssdm name="empty_2123"/></StgValue>
</operation>

<operation id="1213" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:653 %specmemcore_ln38334 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_8_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38334"/></StgValue>
</operation>

<operation id="1214" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:654 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_8_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1215" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:656 %empty_2124 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_0_x1, i16 %fifo_C_drain_PE_0_0_x1

]]></Node>
<StgValue><ssdm name="empty_2124"/></StgValue>
</operation>

<operation id="1216" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:657 %specmemcore_ln38337 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38337"/></StgValue>
</operation>

<operation id="1217" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:658 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1218" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:660 %empty_2125 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_0_x1, i16 %fifo_C_drain_PE_1_0_x1

]]></Node>
<StgValue><ssdm name="empty_2125"/></StgValue>
</operation>

<operation id="1219" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:661 %specmemcore_ln38340 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38340"/></StgValue>
</operation>

<operation id="1220" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:662 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1221" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:664 %empty_2126 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_0_x1, i16 %fifo_C_drain_PE_2_0_x1

]]></Node>
<StgValue><ssdm name="empty_2126"/></StgValue>
</operation>

<operation id="1222" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:665 %specmemcore_ln38343 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38343"/></StgValue>
</operation>

<operation id="1223" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:666 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1224" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:668 %empty_2127 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_0_x1, i16 %fifo_C_drain_PE_3_0_x1

]]></Node>
<StgValue><ssdm name="empty_2127"/></StgValue>
</operation>

<operation id="1225" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:669 %specmemcore_ln38346 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38346"/></StgValue>
</operation>

<operation id="1226" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:670 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1227" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:672 %empty_2128 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_0_x1, i16 %fifo_C_drain_PE_4_0_x1

]]></Node>
<StgValue><ssdm name="empty_2128"/></StgValue>
</operation>

<operation id="1228" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:673 %specmemcore_ln38349 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38349"/></StgValue>
</operation>

<operation id="1229" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:674 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1230" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:676 %empty_2129 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_0_x1, i16 %fifo_C_drain_PE_5_0_x1

]]></Node>
<StgValue><ssdm name="empty_2129"/></StgValue>
</operation>

<operation id="1231" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:677 %specmemcore_ln38352 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38352"/></StgValue>
</operation>

<operation id="1232" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:678 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1233" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:680 %empty_2130 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_0_x1, i16 %fifo_C_drain_PE_6_0_x1

]]></Node>
<StgValue><ssdm name="empty_2130"/></StgValue>
</operation>

<operation id="1234" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:681 %specmemcore_ln38355 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38355"/></StgValue>
</operation>

<operation id="1235" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:682 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1236" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:684 %empty_2131 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_0_x1, i16 %fifo_C_drain_PE_7_0_x1

]]></Node>
<StgValue><ssdm name="empty_2131"/></StgValue>
</operation>

<operation id="1237" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:685 %specmemcore_ln38358 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38358"/></StgValue>
</operation>

<operation id="1238" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:686 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1239" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:688 %empty_2132 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_1_x1, i16 %fifo_C_drain_PE_0_1_x1

]]></Node>
<StgValue><ssdm name="empty_2132"/></StgValue>
</operation>

<operation id="1240" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:689 %specmemcore_ln38361 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38361"/></StgValue>
</operation>

<operation id="1241" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:690 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1242" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:692 %empty_2133 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_1_x1, i16 %fifo_C_drain_PE_1_1_x1

]]></Node>
<StgValue><ssdm name="empty_2133"/></StgValue>
</operation>

<operation id="1243" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:693 %specmemcore_ln38364 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38364"/></StgValue>
</operation>

<operation id="1244" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:694 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1245" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:696 %empty_2134 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_1_x1, i16 %fifo_C_drain_PE_2_1_x1

]]></Node>
<StgValue><ssdm name="empty_2134"/></StgValue>
</operation>

<operation id="1246" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:697 %specmemcore_ln38367 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38367"/></StgValue>
</operation>

<operation id="1247" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:698 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1248" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:700 %empty_2135 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_1_x1, i16 %fifo_C_drain_PE_3_1_x1

]]></Node>
<StgValue><ssdm name="empty_2135"/></StgValue>
</operation>

<operation id="1249" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:701 %specmemcore_ln38370 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38370"/></StgValue>
</operation>

<operation id="1250" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:702 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1251" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:704 %empty_2136 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_1_x1, i16 %fifo_C_drain_PE_4_1_x1

]]></Node>
<StgValue><ssdm name="empty_2136"/></StgValue>
</operation>

<operation id="1252" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:705 %specmemcore_ln38373 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38373"/></StgValue>
</operation>

<operation id="1253" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:706 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1254" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:708 %empty_2137 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_1_x1, i16 %fifo_C_drain_PE_5_1_x1

]]></Node>
<StgValue><ssdm name="empty_2137"/></StgValue>
</operation>

<operation id="1255" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:709 %specmemcore_ln38376 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38376"/></StgValue>
</operation>

<operation id="1256" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:710 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1257" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:712 %empty_2138 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_1_x1, i16 %fifo_C_drain_PE_6_1_x1

]]></Node>
<StgValue><ssdm name="empty_2138"/></StgValue>
</operation>

<operation id="1258" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:713 %specmemcore_ln38379 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38379"/></StgValue>
</operation>

<operation id="1259" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:714 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1260" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:716 %empty_2139 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_1_x1, i16 %fifo_C_drain_PE_7_1_x1

]]></Node>
<StgValue><ssdm name="empty_2139"/></StgValue>
</operation>

<operation id="1261" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:717 %specmemcore_ln38382 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38382"/></StgValue>
</operation>

<operation id="1262" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:718 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1263" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:720 %empty_2140 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_2_x1, i16 %fifo_C_drain_PE_0_2_x1

]]></Node>
<StgValue><ssdm name="empty_2140"/></StgValue>
</operation>

<operation id="1264" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:721 %specmemcore_ln38385 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38385"/></StgValue>
</operation>

<operation id="1265" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:722 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1266" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:724 %empty_2141 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_2_x1, i16 %fifo_C_drain_PE_1_2_x1

]]></Node>
<StgValue><ssdm name="empty_2141"/></StgValue>
</operation>

<operation id="1267" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:725 %specmemcore_ln38388 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38388"/></StgValue>
</operation>

<operation id="1268" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:726 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1269" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:728 %empty_2142 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_2_x1, i16 %fifo_C_drain_PE_2_2_x1

]]></Node>
<StgValue><ssdm name="empty_2142"/></StgValue>
</operation>

<operation id="1270" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:729 %specmemcore_ln38391 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38391"/></StgValue>
</operation>

<operation id="1271" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:730 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1272" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:732 %empty_2143 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_2_x1, i16 %fifo_C_drain_PE_3_2_x1

]]></Node>
<StgValue><ssdm name="empty_2143"/></StgValue>
</operation>

<operation id="1273" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:733 %specmemcore_ln38394 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38394"/></StgValue>
</operation>

<operation id="1274" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:734 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1275" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:736 %empty_2144 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_2_x1, i16 %fifo_C_drain_PE_4_2_x1

]]></Node>
<StgValue><ssdm name="empty_2144"/></StgValue>
</operation>

<operation id="1276" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:737 %specmemcore_ln38397 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38397"/></StgValue>
</operation>

<operation id="1277" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:738 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1278" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:740 %empty_2145 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_2_x1, i16 %fifo_C_drain_PE_5_2_x1

]]></Node>
<StgValue><ssdm name="empty_2145"/></StgValue>
</operation>

<operation id="1279" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:741 %specmemcore_ln38400 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38400"/></StgValue>
</operation>

<operation id="1280" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:742 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1281" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:744 %empty_2146 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_2_x1, i16 %fifo_C_drain_PE_6_2_x1

]]></Node>
<StgValue><ssdm name="empty_2146"/></StgValue>
</operation>

<operation id="1282" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:745 %specmemcore_ln38403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38403"/></StgValue>
</operation>

<operation id="1283" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:746 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1284" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:748 %empty_2147 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_2_x1, i16 %fifo_C_drain_PE_7_2_x1

]]></Node>
<StgValue><ssdm name="empty_2147"/></StgValue>
</operation>

<operation id="1285" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:749 %specmemcore_ln38406 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38406"/></StgValue>
</operation>

<operation id="1286" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:750 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1287" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:752 %empty_2148 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_3_x1, i16 %fifo_C_drain_PE_0_3_x1

]]></Node>
<StgValue><ssdm name="empty_2148"/></StgValue>
</operation>

<operation id="1288" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:753 %specmemcore_ln38409 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38409"/></StgValue>
</operation>

<operation id="1289" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:754 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1290" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:756 %empty_2149 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_3_x1, i16 %fifo_C_drain_PE_1_3_x1

]]></Node>
<StgValue><ssdm name="empty_2149"/></StgValue>
</operation>

<operation id="1291" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:757 %specmemcore_ln38412 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38412"/></StgValue>
</operation>

<operation id="1292" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:758 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1293" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:760 %empty_2150 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_3_x1, i16 %fifo_C_drain_PE_2_3_x1

]]></Node>
<StgValue><ssdm name="empty_2150"/></StgValue>
</operation>

<operation id="1294" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:761 %specmemcore_ln38415 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38415"/></StgValue>
</operation>

<operation id="1295" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:762 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1296" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:764 %empty_2151 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_3_x1, i16 %fifo_C_drain_PE_3_3_x1

]]></Node>
<StgValue><ssdm name="empty_2151"/></StgValue>
</operation>

<operation id="1297" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:765 %specmemcore_ln38418 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38418"/></StgValue>
</operation>

<operation id="1298" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:766 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1299" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:768 %empty_2152 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_3_x1, i16 %fifo_C_drain_PE_4_3_x1

]]></Node>
<StgValue><ssdm name="empty_2152"/></StgValue>
</operation>

<operation id="1300" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:769 %specmemcore_ln38421 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38421"/></StgValue>
</operation>

<operation id="1301" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:770 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1302" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:772 %empty_2153 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_3_x1, i16 %fifo_C_drain_PE_5_3_x1

]]></Node>
<StgValue><ssdm name="empty_2153"/></StgValue>
</operation>

<operation id="1303" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:773 %specmemcore_ln38424 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38424"/></StgValue>
</operation>

<operation id="1304" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:774 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1305" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:776 %empty_2154 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_3_x1, i16 %fifo_C_drain_PE_6_3_x1

]]></Node>
<StgValue><ssdm name="empty_2154"/></StgValue>
</operation>

<operation id="1306" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:777 %specmemcore_ln38427 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38427"/></StgValue>
</operation>

<operation id="1307" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:778 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1308" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:780 %empty_2155 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_3_x1, i16 %fifo_C_drain_PE_7_3_x1

]]></Node>
<StgValue><ssdm name="empty_2155"/></StgValue>
</operation>

<operation id="1309" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:781 %specmemcore_ln38430 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38430"/></StgValue>
</operation>

<operation id="1310" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:782 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1311" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:784 %empty_2156 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_4_x1, i16 %fifo_C_drain_PE_0_4_x1

]]></Node>
<StgValue><ssdm name="empty_2156"/></StgValue>
</operation>

<operation id="1312" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:785 %specmemcore_ln38433 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38433"/></StgValue>
</operation>

<operation id="1313" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:786 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1314" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:788 %empty_2157 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_4_x1, i16 %fifo_C_drain_PE_1_4_x1

]]></Node>
<StgValue><ssdm name="empty_2157"/></StgValue>
</operation>

<operation id="1315" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:789 %specmemcore_ln38436 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38436"/></StgValue>
</operation>

<operation id="1316" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:790 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1317" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:792 %empty_2158 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_4_x1, i16 %fifo_C_drain_PE_2_4_x1

]]></Node>
<StgValue><ssdm name="empty_2158"/></StgValue>
</operation>

<operation id="1318" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:793 %specmemcore_ln38439 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38439"/></StgValue>
</operation>

<operation id="1319" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:794 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1320" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:796 %empty_2159 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_4_x1, i16 %fifo_C_drain_PE_3_4_x1

]]></Node>
<StgValue><ssdm name="empty_2159"/></StgValue>
</operation>

<operation id="1321" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:797 %specmemcore_ln38442 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38442"/></StgValue>
</operation>

<operation id="1322" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:798 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1323" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:800 %empty_2160 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_4_x1, i16 %fifo_C_drain_PE_4_4_x1

]]></Node>
<StgValue><ssdm name="empty_2160"/></StgValue>
</operation>

<operation id="1324" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:801 %specmemcore_ln38445 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38445"/></StgValue>
</operation>

<operation id="1325" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:802 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1326" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:804 %empty_2161 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_4_x1, i16 %fifo_C_drain_PE_5_4_x1

]]></Node>
<StgValue><ssdm name="empty_2161"/></StgValue>
</operation>

<operation id="1327" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:805 %specmemcore_ln38448 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38448"/></StgValue>
</operation>

<operation id="1328" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:806 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1329" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:808 %empty_2162 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_4_x1, i16 %fifo_C_drain_PE_6_4_x1

]]></Node>
<StgValue><ssdm name="empty_2162"/></StgValue>
</operation>

<operation id="1330" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:809 %specmemcore_ln38451 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38451"/></StgValue>
</operation>

<operation id="1331" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:810 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1332" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:812 %empty_2163 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_4_x1, i16 %fifo_C_drain_PE_7_4_x1

]]></Node>
<StgValue><ssdm name="empty_2163"/></StgValue>
</operation>

<operation id="1333" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:813 %specmemcore_ln38454 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38454"/></StgValue>
</operation>

<operation id="1334" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:814 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1335" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:816 %empty_2164 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_5_x1, i16 %fifo_C_drain_PE_0_5_x1

]]></Node>
<StgValue><ssdm name="empty_2164"/></StgValue>
</operation>

<operation id="1336" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:817 %specmemcore_ln38457 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38457"/></StgValue>
</operation>

<operation id="1337" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:818 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1338" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:820 %empty_2165 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_5_x1, i16 %fifo_C_drain_PE_1_5_x1

]]></Node>
<StgValue><ssdm name="empty_2165"/></StgValue>
</operation>

<operation id="1339" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:821 %specmemcore_ln38460 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38460"/></StgValue>
</operation>

<operation id="1340" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:822 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1341" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:824 %empty_2166 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_5_x1, i16 %fifo_C_drain_PE_2_5_x1

]]></Node>
<StgValue><ssdm name="empty_2166"/></StgValue>
</operation>

<operation id="1342" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:825 %specmemcore_ln38463 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38463"/></StgValue>
</operation>

<operation id="1343" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:826 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1344" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:828 %empty_2167 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_5_x1, i16 %fifo_C_drain_PE_3_5_x1

]]></Node>
<StgValue><ssdm name="empty_2167"/></StgValue>
</operation>

<operation id="1345" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:829 %specmemcore_ln38466 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38466"/></StgValue>
</operation>

<operation id="1346" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:830 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1347" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:832 %empty_2168 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_5_x1, i16 %fifo_C_drain_PE_4_5_x1

]]></Node>
<StgValue><ssdm name="empty_2168"/></StgValue>
</operation>

<operation id="1348" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:833 %specmemcore_ln38469 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38469"/></StgValue>
</operation>

<operation id="1349" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:834 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1350" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:836 %empty_2169 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_5_x1, i16 %fifo_C_drain_PE_5_5_x1

]]></Node>
<StgValue><ssdm name="empty_2169"/></StgValue>
</operation>

<operation id="1351" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:837 %specmemcore_ln38472 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38472"/></StgValue>
</operation>

<operation id="1352" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:838 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1353" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:840 %empty_2170 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_5_x1, i16 %fifo_C_drain_PE_6_5_x1

]]></Node>
<StgValue><ssdm name="empty_2170"/></StgValue>
</operation>

<operation id="1354" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:841 %specmemcore_ln38475 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38475"/></StgValue>
</operation>

<operation id="1355" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:842 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1356" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:844 %empty_2171 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_5_x1, i16 %fifo_C_drain_PE_7_5_x1

]]></Node>
<StgValue><ssdm name="empty_2171"/></StgValue>
</operation>

<operation id="1357" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:845 %specmemcore_ln38478 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38478"/></StgValue>
</operation>

<operation id="1358" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:846 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1359" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:848 %empty_2172 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_6_x1, i16 %fifo_C_drain_PE_0_6_x1

]]></Node>
<StgValue><ssdm name="empty_2172"/></StgValue>
</operation>

<operation id="1360" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:849 %specmemcore_ln38481 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38481"/></StgValue>
</operation>

<operation id="1361" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:850 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1362" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:852 %empty_2173 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_6_x1, i16 %fifo_C_drain_PE_1_6_x1

]]></Node>
<StgValue><ssdm name="empty_2173"/></StgValue>
</operation>

<operation id="1363" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:853 %specmemcore_ln38484 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38484"/></StgValue>
</operation>

<operation id="1364" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:854 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1365" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:856 %empty_2174 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_6_x1, i16 %fifo_C_drain_PE_2_6_x1

]]></Node>
<StgValue><ssdm name="empty_2174"/></StgValue>
</operation>

<operation id="1366" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:857 %specmemcore_ln38487 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38487"/></StgValue>
</operation>

<operation id="1367" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:858 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1368" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:860 %empty_2175 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_6_x1, i16 %fifo_C_drain_PE_3_6_x1

]]></Node>
<StgValue><ssdm name="empty_2175"/></StgValue>
</operation>

<operation id="1369" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:861 %specmemcore_ln38490 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38490"/></StgValue>
</operation>

<operation id="1370" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:862 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1371" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:864 %empty_2176 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_6_x1, i16 %fifo_C_drain_PE_4_6_x1

]]></Node>
<StgValue><ssdm name="empty_2176"/></StgValue>
</operation>

<operation id="1372" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:865 %specmemcore_ln38493 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38493"/></StgValue>
</operation>

<operation id="1373" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:866 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1374" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:868 %empty_2177 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_6_x1, i16 %fifo_C_drain_PE_5_6_x1

]]></Node>
<StgValue><ssdm name="empty_2177"/></StgValue>
</operation>

<operation id="1375" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:869 %specmemcore_ln38496 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38496"/></StgValue>
</operation>

<operation id="1376" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:870 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1377" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:872 %empty_2178 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_6_x1, i16 %fifo_C_drain_PE_6_6_x1

]]></Node>
<StgValue><ssdm name="empty_2178"/></StgValue>
</operation>

<operation id="1378" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:873 %specmemcore_ln38499 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38499"/></StgValue>
</operation>

<operation id="1379" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:874 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1380" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:876 %empty_2179 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_6_x1, i16 %fifo_C_drain_PE_7_6_x1

]]></Node>
<StgValue><ssdm name="empty_2179"/></StgValue>
</operation>

<operation id="1381" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:877 %specmemcore_ln38502 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38502"/></StgValue>
</operation>

<operation id="1382" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:878 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1383" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:880 %empty_2180 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_0_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_0_7_x1, i16 %fifo_C_drain_PE_0_7_x1

]]></Node>
<StgValue><ssdm name="empty_2180"/></StgValue>
</operation>

<operation id="1384" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:881 %specmemcore_ln38505 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_0_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38505"/></StgValue>
</operation>

<operation id="1385" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:882 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_0_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1386" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:884 %empty_2181 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_1_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_1_7_x1, i16 %fifo_C_drain_PE_1_7_x1

]]></Node>
<StgValue><ssdm name="empty_2181"/></StgValue>
</operation>

<operation id="1387" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:885 %specmemcore_ln38508 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38508"/></StgValue>
</operation>

<operation id="1388" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:886 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1389" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:888 %empty_2182 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_2_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_2_7_x1, i16 %fifo_C_drain_PE_2_7_x1

]]></Node>
<StgValue><ssdm name="empty_2182"/></StgValue>
</operation>

<operation id="1390" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:889 %specmemcore_ln38511 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_2_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38511"/></StgValue>
</operation>

<operation id="1391" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:890 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_2_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1392" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:892 %empty_2183 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_3_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_3_7_x1, i16 %fifo_C_drain_PE_3_7_x1

]]></Node>
<StgValue><ssdm name="empty_2183"/></StgValue>
</operation>

<operation id="1393" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:893 %specmemcore_ln38514 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_3_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38514"/></StgValue>
</operation>

<operation id="1394" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:894 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_3_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1395" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:896 %empty_2184 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_4_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_4_7_x1, i16 %fifo_C_drain_PE_4_7_x1

]]></Node>
<StgValue><ssdm name="empty_2184"/></StgValue>
</operation>

<operation id="1396" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:897 %specmemcore_ln38517 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38517"/></StgValue>
</operation>

<operation id="1397" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:898 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1398" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:900 %empty_2185 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_5_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_5_7_x1, i16 %fifo_C_drain_PE_5_7_x1

]]></Node>
<StgValue><ssdm name="empty_2185"/></StgValue>
</operation>

<operation id="1399" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:901 %specmemcore_ln38520 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_5_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38520"/></StgValue>
</operation>

<operation id="1400" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:902 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_5_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1401" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:904 %empty_2186 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_6_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_6_7_x1, i16 %fifo_C_drain_PE_6_7_x1

]]></Node>
<StgValue><ssdm name="empty_2186"/></StgValue>
</operation>

<operation id="1402" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:905 %specmemcore_ln38523 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_6_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38523"/></StgValue>
</operation>

<operation id="1403" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:906 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_6_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1404" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.split:908 %empty_2187 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_PE_7_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %fifo_C_drain_PE_7_7_x1, i16 %fifo_C_drain_PE_7_7_x1

]]></Node>
<StgValue><ssdm name="empty_2187"/></StgValue>
</operation>

<operation id="1405" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:909 %specmemcore_ln38526 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38526"/></StgValue>
</operation>

<operation id="1406" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:910 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1407" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:912 %empty_2188 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x1

]]></Node>
<StgValue><ssdm name="empty_2188"/></StgValue>
</operation>

<operation id="1408" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:913 %specmemcore_ln38529 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38529"/></StgValue>
</operation>

<operation id="1409" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:914 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1410" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:916 %empty_2189 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x1

]]></Node>
<StgValue><ssdm name="empty_2189"/></StgValue>
</operation>

<operation id="1411" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:917 %specmemcore_ln38532 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38532"/></StgValue>
</operation>

<operation id="1412" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:918 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1413" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:920 %empty_2190 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x1

]]></Node>
<StgValue><ssdm name="empty_2190"/></StgValue>
</operation>

<operation id="1414" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:921 %specmemcore_ln38535 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38535"/></StgValue>
</operation>

<operation id="1415" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:922 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1416" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:924 %empty_2191 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x1

]]></Node>
<StgValue><ssdm name="empty_2191"/></StgValue>
</operation>

<operation id="1417" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:925 %specmemcore_ln38538 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38538"/></StgValue>
</operation>

<operation id="1418" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:926 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1419" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:928 %empty_2192 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x1

]]></Node>
<StgValue><ssdm name="empty_2192"/></StgValue>
</operation>

<operation id="1420" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:929 %specmemcore_ln38541 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38541"/></StgValue>
</operation>

<operation id="1421" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:930 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1422" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:932 %empty_2193 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x1

]]></Node>
<StgValue><ssdm name="empty_2193"/></StgValue>
</operation>

<operation id="1423" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:933 %specmemcore_ln38544 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38544"/></StgValue>
</operation>

<operation id="1424" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:934 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1425" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:936 %empty_2194 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x1

]]></Node>
<StgValue><ssdm name="empty_2194"/></StgValue>
</operation>

<operation id="1426" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:937 %specmemcore_ln38547 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38547"/></StgValue>
</operation>

<operation id="1427" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:938 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1428" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:940 %empty_2195 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_0_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x1

]]></Node>
<StgValue><ssdm name="empty_2195"/></StgValue>
</operation>

<operation id="1429" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:941 %specmemcore_ln38550 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38550"/></StgValue>
</operation>

<operation id="1430" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:942 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1431" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:944 %empty_2196 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1

]]></Node>
<StgValue><ssdm name="empty_2196"/></StgValue>
</operation>

<operation id="1432" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:945 %specmemcore_ln38556 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38556"/></StgValue>
</operation>

<operation id="1433" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:946 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1434" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:948 %empty_2197 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1

]]></Node>
<StgValue><ssdm name="empty_2197"/></StgValue>
</operation>

<operation id="1435" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:949 %specmemcore_ln38559 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38559"/></StgValue>
</operation>

<operation id="1436" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:950 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1437" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:952 %empty_2198 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x1

]]></Node>
<StgValue><ssdm name="empty_2198"/></StgValue>
</operation>

<operation id="1438" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:953 %specmemcore_ln38562 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38562"/></StgValue>
</operation>

<operation id="1439" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:954 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1440" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:956 %empty_2199 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x1

]]></Node>
<StgValue><ssdm name="empty_2199"/></StgValue>
</operation>

<operation id="1441" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:957 %specmemcore_ln38565 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38565"/></StgValue>
</operation>

<operation id="1442" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:958 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1443" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:960 %empty_2200 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x1

]]></Node>
<StgValue><ssdm name="empty_2200"/></StgValue>
</operation>

<operation id="1444" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:961 %specmemcore_ln38568 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38568"/></StgValue>
</operation>

<operation id="1445" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:962 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1446" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:964 %empty_2201 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x1

]]></Node>
<StgValue><ssdm name="empty_2201"/></StgValue>
</operation>

<operation id="1447" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:965 %specmemcore_ln38571 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38571"/></StgValue>
</operation>

<operation id="1448" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:966 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1449" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:968 %empty_2202 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x1

]]></Node>
<StgValue><ssdm name="empty_2202"/></StgValue>
</operation>

<operation id="1450" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:969 %specmemcore_ln38574 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38574"/></StgValue>
</operation>

<operation id="1451" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:970 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1452" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:972 %empty_2203 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_1_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x1

]]></Node>
<StgValue><ssdm name="empty_2203"/></StgValue>
</operation>

<operation id="1453" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:973 %specmemcore_ln38577 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38577"/></StgValue>
</operation>

<operation id="1454" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:974 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1455" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:976 %empty_2204 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x1

]]></Node>
<StgValue><ssdm name="empty_2204"/></StgValue>
</operation>

<operation id="1456" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:977 %specmemcore_ln38583 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38583"/></StgValue>
</operation>

<operation id="1457" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:978 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1458" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:980 %empty_2205 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1

]]></Node>
<StgValue><ssdm name="empty_2205"/></StgValue>
</operation>

<operation id="1459" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:981 %specmemcore_ln38586 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38586"/></StgValue>
</operation>

<operation id="1460" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:982 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1461" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:984 %empty_2206 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1

]]></Node>
<StgValue><ssdm name="empty_2206"/></StgValue>
</operation>

<operation id="1462" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:985 %specmemcore_ln38589 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38589"/></StgValue>
</operation>

<operation id="1463" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:986 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1464" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:988 %empty_2207 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x1

]]></Node>
<StgValue><ssdm name="empty_2207"/></StgValue>
</operation>

<operation id="1465" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:989 %specmemcore_ln38592 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38592"/></StgValue>
</operation>

<operation id="1466" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:990 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1467" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:992 %empty_2208 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x1

]]></Node>
<StgValue><ssdm name="empty_2208"/></StgValue>
</operation>

<operation id="1468" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:993 %specmemcore_ln38595 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38595"/></StgValue>
</operation>

<operation id="1469" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:994 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1470" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:996 %empty_2209 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x1

]]></Node>
<StgValue><ssdm name="empty_2209"/></StgValue>
</operation>

<operation id="1471" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:997 %specmemcore_ln38598 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38598"/></StgValue>
</operation>

<operation id="1472" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:998 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1473" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1000 %empty_2210 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x1

]]></Node>
<StgValue><ssdm name="empty_2210"/></StgValue>
</operation>

<operation id="1474" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1001 %specmemcore_ln38601 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38601"/></StgValue>
</operation>

<operation id="1475" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1002 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1476" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1004 %empty_2211 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_2_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x1

]]></Node>
<StgValue><ssdm name="empty_2211"/></StgValue>
</operation>

<operation id="1477" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1005 %specmemcore_ln38604 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38604"/></StgValue>
</operation>

<operation id="1478" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1006 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1479" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1008 %empty_2212 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x1

]]></Node>
<StgValue><ssdm name="empty_2212"/></StgValue>
</operation>

<operation id="1480" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1009 %specmemcore_ln38610 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38610"/></StgValue>
</operation>

<operation id="1481" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1010 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1482" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1012 %empty_2213 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x1

]]></Node>
<StgValue><ssdm name="empty_2213"/></StgValue>
</operation>

<operation id="1483" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1013 %specmemcore_ln38613 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38613"/></StgValue>
</operation>

<operation id="1484" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1014 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1485" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1016 %empty_2214 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x1

]]></Node>
<StgValue><ssdm name="empty_2214"/></StgValue>
</operation>

<operation id="1486" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1017 %specmemcore_ln38616 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38616"/></StgValue>
</operation>

<operation id="1487" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1018 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1488" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1020 %empty_2215 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x1

]]></Node>
<StgValue><ssdm name="empty_2215"/></StgValue>
</operation>

<operation id="1489" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1021 %specmemcore_ln38619 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38619"/></StgValue>
</operation>

<operation id="1490" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1022 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1491" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1024 %empty_2216 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x1

]]></Node>
<StgValue><ssdm name="empty_2216"/></StgValue>
</operation>

<operation id="1492" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1025 %specmemcore_ln38622 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38622"/></StgValue>
</operation>

<operation id="1493" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1026 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1494" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1028 %empty_2217 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x1

]]></Node>
<StgValue><ssdm name="empty_2217"/></StgValue>
</operation>

<operation id="1495" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1029 %specmemcore_ln38625 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38625"/></StgValue>
</operation>

<operation id="1496" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1030 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1497" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1032 %empty_2218 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x1

]]></Node>
<StgValue><ssdm name="empty_2218"/></StgValue>
</operation>

<operation id="1498" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1033 %specmemcore_ln38628 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38628"/></StgValue>
</operation>

<operation id="1499" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1034 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1500" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1036 %empty_2219 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_3_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x1

]]></Node>
<StgValue><ssdm name="empty_2219"/></StgValue>
</operation>

<operation id="1501" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1037 %specmemcore_ln38631 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38631"/></StgValue>
</operation>

<operation id="1502" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1038 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_3_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1503" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1040 %empty_2220 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x1

]]></Node>
<StgValue><ssdm name="empty_2220"/></StgValue>
</operation>

<operation id="1504" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1041 %specmemcore_ln38637 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38637"/></StgValue>
</operation>

<operation id="1505" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1042 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1506" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1044 %empty_2221 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x1

]]></Node>
<StgValue><ssdm name="empty_2221"/></StgValue>
</operation>

<operation id="1507" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1045 %specmemcore_ln38640 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38640"/></StgValue>
</operation>

<operation id="1508" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1046 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1509" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1048 %empty_2222 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x1

]]></Node>
<StgValue><ssdm name="empty_2222"/></StgValue>
</operation>

<operation id="1510" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1049 %specmemcore_ln38643 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38643"/></StgValue>
</operation>

<operation id="1511" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1050 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1512" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1052 %empty_2223 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x1

]]></Node>
<StgValue><ssdm name="empty_2223"/></StgValue>
</operation>

<operation id="1513" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1053 %specmemcore_ln38646 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38646"/></StgValue>
</operation>

<operation id="1514" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1054 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1515" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1056 %empty_2224 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x1

]]></Node>
<StgValue><ssdm name="empty_2224"/></StgValue>
</operation>

<operation id="1516" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1057 %specmemcore_ln38649 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38649"/></StgValue>
</operation>

<operation id="1517" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1058 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1518" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1060 %empty_2225 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x1

]]></Node>
<StgValue><ssdm name="empty_2225"/></StgValue>
</operation>

<operation id="1519" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1061 %specmemcore_ln38652 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38652"/></StgValue>
</operation>

<operation id="1520" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1062 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1521" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1064 %empty_2226 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x1

]]></Node>
<StgValue><ssdm name="empty_2226"/></StgValue>
</operation>

<operation id="1522" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1065 %specmemcore_ln38655 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38655"/></StgValue>
</operation>

<operation id="1523" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1066 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1524" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1068 %empty_2227 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_4_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x1

]]></Node>
<StgValue><ssdm name="empty_2227"/></StgValue>
</operation>

<operation id="1525" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1069 %specmemcore_ln38658 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38658"/></StgValue>
</operation>

<operation id="1526" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1070 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1527" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1072 %empty_2228 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x1

]]></Node>
<StgValue><ssdm name="empty_2228"/></StgValue>
</operation>

<operation id="1528" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1073 %specmemcore_ln38664 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38664"/></StgValue>
</operation>

<operation id="1529" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1074 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1530" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1076 %empty_2229 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x1

]]></Node>
<StgValue><ssdm name="empty_2229"/></StgValue>
</operation>

<operation id="1531" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1077 %specmemcore_ln38667 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38667"/></StgValue>
</operation>

<operation id="1532" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1078 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1533" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1080 %empty_2230 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x1

]]></Node>
<StgValue><ssdm name="empty_2230"/></StgValue>
</operation>

<operation id="1534" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1081 %specmemcore_ln38670 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38670"/></StgValue>
</operation>

<operation id="1535" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1082 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1536" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1084 %empty_2231 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x1

]]></Node>
<StgValue><ssdm name="empty_2231"/></StgValue>
</operation>

<operation id="1537" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1085 %specmemcore_ln38673 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38673"/></StgValue>
</operation>

<operation id="1538" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1086 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1539" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1088 %empty_2232 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x1

]]></Node>
<StgValue><ssdm name="empty_2232"/></StgValue>
</operation>

<operation id="1540" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1089 %specmemcore_ln38676 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38676"/></StgValue>
</operation>

<operation id="1541" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1090 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1542" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1092 %empty_2233 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x1

]]></Node>
<StgValue><ssdm name="empty_2233"/></StgValue>
</operation>

<operation id="1543" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1093 %specmemcore_ln38679 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38679"/></StgValue>
</operation>

<operation id="1544" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1094 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1545" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1096 %empty_2234 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x1

]]></Node>
<StgValue><ssdm name="empty_2234"/></StgValue>
</operation>

<operation id="1546" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1097 %specmemcore_ln38682 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38682"/></StgValue>
</operation>

<operation id="1547" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1098 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1548" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1100 %empty_2235 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_5_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x1

]]></Node>
<StgValue><ssdm name="empty_2235"/></StgValue>
</operation>

<operation id="1549" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1101 %specmemcore_ln38685 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38685"/></StgValue>
</operation>

<operation id="1550" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_5_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1551" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1104 %empty_2236 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x1

]]></Node>
<StgValue><ssdm name="empty_2236"/></StgValue>
</operation>

<operation id="1552" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1105 %specmemcore_ln38691 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38691"/></StgValue>
</operation>

<operation id="1553" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1554" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1108 %empty_2237 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x1

]]></Node>
<StgValue><ssdm name="empty_2237"/></StgValue>
</operation>

<operation id="1555" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1109 %specmemcore_ln38694 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38694"/></StgValue>
</operation>

<operation id="1556" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1557" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1112 %empty_2238 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x1

]]></Node>
<StgValue><ssdm name="empty_2238"/></StgValue>
</operation>

<operation id="1558" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1113 %specmemcore_ln38697 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38697"/></StgValue>
</operation>

<operation id="1559" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1560" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1116 %empty_2239 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x1

]]></Node>
<StgValue><ssdm name="empty_2239"/></StgValue>
</operation>

<operation id="1561" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1117 %specmemcore_ln38700 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38700"/></StgValue>
</operation>

<operation id="1562" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1563" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1120 %empty_2240 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x1

]]></Node>
<StgValue><ssdm name="empty_2240"/></StgValue>
</operation>

<operation id="1564" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1121 %specmemcore_ln38703 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38703"/></StgValue>
</operation>

<operation id="1565" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1566" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1124 %empty_2241 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x1

]]></Node>
<StgValue><ssdm name="empty_2241"/></StgValue>
</operation>

<operation id="1567" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1125 %specmemcore_ln38706 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38706"/></StgValue>
</operation>

<operation id="1568" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1569" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1128 %empty_2242 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x1

]]></Node>
<StgValue><ssdm name="empty_2242"/></StgValue>
</operation>

<operation id="1570" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1129 %specmemcore_ln38709 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38709"/></StgValue>
</operation>

<operation id="1571" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1572" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1132 %empty_2243 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_6_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x1

]]></Node>
<StgValue><ssdm name="empty_2243"/></StgValue>
</operation>

<operation id="1573" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1133 %specmemcore_ln38712 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38712"/></StgValue>
</operation>

<operation id="1574" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_6_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1575" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1136 %empty_2244 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x1

]]></Node>
<StgValue><ssdm name="empty_2244"/></StgValue>
</operation>

<operation id="1576" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1137 %specmemcore_ln38718 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38718"/></StgValue>
</operation>

<operation id="1577" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1578" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1140 %empty_2245 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x1

]]></Node>
<StgValue><ssdm name="empty_2245"/></StgValue>
</operation>

<operation id="1579" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1141 %specmemcore_ln38721 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38721"/></StgValue>
</operation>

<operation id="1580" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1581" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1144 %empty_2246 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x1

]]></Node>
<StgValue><ssdm name="empty_2246"/></StgValue>
</operation>

<operation id="1582" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1145 %specmemcore_ln38724 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38724"/></StgValue>
</operation>

<operation id="1583" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1584" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1148 %empty_2247 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x1

]]></Node>
<StgValue><ssdm name="empty_2247"/></StgValue>
</operation>

<operation id="1585" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1149 %specmemcore_ln38727 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38727"/></StgValue>
</operation>

<operation id="1586" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1587" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1152 %empty_2248 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x1

]]></Node>
<StgValue><ssdm name="empty_2248"/></StgValue>
</operation>

<operation id="1588" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1153 %specmemcore_ln38730 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38730"/></StgValue>
</operation>

<operation id="1589" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1590" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1156 %empty_2249 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x1

]]></Node>
<StgValue><ssdm name="empty_2249"/></StgValue>
</operation>

<operation id="1591" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1157 %specmemcore_ln38733 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38733"/></StgValue>
</operation>

<operation id="1592" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1593" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1160 %empty_2250 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x1

]]></Node>
<StgValue><ssdm name="empty_2250"/></StgValue>
</operation>

<operation id="1594" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1161 %specmemcore_ln38736 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38736"/></StgValue>
</operation>

<operation id="1595" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1162 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1596" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1164 %empty_2251 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L1_out_7_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x1, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x1

]]></Node>
<StgValue><ssdm name="empty_2251"/></StgValue>
</operation>

<operation id="1597" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1165 %specmemcore_ln38739 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38739"/></StgValue>
</operation>

<operation id="1598" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1166 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_7_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1599" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1168 %empty_2252 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_0_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x1

]]></Node>
<StgValue><ssdm name="empty_2252"/></StgValue>
</operation>

<operation id="1600" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1169 %specmemcore_ln38745 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38745"/></StgValue>
</operation>

<operation id="1601" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1602" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1172 %empty_2253 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_1_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1

]]></Node>
<StgValue><ssdm name="empty_2253"/></StgValue>
</operation>

<operation id="1603" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1173 %specmemcore_ln38748 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38748"/></StgValue>
</operation>

<operation id="1604" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1174 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1605" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1176 %empty_2254 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_2_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x1

]]></Node>
<StgValue><ssdm name="empty_2254"/></StgValue>
</operation>

<operation id="1606" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1177 %specmemcore_ln38751 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38751"/></StgValue>
</operation>

<operation id="1607" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1178 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_2_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1608" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1180 %empty_2255 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_3_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x1

]]></Node>
<StgValue><ssdm name="empty_2255"/></StgValue>
</operation>

<operation id="1609" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1181 %specmemcore_ln38754 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38754"/></StgValue>
</operation>

<operation id="1610" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_3_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1611" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1184 %empty_2256 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_4_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x1

]]></Node>
<StgValue><ssdm name="empty_2256"/></StgValue>
</operation>

<operation id="1612" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1185 %specmemcore_ln38757 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38757"/></StgValue>
</operation>

<operation id="1613" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1186 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_4_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1614" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1188 %empty_2257 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_5_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x1

]]></Node>
<StgValue><ssdm name="empty_2257"/></StgValue>
</operation>

<operation id="1615" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1189 %specmemcore_ln38760 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38760"/></StgValue>
</operation>

<operation id="1616" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1190 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_5_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1617" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1192 %empty_2258 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_6_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x1

]]></Node>
<StgValue><ssdm name="empty_2258"/></StgValue>
</operation>

<operation id="1618" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1193 %specmemcore_ln38763 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38763"/></StgValue>
</operation>

<operation id="1619" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_6_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1620" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
.split:1196 %empty_2259 = specchannel i32 @_ssdm_op_SpecChannel, void @fifo_C_drain_C_drain_IO_L2_out_7_x1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x1, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x1

]]></Node>
<StgValue><ssdm name="empty_2259"/></StgValue>
</operation>

<operation id="1621" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.split:1197 %specmemcore_ln38766 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln38766"/></StgValue>
</operation>

<operation id="1622" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1198 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_7_x1, void @empty_348, i32 0, i32 0, void @empty_62, i32 0, i32 0, void @empty_62, void @empty_62, void @empty_62, i32 0, i32 0, i32 0, i32 0, void @empty_62, void @empty_62

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1623" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:1199 %empty_2260 = specchannel i32 @_ssdm_op_SpecChannel, void @C_c_str, i32 1, void @p_str, void @p_str, i32 37, i32 0, i64 %C_c, i64 %C_c

]]></Node>
<StgValue><ssdm name="empty_2260"/></StgValue>
</operation>

<operation id="1624" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1200 %specinterface_ln37832 = specinterface void @_ssdm_op_SpecInterface, i64 %C_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln37832"/></StgValue>
</operation>

<operation id="1625" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
.split:1201 %empty_2261 = specchannel i32 @_ssdm_op_SpecChannel, void @C_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %C_c1, i64 %C_c1

]]></Node>
<StgValue><ssdm name="empty_2261"/></StgValue>
</operation>

<operation id="1626" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:1202 %specinterface_ln37832 = specinterface void @_ssdm_op_SpecInterface, i64 %C_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln37832"/></StgValue>
</operation>

<operation id="1627" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="128" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split:1378 %call_ln40550 = call void @C_drain_IO_L3_out_serialize_x1, i512 %gmem_C, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x1, i64 %C_c

]]></Node>
<StgValue><ssdm name="call_ln40550"/></StgValue>
</operation>

<operation id="1628" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0">
<![CDATA[
.split:1379 %ret_ln40555 = ret

]]></Node>
<StgValue><ssdm name="ret_ln40555"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
