vendor_name = ModelSim
source_file = 1, C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/ALU_test.sv
source_file = 1, C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/tb_ALU_test.sv
source_file = 1, C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/testvector.txt
source_file = 1, C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/ALU_test/db/ALU_test.cbx.xml
design_name = ALU_test
instance = comp, \yout[0]~output , yout[0]~output, ALU_test, 1
instance = comp, \yout[1]~output , yout[1]~output, ALU_test, 1
instance = comp, \yout[2]~output , yout[2]~output, ALU_test, 1
instance = comp, \yout[3]~output , yout[3]~output, ALU_test, 1
instance = comp, \yout[4]~output , yout[4]~output, ALU_test, 1
instance = comp, \yout[5]~output , yout[5]~output, ALU_test, 1
instance = comp, \yout[6]~output , yout[6]~output, ALU_test, 1
instance = comp, \yout[7]~output , yout[7]~output, ALU_test, 1
instance = comp, \yout[8]~output , yout[8]~output, ALU_test, 1
instance = comp, \yout[9]~output , yout[9]~output, ALU_test, 1
instance = comp, \yout[10]~output , yout[10]~output, ALU_test, 1
instance = comp, \yout[11]~output , yout[11]~output, ALU_test, 1
instance = comp, \yout[12]~output , yout[12]~output, ALU_test, 1
instance = comp, \yout[13]~output , yout[13]~output, ALU_test, 1
instance = comp, \yout[14]~output , yout[14]~output, ALU_test, 1
instance = comp, \yout[15]~output , yout[15]~output, ALU_test, 1
instance = comp, \last_carry~output , last_carry~output, ALU_test, 1
instance = comp, \b[0]~input , b[0]~input, ALU_test, 1
instance = comp, \c[1]~input , c[1]~input, ALU_test, 1
instance = comp, \a[0]~input , a[0]~input, ALU_test, 1
instance = comp, \c[2]~input , c[2]~input, ALU_test, 1
instance = comp, \c[0]~input , c[0]~input, ALU_test, 1
instance = comp, \s1|y~0 , s1|y~0, ALU_test, 1
instance = comp, \s1|fa|cout , s1|fa|cout, ALU_test, 1
instance = comp, \a[1]~input , a[1]~input, ALU_test, 1
instance = comp, \b[1]~input , b[1]~input, ALU_test, 1
instance = comp, \s2|y~0 , s2|y~0, ALU_test, 1
instance = comp, \b[2]~input , b[2]~input, ALU_test, 1
instance = comp, \s2|fa|cout , s2|fa|cout, ALU_test, 1
instance = comp, \a[2]~input , a[2]~input, ALU_test, 1
instance = comp, \s3|y~0 , s3|y~0, ALU_test, 1
instance = comp, \b[3]~input , b[3]~input, ALU_test, 1
instance = comp, \a[3]~input , a[3]~input, ALU_test, 1
instance = comp, \s3|n2~0 , s3|n2~0, ALU_test, 1
instance = comp, \s3|fa|cout , s3|fa|cout, ALU_test, 1
instance = comp, \s4|y~0 , s4|y~0, ALU_test, 1
instance = comp, \a[4]~input , a[4]~input, ALU_test, 1
instance = comp, \s4|n2~0 , s4|n2~0, ALU_test, 1
instance = comp, \s4|fa|cout , s4|fa|cout, ALU_test, 1
instance = comp, \b[4]~input , b[4]~input, ALU_test, 1
instance = comp, \s5|y~0 , s5|y~0, ALU_test, 1
instance = comp, \s5|fa|s~0 , s5|fa|s~0, ALU_test, 1
instance = comp, \s5|fa|cout~1 , s5|fa|cout~1, ALU_test, 1
instance = comp, \s5|fa|cout~0 , s5|fa|cout~0, ALU_test, 1
instance = comp, \s5|fa|cout , s5|fa|cout, ALU_test, 1
instance = comp, \a[5]~input , a[5]~input, ALU_test, 1
instance = comp, \b[5]~input , b[5]~input, ALU_test, 1
instance = comp, \s6|y~0 , s6|y~0, ALU_test, 1
instance = comp, \a[6]~input , a[6]~input, ALU_test, 1
instance = comp, \s6|n2~0 , s6|n2~0, ALU_test, 1
instance = comp, \s6|fa|cout , s6|fa|cout, ALU_test, 1
instance = comp, \b[6]~input , b[6]~input, ALU_test, 1
instance = comp, \s7|y~0 , s7|y~0, ALU_test, 1
instance = comp, \b[7]~input , b[7]~input, ALU_test, 1
instance = comp, \s7|n2~0 , s7|n2~0, ALU_test, 1
instance = comp, \s7|fa|cout , s7|fa|cout, ALU_test, 1
instance = comp, \a[7]~input , a[7]~input, ALU_test, 1
instance = comp, \s8|y~0 , s8|y~0, ALU_test, 1
instance = comp, \s8|n2~0 , s8|n2~0, ALU_test, 1
instance = comp, \s8|fa|cout , s8|fa|cout, ALU_test, 1
instance = comp, \a[8]~input , a[8]~input, ALU_test, 1
instance = comp, \b[8]~input , b[8]~input, ALU_test, 1
instance = comp, \s9|y~0 , s9|y~0, ALU_test, 1
instance = comp, \b[9]~input , b[9]~input, ALU_test, 1
instance = comp, \s9|n2~0 , s9|n2~0, ALU_test, 1
instance = comp, \s9|fa|cout , s9|fa|cout, ALU_test, 1
instance = comp, \a[9]~input , a[9]~input, ALU_test, 1
instance = comp, \s10|y~0 , s10|y~0, ALU_test, 1
instance = comp, \a[10]~input , a[10]~input, ALU_test, 1
instance = comp, \b[10]~input , b[10]~input, ALU_test, 1
instance = comp, \s11|n2~0 , s11|n2~0, ALU_test, 1
instance = comp, \s11|fa|s~0 , s11|fa|s~0, ALU_test, 1
instance = comp, \s10|fa|s~0 , s10|fa|s~0, ALU_test, 1
instance = comp, \s10|fa|cout~1 , s10|fa|cout~1, ALU_test, 1
instance = comp, \s11|y~1 , s11|y~1, ALU_test, 1
instance = comp, \s11|y~0 , s11|y~0, ALU_test, 1
instance = comp, \s10|fa|cout~0 , s10|fa|cout~0, ALU_test, 1
instance = comp, \s11|y~2 , s11|y~2, ALU_test, 1
instance = comp, \s11|fa|cout , s11|fa|cout, ALU_test, 1
instance = comp, \b[11]~input , b[11]~input, ALU_test, 1
instance = comp, \a[11]~input , a[11]~input, ALU_test, 1
instance = comp, \s12|y~0 , s12|y~0, ALU_test, 1
instance = comp, \b[12]~input , b[12]~input, ALU_test, 1
instance = comp, \s12|n2~0 , s12|n2~0, ALU_test, 1
instance = comp, \s12|fa|cout , s12|fa|cout, ALU_test, 1
instance = comp, \a[12]~input , a[12]~input, ALU_test, 1
instance = comp, \s13|y~0 , s13|y~0, ALU_test, 1
instance = comp, \s13|n2~0 , s13|n2~0, ALU_test, 1
instance = comp, \s13|fa|cout , s13|fa|cout, ALU_test, 1
instance = comp, \b[13]~input , b[13]~input, ALU_test, 1
instance = comp, \a[13]~input , a[13]~input, ALU_test, 1
instance = comp, \s14|y~0 , s14|y~0, ALU_test, 1
instance = comp, \s14|n2~0 , s14|n2~0, ALU_test, 1
instance = comp, \s14|fa|cout , s14|fa|cout, ALU_test, 1
instance = comp, \b[14]~input , b[14]~input, ALU_test, 1
instance = comp, \a[14]~input , a[14]~input, ALU_test, 1
instance = comp, \s15|y~0 , s15|y~0, ALU_test, 1
instance = comp, \a[15]~input , a[15]~input, ALU_test, 1
instance = comp, \b[15]~input , b[15]~input, ALU_test, 1
instance = comp, \s16|y~1 , s16|y~1, ALU_test, 1
instance = comp, \s15|n2~0 , s15|n2~0, ALU_test, 1
instance = comp, \s15|fa|cout~0 , s15|fa|cout~0, ALU_test, 1
instance = comp, \s16|y~0 , s16|y~0, ALU_test, 1
instance = comp, \s15|fa|s~0 , s15|fa|s~0, ALU_test, 1
instance = comp, \s15|fa|cout~1 , s15|fa|cout~1, ALU_test, 1
instance = comp, \s16|n2~0 , s16|n2~0, ALU_test, 1
instance = comp, \s16|fa|s~0 , s16|fa|s~0, ALU_test, 1
instance = comp, \s16|y~2 , s16|y~2, ALU_test, 1
instance = comp, \s16|fa|cout , s16|fa|cout, ALU_test, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ALU_test, 1
