// Seed: 756709510
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1,
    output wor  id_2,
    input  tri0 id_3,
    input  tri  id_4,
    output tri0 id_5
);
  tri id_7;
  assign id_5 = id_3;
  wire id_8;
  always @(*) #1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
  id_9(
      .id_0(id_7 == id_8#(.id_1(1))), .id_2(1), .id_3(1), .id_4(1'h0)
  );
endmodule
