INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:39:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.472ns  (required time - arrival time)
  Source:                 control_merge0/tehb/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer11/control/fullReg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 1.713ns (22.570%)  route 5.877ns (77.430%))
  Logic Levels:           23  (CARRY4=7 LUT3=2 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1656, unset)         0.508     0.508    control_merge0/tehb/clk
    SLICE_X0Y128         FDRE                                         r  control_merge0/tehb/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  control_merge0/tehb/dataReg_reg[0]/Q
                         net (fo=2, routed)           0.413     1.137    control_merge0/tehb/control/dataReg
    SLICE_X3Y128         LUT5 (Prop_lut5_I0_O)        0.043     1.180 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=10, routed)          0.313     1.492    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X7Y128         LUT3 (Prop_lut3_I0_O)        0.043     1.535 r  control_merge0/tehb/control/feature_loadAddr[9]_INST_0_i_2/O
                         net (fo=141, routed)         0.538     2.073    control_merge0/tehb/control/outputValid_reg_0
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.043     2.116 r  control_merge0/tehb/control/feature_loadAddr[4]_INST_0_i_1/O
                         net (fo=7, routed)           0.432     2.549    cmpi0/buffer11_outs[4]
    SLICE_X8Y127         LUT4 (Prop_lut4_I1_O)        0.043     2.592 r  cmpi0/memEnd_valid_i_53/O
                         net (fo=1, routed)           0.000     2.592    cmpi0/memEnd_valid_i_53_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.769 r  cmpi0/memEnd_valid_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.769    cmpi0/memEnd_valid_reg_i_31_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.819 r  cmpi0/memEnd_valid_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.819    cmpi0/memEnd_valid_reg_i_14_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.869 r  cmpi0/memEnd_valid_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.869    cmpi0/memEnd_valid_reg_i_5_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.919 f  cmpi0/memEnd_valid_reg_i_3/CO[3]
                         net (fo=84, routed)          0.426     3.345    init0/control/result[0]
    SLICE_X9Y131         LUT5 (Prop_lut5_I2_O)        0.043     3.388 f  init0/control/start_ready_INST_0_i_17/O
                         net (fo=78, routed)          0.276     3.664    fork2/control/generateBlocks[6].regblock/init0_outs
    SLICE_X11Y131        LUT6 (Prop_lut6_I5_O)        0.043     3.707 r  fork2/control/generateBlocks[6].regblock/transmitValue_i_2__7/O
                         net (fo=25, routed)          0.213     3.920    cmpi3/p_1_in
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.043     3.963 r  cmpi3/Memory[0][0]_i_24/O
                         net (fo=1, routed)           0.342     4.305    cmpi3/Memory[0][0]_i_24_n_0
    SLICE_X12Y131        LUT5 (Prop_lut5_I4_O)        0.043     4.348 r  cmpi3/Memory[0][0]_i_16/O
                         net (fo=1, routed)           0.000     4.348    cmpi3/Memory[0][0]_i_16_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.594 r  cmpi3/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.594    cmpi3/Memory_reg[0][0]_i_7_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.644 r  cmpi3/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.644    cmpi3/Memory_reg[0][0]_i_3_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.751 r  cmpi3/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=9, routed)           0.249     5.000    buffer68/fifo/result[0]
    SLICE_X12Y134        LUT5 (Prop_lut5_I4_O)        0.122     5.122 r  buffer68/fifo/Head[2]_i_6__1/O
                         net (fo=4, routed)           0.359     5.481    control_merge0/fork_valid/generateBlocks[1].regblock/buffer68_outs
    SLICE_X11Y137        LUT6 (Prop_lut6_I1_O)        0.043     5.524 f  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__46/O
                         net (fo=3, routed)           0.236     5.760    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__46_n_0
    SLICE_X10Y136        LUT4 (Prop_lut4_I0_O)        0.043     5.803 f  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_4__19/O
                         net (fo=2, routed)           0.367     6.170    init0/control/cmpi3_result_ready
    SLICE_X17Y136        LUT6 (Prop_lut6_I4_O)        0.043     6.213 f  init0/control/transmitValue_i_2__45/O
                         net (fo=5, routed)           0.170     6.383    fork6/control/generateBlocks[2].regblock/transmitValue_reg_0
    SLICE_X19Y136        LUT3 (Prop_lut3_I1_O)        0.043     6.426 r  fork6/control/generateBlocks[2].regblock/fullReg_i_16/O
                         net (fo=1, routed)           0.326     6.752    fork6/control/generateBlocks[2].regblock/fullReg_i_16_n_0
    SLICE_X19Y137        LUT6 (Prop_lut6_I0_O)        0.043     6.795 r  fork6/control/generateBlocks[2].regblock/fullReg_i_7__0/O
                         net (fo=1, routed)           0.427     7.222    fork6/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X16Y138        LUT6 (Prop_lut6_I2_O)        0.043     7.265 f  fork6/control/generateBlocks[0].regblock/fullReg_i_3/O
                         net (fo=27, routed)          0.510     7.775    control_merge0/tehb/control/cmpi0_result_ready
    SLICE_X9Y134         LUT6 (Prop_lut6_I3_O)        0.043     7.818 r  control_merge0/tehb/control/fullReg_i_1__19/O
                         net (fo=1, routed)           0.280     8.098    buffer11/control/fullReg_reg_0
    SLICE_X9Y132         FDRE                                         r  buffer11/control/fullReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1656, unset)         0.483     6.683    buffer11/control/clk
    SLICE_X9Y132         FDRE                                         r  buffer11/control/fullReg_reg/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)       -0.022     6.625    buffer11/control/fullReg_reg
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                 -1.472    




