{
    "space full name": "Ring Configuration Register Register Space(Slave)", 
    "node space": "0x00800000", 
    "project name": "Detector Group Readout Master", 
    "rings": "12", 
    "addr bus width": "11", 
    "address offset": "0x00000000", 
    "ring space": "0x10000000", 
    "space label": "ring_regs_slv", 
    "register map": [
        {
            "default": "x\"00000001\"", 
            "width": "32", 
            "label": "VERS_SLV", 
            "type": "RO", 
            "desc": "Firmware version number"
        }, 
        {
            "default": "x\"DEADBEEF\"", 
            "width": "32", 
            "label": "GIT_HASH_SLV_0", 
            "type": "RO", 
            "desc": "Lower 32 bits of FEA firmware git hash."
        }, 
        {
            "default": "x\"DEADBEEF\"", 
            "width": "32", 
            "label": "GIT_HASH_SLV_1", 
            "type": "RO", 
            "desc": "Middle 32 bits of FEA firmware git hash."
        }, 
        {
            "default": "x\"DEADBEEF\"", 
            "width": "32", 
            "label": "GIT_HASH_SLV_2", 
            "type": "RO", 
            "desc": "Upper 32 bits of FEA firmware git hash."
        }, 
        {
            "default": "x\"FFFFFFFF\"", 
            "width": "32", 
            "label": "RVSR_SLV", 
            "type": "RW", 
            "desc": "Reverse ring-interconnetc direction (0x1 causes CW RX pkts to go out on CCW TX"
        }, 
        {
            "default": "x\"00000000\"", 
            "width": "32", 
            "label": "BRDY_SLV", 
            "type": "RW", 
            "desc": "Ready signal to fifo holding bulk data ( bit 0 = ready to fifo holding data destined for CW;  bit 4 = ready to fifo holding data destined for CCW;"
        }, 
        {
            "default": "x\"DEADBAAD\"", 
            "width": "32", 
            "label": "CW_L_SLV", 
            "type": "RO", 
            "desc": "Bulk data, CW Fifo fullness level"
        }, 
        {
            "default": "x\"00000000\"", 
            "width": "32", 
            "label": "CCWL_SLV", 
            "type": "RO", 
            "desc": "Bulk data, CCW Fifo fullness level"
        }, 
        {
            "default": "x\"00000000\"", 
            "width": "32", 
            "label": "STME_SLV", 
            "type": "RW", 
            "desc": "Function not documented"
        }, 
        {
            "default": "x\"FFFFFFFF\"", 
            "width": "32", 
            "label": "STBT_SLV", 
            "type": "RW", 
            "desc": "Time at which a timing-pulse will be emitted"
        }, 
        {
            "default": "x\"00000000\"", 
            "width": "32", 
            "label": "STBD_SLV", 
            "type": "RW", 
            "desc": "Duration of time-pulse"
        }, 
        {
            "default": "x\"00000000\"", 
            "width": "32", 
            "label": "CSEL_SLV", 
            "type": "RO", 
            "desc": "records the selected rxoutclk ( bit 0 = cw, bit 1 = ccw)"
        }, 
        {
            "default": "x\"00000000\"", 
            "width": "32", 
            "label": "NDID_SLV", 
            "type": "RW", 
            "desc": "Function not documented"
        }, 
        {
            "default": "x\"00000000\"", 
            "width": "32", 
            "label": "TMSP_SLV", 
            "type": "RO", 
            "desc": "snapshot of the current time according to CW rx engine"
        }, 
        {
            "default": "x\"00000000\"", 
            "width": "32", 
            "label": "SJA_TEST", 
            "type": "RW", 
            "desc": "Just for testing, remove later"
        }, 
        {
            "default": "x\"2B80FFC7\"", 
            "width": "32", 
            "label": "PHASH", 
            "type": "RO", 
            "desc": "ring slv Param Desc Git #"
        }
    ], 
    "data bus width": "32", 
    "nodes": "4"
}