// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "10/16/2023 20:17:25"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ksa (
	clk,
	rst_n,
	en,
	rdy,
	key,
	addr,
	rddata,
	wrdata,
	wren);
input 	clk;
input 	rst_n;
input 	en;
output 	rdy;
input 	[23:0] key;
output 	[7:0] addr;
input 	[7:0] rddata;
output 	[7:0] wrdata;
output 	wren;

// Design Ports Information
// rdy	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[1]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[2]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[3]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[4]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[6]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrdata[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[3]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[5]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rddata[7]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[8]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[16]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[1]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[9]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[17]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[10]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[18]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[3]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[11]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[12]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[20]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[5]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[13]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[21]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[6]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[14]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[22]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[7]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[15]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[23]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \en~input_o ;
wire \present_state~19_combout ;
wire \rst_n~input_o ;
wire \present_state.0000~q ;
wire \Selector1~0_combout ;
wire \present_state.1001~q ;
wire \WideOr2~combout ;
wire \Selector3~0_combout ;
wire \Add2~13_sumout ;
wire \Selector9~0_combout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \Selector8~0_combout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \Selector7~0_combout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \Selector6~0_combout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Selector5~0_combout ;
wire \Add2~30 ;
wire \Add2~1_sumout ;
wire \Selector4~0_combout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Selector2~0_combout ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \finish_flag~0_combout ;
wire \finish_flag~1_combout ;
wire \finish_flag~q ;
wire \present_state~20_combout ;
wire \present_state.1000~q ;
wire \Selector0~0_combout ;
wire \present_state.0001~q ;
wire \present_state.0010~q ;
wire \present_state.0011~q ;
wire \present_state.0100~feeder_combout ;
wire \present_state.0100~q ;
wire \present_state.0101~feeder_combout ;
wire \present_state.0101~q ;
wire \present_state.0110~feeder_combout ;
wire \present_state.0110~q ;
wire \present_state.0111~q ;
wire \rdy~0_combout ;
wire \rdy~reg0_q ;
wire \rddata[0]~input_o ;
wire \valuei[0]~0_combout ;
wire \key[8]~input_o ;
wire \key[0]~input_o ;
wire \key[16]~input_o ;
wire \Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_2~10 ;
wire \Mod0|auto_generated|divider|divider|op_2~6 ;
wire \Mod0|auto_generated|divider|divider|op_2~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_2~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_2~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_3~2 ;
wire \Mod0|auto_generated|divider|divider|op_3~14 ;
wire \Mod0|auto_generated|divider|divider|op_3~10_cout ;
wire \Mod0|auto_generated|divider|divider|op_3~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_3~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_4~10 ;
wire \Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[6]~6_combout ;
wire \Mod0|auto_generated|divider|divider|op_3~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[3]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[3]~11_combout ;
wire \Mod0|auto_generated|divider|divider|op_4~6 ;
wire \Mod0|auto_generated|divider|divider|op_4~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[6]~7_combout ;
wire \Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~2 ;
wire \Mod0|auto_generated|divider|divider|op_5~14 ;
wire \Mod0|auto_generated|divider|divider|op_5~10_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[12]~2_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~10 ;
wire \Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[9]~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[9]~9_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~6 ;
wire \Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[12]~3_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_7~6 ;
wire \Mod0|auto_generated|divider|divider|op_7~14 ;
wire \Mod0|auto_generated|divider|divider|op_7~10_cout ;
wire \Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~10 ;
wire \Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~5_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~2 ;
wire \Mod0|auto_generated|divider|divider|op_8~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \Mux7~0_combout ;
wire \Add0~1_sumout ;
wire \j~0_combout ;
wire \addr[0]~reg0feeder_combout ;
wire \present_state.0110~DUPLICATE_q ;
wire \addr~0_combout ;
wire \addr[4]~1_combout ;
wire \addr[0]~reg0_q ;
wire \rddata[1]~input_o ;
wire \valuei[1]~1_combout ;
wire \key[9]~input_o ;
wire \key[1]~input_o ;
wire \key[17]~input_o ;
wire \Mux6~0_combout ;
wire \Add0~2 ;
wire \Add0~3 ;
wire \Add0~5_sumout ;
wire \j~1_combout ;
wire \addr[1]~reg0feeder_combout ;
wire \addr[1]~reg0_q ;
wire \rddata[2]~input_o ;
wire \valuei[2]~2_combout ;
wire \key[2]~input_o ;
wire \key[18]~input_o ;
wire \key[10]~input_o ;
wire \Mux5~0_combout ;
wire \Add0~6 ;
wire \Add0~7 ;
wire \Add0~9_sumout ;
wire \j~2_combout ;
wire \addr[2]~reg0feeder_combout ;
wire \addr[2]~reg0_q ;
wire \rddata[3]~input_o ;
wire \valuei[3]~3_combout ;
wire \key[19]~input_o ;
wire \key[11]~input_o ;
wire \key[3]~input_o ;
wire \Mux4~0_combout ;
wire \Add0~10 ;
wire \Add0~11 ;
wire \Add0~13_sumout ;
wire \j~3_combout ;
wire \addr[3]~reg0feeder_combout ;
wire \addr[3]~reg0_q ;
wire \rddata[4]~input_o ;
wire \valuei[4]~4_combout ;
wire \key[20]~input_o ;
wire \key[4]~input_o ;
wire \key[12]~input_o ;
wire \Mux3~0_combout ;
wire \Add0~14 ;
wire \Add0~15 ;
wire \Add0~17_sumout ;
wire \j~4_combout ;
wire \addr[4]~reg0feeder_combout ;
wire \addr[4]~reg0_q ;
wire \rddata[5]~input_o ;
wire \valuei[5]~5_combout ;
wire \key[13]~input_o ;
wire \key[5]~input_o ;
wire \key[21]~input_o ;
wire \Mux2~0_combout ;
wire \Add0~18 ;
wire \Add0~19 ;
wire \Add0~21_sumout ;
wire \j~5_combout ;
wire \addr[5]~reg0feeder_combout ;
wire \addr[5]~reg0_q ;
wire \rddata[6]~input_o ;
wire \valuei[6]~6_combout ;
wire \key[22]~input_o ;
wire \key[14]~input_o ;
wire \key[6]~input_o ;
wire \Mux1~0_combout ;
wire \Add0~22 ;
wire \Add0~23 ;
wire \Add0~25_sumout ;
wire \j~6_combout ;
wire \addr[6]~reg0feeder_combout ;
wire \addr[6]~reg0_q ;
wire \rddata[7]~input_o ;
wire \valuei[7]~7_combout ;
wire \key[23]~input_o ;
wire \key[15]~input_o ;
wire \key[7]~input_o ;
wire \Mux0~0_combout ;
wire \Add0~26 ;
wire \Add0~27 ;
wire \Add0~29_sumout ;
wire \j~7_combout ;
wire \addr[7]~reg0feeder_combout ;
wire \addr[7]~reg0_q ;
wire \Selector25~0_combout ;
wire \wrdata[0]~reg0_q ;
wire \Selector24~0_combout ;
wire \wrdata[1]~reg0_q ;
wire \Selector23~0_combout ;
wire \wrdata[2]~reg0_q ;
wire \Selector22~0_combout ;
wire \wrdata[3]~reg0_q ;
wire \Selector21~0_combout ;
wire \wrdata[4]~reg0_q ;
wire \Selector20~0_combout ;
wire \wrdata[5]~reg0_q ;
wire \Selector19~0_combout ;
wire \wrdata[6]~reg0_q ;
wire \Selector18~0_combout ;
wire \wrdata[7]~reg0_q ;
wire \wren~0_combout ;
wire \wren~reg0_q ;
wire [7:0] j;
wire [7:0] i;
wire [7:0] valuei;


// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \rdy~output (
	.i(!\rdy~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdy),
	.obar());
// synopsys translate_off
defparam \rdy~output .bus_hold = "false";
defparam \rdy~output .open_drain_output = "false";
defparam \rdy~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \addr[0]~output (
	.i(\addr[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[0]),
	.obar());
// synopsys translate_off
defparam \addr[0]~output .bus_hold = "false";
defparam \addr[0]~output .open_drain_output = "false";
defparam \addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \addr[1]~output (
	.i(\addr[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[1]),
	.obar());
// synopsys translate_off
defparam \addr[1]~output .bus_hold = "false";
defparam \addr[1]~output .open_drain_output = "false";
defparam \addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \addr[2]~output (
	.i(\addr[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[2]),
	.obar());
// synopsys translate_off
defparam \addr[2]~output .bus_hold = "false";
defparam \addr[2]~output .open_drain_output = "false";
defparam \addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \addr[3]~output (
	.i(\addr[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[3]),
	.obar());
// synopsys translate_off
defparam \addr[3]~output .bus_hold = "false";
defparam \addr[3]~output .open_drain_output = "false";
defparam \addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \addr[4]~output (
	.i(\addr[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[4]),
	.obar());
// synopsys translate_off
defparam \addr[4]~output .bus_hold = "false";
defparam \addr[4]~output .open_drain_output = "false";
defparam \addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \addr[5]~output (
	.i(\addr[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[5]),
	.obar());
// synopsys translate_off
defparam \addr[5]~output .bus_hold = "false";
defparam \addr[5]~output .open_drain_output = "false";
defparam \addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \addr[6]~output (
	.i(\addr[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[6]),
	.obar());
// synopsys translate_off
defparam \addr[6]~output .bus_hold = "false";
defparam \addr[6]~output .open_drain_output = "false";
defparam \addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \addr[7]~output (
	.i(\addr[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[7]),
	.obar());
// synopsys translate_off
defparam \addr[7]~output .bus_hold = "false";
defparam \addr[7]~output .open_drain_output = "false";
defparam \addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \wrdata[0]~output (
	.i(\wrdata[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[0]),
	.obar());
// synopsys translate_off
defparam \wrdata[0]~output .bus_hold = "false";
defparam \wrdata[0]~output .open_drain_output = "false";
defparam \wrdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \wrdata[1]~output (
	.i(\wrdata[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[1]),
	.obar());
// synopsys translate_off
defparam \wrdata[1]~output .bus_hold = "false";
defparam \wrdata[1]~output .open_drain_output = "false";
defparam \wrdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \wrdata[2]~output (
	.i(\wrdata[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[2]),
	.obar());
// synopsys translate_off
defparam \wrdata[2]~output .bus_hold = "false";
defparam \wrdata[2]~output .open_drain_output = "false";
defparam \wrdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \wrdata[3]~output (
	.i(\wrdata[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[3]),
	.obar());
// synopsys translate_off
defparam \wrdata[3]~output .bus_hold = "false";
defparam \wrdata[3]~output .open_drain_output = "false";
defparam \wrdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \wrdata[4]~output (
	.i(\wrdata[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[4]),
	.obar());
// synopsys translate_off
defparam \wrdata[4]~output .bus_hold = "false";
defparam \wrdata[4]~output .open_drain_output = "false";
defparam \wrdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \wrdata[5]~output (
	.i(\wrdata[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[5]),
	.obar());
// synopsys translate_off
defparam \wrdata[5]~output .bus_hold = "false";
defparam \wrdata[5]~output .open_drain_output = "false";
defparam \wrdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \wrdata[6]~output (
	.i(\wrdata[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[6]),
	.obar());
// synopsys translate_off
defparam \wrdata[6]~output .bus_hold = "false";
defparam \wrdata[6]~output .open_drain_output = "false";
defparam \wrdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \wrdata[7]~output (
	.i(\wrdata[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrdata[7]),
	.obar());
// synopsys translate_off
defparam \wrdata[7]~output .bus_hold = "false";
defparam \wrdata[7]~output .open_drain_output = "false";
defparam \wrdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \wren~output (
	.i(\wren~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wren),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
defparam \wren~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \en~input (
	.i(en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en~input_o ));
// synopsys translate_off
defparam \en~input .bus_hold = "false";
defparam \en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N57
cyclonev_lcell_comb \present_state~19 (
// Equation(s):
// \present_state~19_combout  = ( \present_state.0000~q  ) # ( !\present_state.0000~q  & ( \en~input_o  ) )

	.dataa(gnd),
	.datab(!\en~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~19 .extended_lut = "off";
defparam \present_state~19 .lut_mask = 64'h33333333FFFFFFFF;
defparam \present_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y6_N20
dffeas \present_state.0000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state~19_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.0000 .is_wysiwyg = "true";
defparam \present_state.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N51
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\present_state.0111~q  & (!\en~input_o  & ((\present_state.1001~q )))) # (\present_state.0111~q  & (((!\en~input_o  & \present_state.1001~q )) # (\finish_flag~q )))

	.dataa(!\present_state.0111~q ),
	.datab(!\en~input_o ),
	.datac(!\finish_flag~q ),
	.datad(!\present_state.1001~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h05CD05CD05CD05CD;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N53
dffeas \present_state.1001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.1001 .is_wysiwyg = "true";
defparam \present_state.1001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N21
cyclonev_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = ( !\present_state.1000~q  & ( !\present_state.1001~q  & ( (!\present_state.0000~q  & (!\en~input_o  & ((!\finish_flag~q ) # (!\present_state.0111~q )))) # (\present_state.0000~q  & (((!\finish_flag~q  & \present_state.0111~q )))) ) ) )

	.dataa(!\present_state.0000~q ),
	.datab(!\en~input_o ),
	.datac(!\finish_flag~q ),
	.datad(!\present_state.0111~q ),
	.datae(!\present_state.1000~q ),
	.dataf(!\present_state.1001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr2.extended_lut = "off";
defparam WideOr2.lut_mask = 64'h88D0000000000000;
defparam WideOr2.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N27
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( i[6] & ( \WideOr2~combout  & ( (\present_state~20_combout  & \Add2~5_sumout ) ) ) ) # ( !i[6] & ( \WideOr2~combout  & ( (\present_state~20_combout  & \Add2~5_sumout ) ) ) ) # ( i[6] & ( !\WideOr2~combout  ) ) # ( !i[6] & ( 
// !\WideOr2~combout  & ( (\present_state~20_combout  & \Add2~5_sumout ) ) ) )

	.dataa(!\present_state~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~5_sumout ),
	.datae(!i[6]),
	.dataf(!\WideOr2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0055FFFF00550055;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N29
dffeas \i[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i[6] .is_wysiwyg = "true";
defparam \i[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( i[0] ) + ( VCC ) + ( !VCC ))
// \Add2~14  = CARRY(( i[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000000000000F0F;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N3
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( i[0] & ( \Add2~13_sumout  & ( (!\WideOr2~combout ) # (\present_state~20_combout ) ) ) ) # ( !i[0] & ( \Add2~13_sumout  & ( \present_state~20_combout  ) ) ) # ( i[0] & ( !\Add2~13_sumout  & ( !\WideOr2~combout  ) ) )

	.dataa(!\present_state~20_combout ),
	.datab(gnd),
	.datac(!\WideOr2~combout ),
	.datad(gnd),
	.datae(!i[0]),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h0000F0F05555F5F5;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N5
dffeas \i[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N3
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( i[1] ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( i[1] ) + ( GND ) + ( \Add2~14  ))

	.dataa(!i[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N45
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( i[1] & ( \Add2~17_sumout  & ( (!\WideOr2~combout ) # (\present_state~20_combout ) ) ) ) # ( !i[1] & ( \Add2~17_sumout  & ( \present_state~20_combout  ) ) ) # ( i[1] & ( !\Add2~17_sumout  & ( !\WideOr2~combout  ) ) )

	.dataa(!\present_state~20_combout ),
	.datab(gnd),
	.datac(!\WideOr2~combout ),
	.datad(gnd),
	.datae(!i[1]),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h0000F0F05555F5F5;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N47
dffeas \i[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( i[2] ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( i[2] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N57
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \Add2~21_sumout  & ( ((!\WideOr2~combout  & i[2])) # (\present_state~20_combout ) ) ) # ( !\Add2~21_sumout  & ( (!\WideOr2~combout  & i[2]) ) )

	.dataa(!\WideOr2~combout ),
	.datab(gnd),
	.datac(!\present_state~20_combout ),
	.datad(!i[2]),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N59
dffeas \i[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N9
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( i[3] ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( i[3] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N51
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \Add2~25_sumout  & ( ((!\WideOr2~combout  & i[3])) # (\present_state~20_combout ) ) ) # ( !\Add2~25_sumout  & ( (!\WideOr2~combout  & i[3]) ) )

	.dataa(!\WideOr2~combout ),
	.datab(gnd),
	.datac(!\present_state~20_combout ),
	.datad(!i[3]),
	.datae(gnd),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N53
dffeas \i[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i[3] .is_wysiwyg = "true";
defparam \i[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N12
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( i[4] ) + ( GND ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( i[4] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(!i[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N45
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \Add2~29_sumout  & ( ((!\WideOr2~combout  & i[4])) # (\present_state~20_combout ) ) ) # ( !\Add2~29_sumout  & ( (!\WideOr2~combout  & i[4]) ) )

	.dataa(!\WideOr2~combout ),
	.datab(gnd),
	.datac(!i[4]),
	.datad(!\present_state~20_combout ),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N26
dffeas \i[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector5~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i[4] .is_wysiwyg = "true";
defparam \i[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N15
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( i[5] ) + ( GND ) + ( \Add2~30  ))
// \Add2~2  = CARRY(( i[5] ) + ( GND ) + ( \Add2~30  ))

	.dataa(!i[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N45
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \WideOr2~combout  & ( (\present_state~20_combout  & \Add2~1_sumout ) ) ) # ( !\WideOr2~combout  & ( ((\present_state~20_combout  & \Add2~1_sumout )) # (i[5]) ) )

	.dataa(!\present_state~20_combout ),
	.datab(gnd),
	.datac(!\Add2~1_sumout ),
	.datad(!i[5]),
	.datae(gnd),
	.dataf(!\WideOr2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h05FF05FF05050505;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N47
dffeas \i[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i[5] .is_wysiwyg = "true";
defparam \i[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N18
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( i[6] ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( i[6] ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N54
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( i[7] & ( \WideOr2~combout  & ( (\Add2~9_sumout  & \present_state~20_combout ) ) ) ) # ( !i[7] & ( \WideOr2~combout  & ( (\Add2~9_sumout  & \present_state~20_combout ) ) ) ) # ( i[7] & ( !\WideOr2~combout  ) ) # ( !i[7] & ( 
// !\WideOr2~combout  & ( (\Add2~9_sumout  & \present_state~20_combout ) ) ) )

	.dataa(!\Add2~9_sumout ),
	.datab(gnd),
	.datac(!\present_state~20_combout ),
	.datad(gnd),
	.datae(!i[7]),
	.dataf(!\WideOr2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0505FFFF05050505;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N56
dffeas \i[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i[7] .is_wysiwyg = "true";
defparam \i[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N21
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( i[7] ) + ( GND ) + ( \Add2~6  ))

	.dataa(!i[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N42
cyclonev_lcell_comb \finish_flag~0 (
// Equation(s):
// \finish_flag~0_combout  = ( \Add2~13_sumout  & ( \rst_n~input_o  & ( (\Add2~17_sumout  & (\Add2~21_sumout  & (\Add2~25_sumout  & \Add2~29_sumout ))) ) ) )

	.dataa(!\Add2~17_sumout ),
	.datab(!\Add2~21_sumout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add2~29_sumout ),
	.datae(!\Add2~13_sumout ),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\finish_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \finish_flag~0 .extended_lut = "off";
defparam \finish_flag~0 .lut_mask = 64'h0000000000000001;
defparam \finish_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N48
cyclonev_lcell_comb \finish_flag~1 (
// Equation(s):
// \finish_flag~1_combout  = ( \finish_flag~q  & ( \present_state.0111~q  ) ) # ( !\finish_flag~q  & ( \present_state.0111~q  & ( (\Add2~5_sumout  & (\Add2~1_sumout  & (\Add2~9_sumout  & \finish_flag~0_combout ))) ) ) ) # ( \finish_flag~q  & ( 
// !\present_state.0111~q  ) )

	.dataa(!\Add2~5_sumout ),
	.datab(!\Add2~1_sumout ),
	.datac(!\Add2~9_sumout ),
	.datad(!\finish_flag~0_combout ),
	.datae(!\finish_flag~q ),
	.dataf(!\present_state.0111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\finish_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \finish_flag~1 .extended_lut = "off";
defparam \finish_flag~1 .lut_mask = 64'h0000FFFF0001FFFF;
defparam \finish_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N50
dffeas finish_flag(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\finish_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\finish_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam finish_flag.is_wysiwyg = "true";
defparam finish_flag.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N42
cyclonev_lcell_comb \present_state~20 (
// Equation(s):
// \present_state~20_combout  = (!\finish_flag~q  & \present_state.0111~q )

	.dataa(gnd),
	.datab(!\finish_flag~q ),
	.datac(!\present_state.0111~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state~20 .extended_lut = "off";
defparam \present_state~20 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \present_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N23
dffeas \present_state.1000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state~20_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.1000 .is_wysiwyg = "true";
defparam \present_state.1000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N24
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \en~input_o  & ( \present_state.1001~q  ) ) # ( !\en~input_o  & ( \present_state.1001~q  & ( \present_state.1000~q  ) ) ) # ( \en~input_o  & ( !\present_state.1001~q  & ( (!\present_state.0000~q ) # (\present_state.1000~q ) ) ) ) 
// # ( !\en~input_o  & ( !\present_state.1001~q  & ( \present_state.1000~q  ) ) )

	.dataa(!\present_state.1000~q ),
	.datab(gnd),
	.datac(!\present_state.0000~q ),
	.datad(gnd),
	.datae(!\en~input_o ),
	.dataf(!\present_state.1001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h5555F5F55555FFFF;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N50
dffeas \present_state.0001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector0~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.0001 .is_wysiwyg = "true";
defparam \present_state.0001 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N29
dffeas \present_state.0010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state.0001~q ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.0010 .is_wysiwyg = "true";
defparam \present_state.0010 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N32
dffeas \present_state.0011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state.0010~q ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.0011 .is_wysiwyg = "true";
defparam \present_state.0011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \present_state.0100~feeder (
// Equation(s):
// \present_state.0100~feeder_combout  = ( \present_state.0011~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state.0100~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state.0100~feeder .extended_lut = "off";
defparam \present_state.0100~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \present_state.0100~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N25
dffeas \present_state.0100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state.0100~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.0100 .is_wysiwyg = "true";
defparam \present_state.0100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \present_state.0101~feeder (
// Equation(s):
// \present_state.0101~feeder_combout  = ( \present_state.0100~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state.0101~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state.0101~feeder .extended_lut = "off";
defparam \present_state.0101~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \present_state.0101~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N50
dffeas \present_state.0101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state.0101~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.0101 .is_wysiwyg = "true";
defparam \present_state.0101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N51
cyclonev_lcell_comb \present_state.0110~feeder (
// Equation(s):
// \present_state.0110~feeder_combout  = \present_state.0101~q 

	.dataa(!\present_state.0101~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\present_state.0110~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \present_state.0110~feeder .extended_lut = "off";
defparam \present_state.0110~feeder .lut_mask = 64'h5555555555555555;
defparam \present_state.0110~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N52
dffeas \present_state.0110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state.0110~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.0110 .is_wysiwyg = "true";
defparam \present_state.0110 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y4_N22
dffeas \present_state.0111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\present_state.0110~q ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.0111 .is_wysiwyg = "true";
defparam \present_state.0111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N12
cyclonev_lcell_comb \rdy~0 (
// Equation(s):
// \rdy~0_combout  = ( \present_state.1001~q  & ( (\en~input_o  & ((!\present_state.0111~q ) # (!\finish_flag~q ))) ) ) # ( !\present_state.1001~q  & ( (!\present_state.0111~q  & (((\en~input_o ) # (\present_state.0000~q )))) # (\present_state.0111~q  & 
// (!\finish_flag~q  & ((\en~input_o ) # (\present_state.0000~q )))) ) )

	.dataa(!\present_state.0111~q ),
	.datab(!\finish_flag~q ),
	.datac(!\present_state.0000~q ),
	.datad(!\en~input_o ),
	.datae(gnd),
	.dataf(!\present_state.1001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rdy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rdy~0 .extended_lut = "off";
defparam \rdy~0 .lut_mask = 64'h0EEE0EEE00EE00EE;
defparam \rdy~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N13
dffeas \rdy~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rdy~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdy~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rdy~reg0 .is_wysiwyg = "true";
defparam \rdy~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N53
dffeas \j[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\j~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\present_state~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[0]),
	.prn(vcc));
// synopsys translate_off
defparam \j[0] .is_wysiwyg = "true";
defparam \j[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \rddata[0]~input (
	.i(rddata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[0]~input_o ));
// synopsys translate_off
defparam \rddata[0]~input .bus_hold = "false";
defparam \rddata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N15
cyclonev_lcell_comb \valuei[0]~0 (
// Equation(s):
// \valuei[0]~0_combout  = ( \rddata[0]~input_o  & ( (valuei[0] & ((!\rst_n~input_o ) # (!\present_state.0010~q ))) ) ) # ( !\rddata[0]~input_o  & ( ((\rst_n~input_o  & \present_state.0010~q )) # (valuei[0]) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\present_state.0010~q ),
	.datac(gnd),
	.datad(!valuei[0]),
	.datae(gnd),
	.dataf(!\rddata[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\valuei[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \valuei[0]~0 .extended_lut = "off";
defparam \valuei[0]~0 .lut_mask = 64'h11FF11FF00EE00EE;
defparam \valuei[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N17
dffeas \valuei[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\valuei[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valuei[0]),
	.prn(vcc));
// synopsys translate_off
defparam \valuei[0] .is_wysiwyg = "true";
defparam \valuei[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \key[8]~input (
	.i(key[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[8]~input_o ));
// synopsys translate_off
defparam \key[8]~input .bus_hold = "false";
defparam \key[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \key[0]~input (
	.i(key[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[0]~input_o ));
// synopsys translate_off
defparam \key[0]~input .bus_hold = "false";
defparam \key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \key[16]~input (
	.i(key[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[16]~input_o ));
// synopsys translate_off
defparam \key[16]~input .bus_hold = "false";
defparam \key[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( i[1] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( i[1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h00000000000000FF;
defparam \Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( i[3] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_5~2  = CARRY(( i[3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~2 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_2~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_2~9_sumout  = SUM(( i[6] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_2~10  = CARRY(( i[6] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_2~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_2~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_2~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_2~9 .lut_mask = 64'h00000000000000FF;
defparam \Mod0|auto_generated|divider|divider|op_2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_2~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_2~5_sumout  = SUM(( i[7] ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_2~10  ))
// \Mod0|auto_generated|divider|divider|op_2~6  = CARRY(( i[7] ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_2~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_2~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_2~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mod0|auto_generated|divider|divider|op_2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_2~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_2~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_2~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_2~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( i[5] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_3~2  = CARRY(( i[5] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~2 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h00000000000000FF;
defparam \Mod0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_2~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_2~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_2~1_sumout  & (i[6])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_3~2  ))
// \Mod0|auto_generated|divider|divider|op_3~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_2~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_2~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_2~1_sumout  & (i[6])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_3~2  ))

	.dataa(!i[6]),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_2~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000FFFF000005F5;
defparam \Mod0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~10_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_2~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_2~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_2~1_sumout  & (i[7])) ) + ( VCC ) + ( 
// \Mod0|auto_generated|divider|divider|op_3~14  ))

	.dataa(!i[7]),
	.datab(!\Mod0|auto_generated|divider|divider|op_2~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_3~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~10 .lut_mask = 64'h0000000000001D1D;
defparam \Mod0|auto_generated|divider|divider|op_3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_3~5_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_3~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_3~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( i[4] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( i[4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_3~5_sumout  & ((\Mod0|auto_generated|divider|divider|op_3~1_sumout ))) # (\Mod0|auto_generated|divider|divider|op_3~5_sumout  & (i[5])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_4~10  ))
// \Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_3~5_sumout  & ((\Mod0|auto_generated|divider|divider|op_3~1_sumout ))) # (\Mod0|auto_generated|divider|divider|op_3~5_sumout  & (i[5])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(!i[5]),
	.datac(!\Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[6]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[6]~6_combout  = ( !\Mod0|auto_generated|divider|divider|op_3~5_sumout  & ( \Mod0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~6 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[3]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[3]~10_combout  = ( !\Mod0|auto_generated|divider|divider|op_2~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_2~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_2~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~10 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[3]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[3]~11_combout  = ( \Mod0|auto_generated|divider|divider|op_2~1_sumout  & ( i[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[6]),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~11 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_4~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_4~14_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_3~5_sumout  & (\Mod0|auto_generated|divider|divider|op_3~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_3~5_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[3]~11_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[3]~10_combout )))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[3]~10_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[3]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_4~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_4~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_4~14 .lut_mask = 64'h000000000000535F;
defparam \Mod0|auto_generated|divider|divider|op_4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_4~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_4~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[6]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[6]~7_combout  = ( \Mod0|auto_generated|divider|divider|op_3~5_sumout  & ( i[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[5]),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_4~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_4~1_sumout  & (i[4])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_5~2  ))
// \Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_4~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_4~1_sumout  & (i[4])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_5~2  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!i[4]),
	.datad(!\Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\Mod0|auto_generated|divider|divider|op_4~5_sumout )) # (\Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[6]~7_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[6]~6_combout )))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[6]~6_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[6]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h000000000000535F;
defparam \Mod0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[12]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[12]~2_combout  = ( !\Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( \Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~2 .lut_mask = 64'h3333333300000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( i[2] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( i[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h00000000000000FF;
defparam \Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_5~5_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~1_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~5_sumout  & (i[3])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_6~10  ))
// \Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_5~5_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~1_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~5_sumout  & (i[3])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!i[3]),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000FFFF00003535;
defparam \Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[9]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[9]~8_combout  = ( \Mod0|auto_generated|divider|divider|op_4~9_sumout  & ( !\Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~8 .lut_mask = 64'h0000FFFF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[9]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[9]~9_combout  = ( \Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( i[4] ) )

	.dataa(gnd),
	.datab(!i[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~9 .lut_mask = 64'h0000000033333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_5~5_sumout  & (((\Mod0|auto_generated|divider|divider|op_5~13_sumout )))) # (\Mod0|auto_generated|divider|divider|op_5~5_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[9]~9_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[9]~8_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[9]~8_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[9]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000000000001D3F;
defparam \Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[12]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[12]~3_combout  = ( \Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( i[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (i[2])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_7~6  ))
// \Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (i[2])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!i[2]),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF000005F5;
defparam \Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~10_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_6~5_sumout )))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[12]~3_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[12]~2_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[12]~2_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[12]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_7~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~10 .lut_mask = 64'h000000000000353F;
defparam \Mod0|auto_generated|divider|divider|op_7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_7~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( i[0] ) + ( VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( i[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & (i[1])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_8~10  ))
// \Mod0|auto_generated|divider|divider|op_8~2  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & (i[1])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!i[1]),
	.datac(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~2 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~4_combout  = ( !\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~4 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~5_combout  = ( i[2] & ( \Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!i[2]),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~5 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\Mod0|auto_generated|divider|divider|op_7~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[15]~5_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~4_combout )))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~2  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[15]~4_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h000000000000535F;
defparam \Mod0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  = ( \Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\Mod0|auto_generated|divider|divider|op_7~5_sumout )) # 
// (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((i[1]))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!i[1]),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = 64'h00FF00FF47474747;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  = ( \Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( i[0] ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( \Mod0|auto_generated|divider|divider|op_8~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!i[0]),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N21
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \key[0]~input_o  ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( 
// \Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \key[8]~input_o  ) ) ) # ( \Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \key[0]~input_o  ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \key[16]~input_o  ) ) )

	.dataa(!\key[8]~input_o ),
	.datab(!\key[0]~input_o ),
	.datac(!\key[16]~input_o ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h0F0F333355553333;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !j[0] $ (!valuei[0] $ (!\Mux7~0_combout )) ) + ( !VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( !j[0] $ (!valuei[0] $ (!\Mux7~0_combout )) ) + ( !VCC ) + ( !VCC ))
// \Add0~3  = SHARE((!j[0] & (!valuei[0] & \Mux7~0_combout )) # (j[0] & ((!valuei[0]) # (\Mux7~0_combout ))))

	.dataa(!j[0]),
	.datab(gnd),
	.datac(!valuei[0]),
	.datad(!\Mux7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h000050F50000A55A;
defparam \Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N51
cyclonev_lcell_comb \j~0 (
// Equation(s):
// \j~0_combout  = ( j[0] & ( \Add0~1_sumout  ) ) # ( !j[0] & ( \Add0~1_sumout  & ( \present_state.0011~q  ) ) ) # ( j[0] & ( !\Add0~1_sumout  & ( !\present_state.0011~q  ) ) )

	.dataa(!\present_state.0011~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!j[0]),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j~0 .extended_lut = "off";
defparam \j~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \j~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N27
cyclonev_lcell_comb \addr[0]~reg0feeder (
// Equation(s):
// \addr[0]~reg0feeder_combout  = ( \j~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\j~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[0]~reg0feeder .extended_lut = "off";
defparam \addr[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N53
dffeas \present_state.0110~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\present_state.0110~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\present_state.0110~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \present_state.0110~DUPLICATE .is_wysiwyg = "true";
defparam \present_state.0110~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N45
cyclonev_lcell_comb \addr~0 (
// Equation(s):
// \addr~0_combout  = ( !\present_state.0011~q  & ( !\present_state.0110~DUPLICATE_q  ) )

	.dataa(!\present_state.0110~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\present_state.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr~0 .extended_lut = "off";
defparam \addr~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N54
cyclonev_lcell_comb \addr[4]~1 (
// Equation(s):
// \addr[4]~1_combout  = ( !\Selector0~0_combout  & ( (!\present_state.0101~q  & \addr~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.0101~q ),
	.datad(!\addr~0_combout ),
	.datae(gnd),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[4]~1 .extended_lut = "off";
defparam \addr[4]~1 .lut_mask = 64'h00F000F000000000;
defparam \addr[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N28
dffeas \addr[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\addr[0]~reg0feeder_combout ),
	.asdata(i[0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\addr[4]~1_combout ),
	.sload(\addr~0_combout ),
	.ena(!\present_state.0010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[0]~reg0 .is_wysiwyg = "true";
defparam \addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N38
dffeas \j[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\j~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\present_state~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[1]),
	.prn(vcc));
// synopsys translate_off
defparam \j[1] .is_wysiwyg = "true";
defparam \j[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \rddata[1]~input (
	.i(rddata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[1]~input_o ));
// synopsys translate_off
defparam \rddata[1]~input .bus_hold = "false";
defparam \rddata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N12
cyclonev_lcell_comb \valuei[1]~1 (
// Equation(s):
// \valuei[1]~1_combout  = (!\rst_n~input_o  & (((valuei[1])))) # (\rst_n~input_o  & ((!\present_state.0010~q  & ((valuei[1]))) # (\present_state.0010~q  & (\rddata[1]~input_o ))))

	.dataa(!\rst_n~input_o ),
	.datab(!\present_state.0010~q ),
	.datac(!\rddata[1]~input_o ),
	.datad(!valuei[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\valuei[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \valuei[1]~1 .extended_lut = "off";
defparam \valuei[1]~1 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \valuei[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N14
dffeas \valuei[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\valuei[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valuei[1]),
	.prn(vcc));
// synopsys translate_off
defparam \valuei[1] .is_wysiwyg = "true";
defparam \valuei[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \key[9]~input (
	.i(key[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[9]~input_o ));
// synopsys translate_off
defparam \key[9]~input .bus_hold = "false";
defparam \key[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \key[1]~input (
	.i(key[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[1]~input_o ));
// synopsys translate_off
defparam \key[1]~input .bus_hold = "false";
defparam \key[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \key[17]~input (
	.i(key[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[17]~input_o ));
// synopsys translate_off
defparam \key[17]~input .bus_hold = "false";
defparam \key[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N27
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( \key[1]~input_o  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & 
// ((\key[17]~input_o ))) # (\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & (\key[9]~input_o )) ) )

	.dataa(!\key[9]~input_o ),
	.datab(!\key[1]~input_o ),
	.datac(!\key[17]~input_o ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h0F550F5533333333;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !valuei[1] $ (!j[1] $ (\Mux6~0_combout )) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( !valuei[1] $ (!j[1] $ (\Mux6~0_combout )) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~7  = SHARE((!valuei[1] & (j[1] & \Mux6~0_combout )) # (valuei[1] & ((\Mux6~0_combout ) # (j[1]))))

	.dataa(gnd),
	.datab(!valuei[1]),
	.datac(!j[1]),
	.datad(!\Mux6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(\Add0~3 ),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \j~1 (
// Equation(s):
// \j~1_combout  = ( \Add0~5_sumout  & ( (j[1]) # (\present_state.0011~q ) ) ) # ( !\Add0~5_sumout  & ( (!\present_state.0011~q  & j[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.0011~q ),
	.datad(!j[1]),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j~1 .extended_lut = "off";
defparam \j~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \j~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \addr[1]~reg0feeder (
// Equation(s):
// \addr[1]~reg0feeder_combout  = ( \j~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\j~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[1]~reg0feeder .extended_lut = "off";
defparam \addr[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N37
dffeas \addr[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\addr[1]~reg0feeder_combout ),
	.asdata(i[1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\addr[4]~1_combout ),
	.sload(\addr~0_combout ),
	.ena(!\present_state.0010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[1]~reg0 .is_wysiwyg = "true";
defparam \addr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N25
dffeas \j[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\j~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\present_state~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[2]),
	.prn(vcc));
// synopsys translate_off
defparam \j[2] .is_wysiwyg = "true";
defparam \j[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \rddata[2]~input (
	.i(rddata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[2]~input_o ));
// synopsys translate_off
defparam \rddata[2]~input .bus_hold = "false";
defparam \rddata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N27
cyclonev_lcell_comb \valuei[2]~2 (
// Equation(s):
// \valuei[2]~2_combout  = ( valuei[2] & ( \rddata[2]~input_o  ) ) # ( !valuei[2] & ( \rddata[2]~input_o  & ( (\present_state.0010~q  & \rst_n~input_o ) ) ) ) # ( valuei[2] & ( !\rddata[2]~input_o  & ( (!\present_state.0010~q ) # (!\rst_n~input_o ) ) ) )

	.dataa(!\present_state.0010~q ),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!valuei[2]),
	.dataf(!\rddata[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\valuei[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \valuei[2]~2 .extended_lut = "off";
defparam \valuei[2]~2 .lut_mask = 64'h0000EEEE1111FFFF;
defparam \valuei[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N29
dffeas \valuei[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\valuei[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valuei[2]),
	.prn(vcc));
// synopsys translate_off
defparam \valuei[2] .is_wysiwyg = "true";
defparam \valuei[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \key[2]~input (
	.i(key[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[2]~input_o ));
// synopsys translate_off
defparam \key[2]~input .bus_hold = "false";
defparam \key[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \key[18]~input (
	.i(key[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[18]~input_o ));
// synopsys translate_off
defparam \key[18]~input .bus_hold = "false";
defparam \key[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \key[10]~input (
	.i(key[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[10]~input_o ));
// synopsys translate_off
defparam \key[10]~input .bus_hold = "false";
defparam \key[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N21
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( \key[2]~input_o  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & 
// (\key[18]~input_o )) # (\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ((\key[10]~input_o ))) ) )

	.dataa(!\key[2]~input_o ),
	.datab(!\key[18]~input_o ),
	.datac(!\key[10]~input_o ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h330F330F55555555;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !j[2] $ (!valuei[2] $ (\Mux5~0_combout )) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( !j[2] $ (!valuei[2] $ (\Mux5~0_combout )) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~11  = SHARE((!j[2] & (valuei[2] & \Mux5~0_combout )) # (j[2] & ((\Mux5~0_combout ) # (valuei[2]))))

	.dataa(gnd),
	.datab(!j[2]),
	.datac(!valuei[2]),
	.datad(!\Mux5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(\Add0~7 ),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \j~2 (
// Equation(s):
// \j~2_combout  = ( \Add0~9_sumout  & ( (j[2]) # (\present_state.0011~q ) ) ) # ( !\Add0~9_sumout  & ( (!\present_state.0011~q  & j[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.0011~q ),
	.datad(!j[2]),
	.datae(gnd),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j~2 .extended_lut = "off";
defparam \j~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \j~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N18
cyclonev_lcell_comb \addr[2]~reg0feeder (
// Equation(s):
// \addr[2]~reg0feeder_combout  = ( \j~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\j~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[2]~reg0feeder .extended_lut = "off";
defparam \addr[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N19
dffeas \addr[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\addr[2]~reg0feeder_combout ),
	.asdata(i[2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\addr[4]~1_combout ),
	.sload(\addr~0_combout ),
	.ena(!\present_state.0010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[2]~reg0 .is_wysiwyg = "true";
defparam \addr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N20
dffeas \j[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\j~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\present_state~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[3]),
	.prn(vcc));
// synopsys translate_off
defparam \j[3] .is_wysiwyg = "true";
defparam \j[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \rddata[3]~input (
	.i(rddata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[3]~input_o ));
// synopsys translate_off
defparam \rddata[3]~input .bus_hold = "false";
defparam \rddata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N3
cyclonev_lcell_comb \valuei[3]~3 (
// Equation(s):
// \valuei[3]~3_combout  = ( valuei[3] & ( \rst_n~input_o  & ( (!\present_state.0010~q ) # (\rddata[3]~input_o ) ) ) ) # ( !valuei[3] & ( \rst_n~input_o  & ( (\rddata[3]~input_o  & \present_state.0010~q ) ) ) ) # ( valuei[3] & ( !\rst_n~input_o  ) )

	.dataa(gnd),
	.datab(!\rddata[3]~input_o ),
	.datac(!\present_state.0010~q ),
	.datad(gnd),
	.datae(!valuei[3]),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\valuei[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \valuei[3]~3 .extended_lut = "off";
defparam \valuei[3]~3 .lut_mask = 64'h0000FFFF0303F3F3;
defparam \valuei[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N5
dffeas \valuei[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\valuei[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valuei[3]),
	.prn(vcc));
// synopsys translate_off
defparam \valuei[3] .is_wysiwyg = "true";
defparam \valuei[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \key[19]~input (
	.i(key[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[19]~input_o ));
// synopsys translate_off
defparam \key[19]~input .bus_hold = "false";
defparam \key[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \key[11]~input (
	.i(key[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[11]~input_o ));
// synopsys translate_off
defparam \key[11]~input .bus_hold = "false";
defparam \key[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \key[3]~input (
	.i(key[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[3]~input_o ));
// synopsys translate_off
defparam \key[3]~input .bus_hold = "false";
defparam \key[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( \key[3]~input_o  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & 
// (\key[19]~input_o )) # (\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ((\key[11]~input_o ))) ) )

	.dataa(!\key[19]~input_o ),
	.datab(!\key[11]~input_o ),
	.datac(!\key[3]~input_o ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h553355330F0F0F0F;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( !j[3] $ (!valuei[3] $ (\Mux4~0_combout )) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( !j[3] $ (!valuei[3] $ (\Mux4~0_combout )) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~15  = SHARE((!j[3] & (valuei[3] & \Mux4~0_combout )) # (j[3] & ((\Mux4~0_combout ) # (valuei[3]))))

	.dataa(!j[3]),
	.datab(gnd),
	.datac(!valuei[3]),
	.datad(!\Mux4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(\Add0~11 ),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \j~3 (
// Equation(s):
// \j~3_combout  = ( \Add0~13_sumout  & ( (j[3]) # (\present_state.0011~q ) ) ) # ( !\Add0~13_sumout  & ( (!\present_state.0011~q  & j[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.0011~q ),
	.datad(!j[3]),
	.datae(gnd),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j~3 .extended_lut = "off";
defparam \j~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \j~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N12
cyclonev_lcell_comb \addr[3]~reg0feeder (
// Equation(s):
// \addr[3]~reg0feeder_combout  = ( \j~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\j~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[3]~reg0feeder .extended_lut = "off";
defparam \addr[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N13
dffeas \addr[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\addr[3]~reg0feeder_combout ),
	.asdata(i[3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\addr[4]~1_combout ),
	.sload(\addr~0_combout ),
	.ena(!\present_state.0010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[3]~reg0 .is_wysiwyg = "true";
defparam \addr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N8
dffeas \j[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\j~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\present_state~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[4]),
	.prn(vcc));
// synopsys translate_off
defparam \j[4] .is_wysiwyg = "true";
defparam \j[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \rddata[4]~input (
	.i(rddata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[4]~input_o ));
// synopsys translate_off
defparam \rddata[4]~input .bus_hold = "false";
defparam \rddata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \valuei[4]~4 (
// Equation(s):
// \valuei[4]~4_combout  = ( \rddata[4]~input_o  & ( ((\rst_n~input_o  & \present_state.0010~q )) # (valuei[4]) ) ) # ( !\rddata[4]~input_o  & ( (valuei[4] & ((!\rst_n~input_o ) # (!\present_state.0010~q ))) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\present_state.0010~q ),
	.datac(gnd),
	.datad(!valuei[4]),
	.datae(gnd),
	.dataf(!\rddata[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\valuei[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \valuei[4]~4 .extended_lut = "off";
defparam \valuei[4]~4 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \valuei[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N56
dffeas \valuei[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\valuei[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valuei[4]),
	.prn(vcc));
// synopsys translate_off
defparam \valuei[4] .is_wysiwyg = "true";
defparam \valuei[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \key[20]~input (
	.i(key[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[20]~input_o ));
// synopsys translate_off
defparam \key[20]~input .bus_hold = "false";
defparam \key[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \key[4]~input (
	.i(key[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[4]~input_o ));
// synopsys translate_off
defparam \key[4]~input .bus_hold = "false";
defparam \key[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \key[12]~input (
	.i(key[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[12]~input_o ));
// synopsys translate_off
defparam \key[12]~input .bus_hold = "false";
defparam \key[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \key[12]~input_o  & ( (!\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & (((\key[20]~input_o )) # (\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ))) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & (((\key[4]~input_o )))) ) ) # ( !\key[12]~input_o  & ( (!\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & 
// (\key[20]~input_o ))) # (\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & (((\key[4]~input_o )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datac(!\key[20]~input_o ),
	.datad(!\key[4]~input_o ),
	.datae(gnd),
	.dataf(!\key[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !j[4] $ (!valuei[4] $ (\Mux3~0_combout )) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( !j[4] $ (!valuei[4] $ (\Mux3~0_combout )) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~19  = SHARE((!j[4] & (valuei[4] & \Mux3~0_combout )) # (j[4] & ((\Mux3~0_combout ) # (valuei[4]))))

	.dataa(!j[4]),
	.datab(gnd),
	.datac(!valuei[4]),
	.datad(!\Mux3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(\Add0~15 ),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \j~4 (
// Equation(s):
// \j~4_combout  = ( \Add0~17_sumout  & ( (j[4]) # (\present_state.0011~q ) ) ) # ( !\Add0~17_sumout  & ( (!\present_state.0011~q  & j[4]) ) )

	.dataa(gnd),
	.datab(!\present_state.0011~q ),
	.datac(gnd),
	.datad(!j[4]),
	.datae(gnd),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j~4 .extended_lut = "off";
defparam \j~4 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \j~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N15
cyclonev_lcell_comb \addr[4]~reg0feeder (
// Equation(s):
// \addr[4]~reg0feeder_combout  = ( \j~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\j~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[4]~reg0feeder .extended_lut = "off";
defparam \addr[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N16
dffeas \addr[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\addr[4]~reg0feeder_combout ),
	.asdata(i[4]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\addr[4]~1_combout ),
	.sload(\addr~0_combout ),
	.ena(!\present_state.0010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[4]~reg0 .is_wysiwyg = "true";
defparam \addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N17
dffeas \j[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\j~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\present_state~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[5]),
	.prn(vcc));
// synopsys translate_off
defparam \j[5] .is_wysiwyg = "true";
defparam \j[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \rddata[5]~input (
	.i(rddata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[5]~input_o ));
// synopsys translate_off
defparam \rddata[5]~input .bus_hold = "false";
defparam \rddata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N57
cyclonev_lcell_comb \valuei[5]~5 (
// Equation(s):
// \valuei[5]~5_combout  = ( \rddata[5]~input_o  & ( ((\rst_n~input_o  & \present_state.0010~q )) # (valuei[5]) ) ) # ( !\rddata[5]~input_o  & ( (valuei[5] & ((!\rst_n~input_o ) # (!\present_state.0010~q ))) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\present_state.0010~q ),
	.datac(gnd),
	.datad(!valuei[5]),
	.datae(gnd),
	.dataf(!\rddata[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\valuei[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \valuei[5]~5 .extended_lut = "off";
defparam \valuei[5]~5 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \valuei[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N59
dffeas \valuei[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\valuei[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valuei[5]),
	.prn(vcc));
// synopsys translate_off
defparam \valuei[5] .is_wysiwyg = "true";
defparam \valuei[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \key[13]~input (
	.i(key[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[13]~input_o ));
// synopsys translate_off
defparam \key[13]~input .bus_hold = "false";
defparam \key[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \key[5]~input (
	.i(key[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[5]~input_o ));
// synopsys translate_off
defparam \key[5]~input .bus_hold = "false";
defparam \key[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \key[21]~input (
	.i(key[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[21]~input_o ));
// synopsys translate_off
defparam \key[21]~input .bus_hold = "false";
defparam \key[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( \key[5]~input_o  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & 
// ((\key[21]~input_o ))) # (\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & (\key[13]~input_o )) ) )

	.dataa(!\key[13]~input_o ),
	.datab(!\key[5]~input_o ),
	.datac(!\key[21]~input_o ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0F550F5533333333;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !valuei[5] $ (!j[5] $ (\Mux2~0_combout )) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( !valuei[5] $ (!j[5] $ (\Mux2~0_combout )) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~23  = SHARE((!valuei[5] & (j[5] & \Mux2~0_combout )) # (valuei[5] & ((\Mux2~0_combout ) # (j[5]))))

	.dataa(gnd),
	.datab(!valuei[5]),
	.datac(!j[5]),
	.datad(!\Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(\Add0~19 ),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000033F00003CC3;
defparam \Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N15
cyclonev_lcell_comb \j~5 (
// Equation(s):
// \j~5_combout  = ( \Add0~21_sumout  & ( (j[5]) # (\present_state.0011~q ) ) ) # ( !\Add0~21_sumout  & ( (!\present_state.0011~q  & j[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.0011~q ),
	.datad(!j[5]),
	.datae(gnd),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j~5 .extended_lut = "off";
defparam \j~5 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \j~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N21
cyclonev_lcell_comb \addr[5]~reg0feeder (
// Equation(s):
// \addr[5]~reg0feeder_combout  = ( \j~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\j~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[5]~reg0feeder .extended_lut = "off";
defparam \addr[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N22
dffeas \addr[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\addr[5]~reg0feeder_combout ),
	.asdata(i[5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\addr[4]~1_combout ),
	.sload(\addr~0_combout ),
	.ena(!\present_state.0010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[5]~reg0 .is_wysiwyg = "true";
defparam \addr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N5
dffeas \j[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\j~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\present_state~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[6]),
	.prn(vcc));
// synopsys translate_off
defparam \j[6] .is_wysiwyg = "true";
defparam \j[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \rddata[6]~input (
	.i(rddata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[6]~input_o ));
// synopsys translate_off
defparam \rddata[6]~input .bus_hold = "false";
defparam \rddata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \valuei[6]~6 (
// Equation(s):
// \valuei[6]~6_combout  = ( \rddata[6]~input_o  & ( ((\rst_n~input_o  & \present_state.0010~q )) # (valuei[6]) ) ) # ( !\rddata[6]~input_o  & ( (valuei[6] & ((!\rst_n~input_o ) # (!\present_state.0010~q ))) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\present_state.0010~q ),
	.datac(gnd),
	.datad(!valuei[6]),
	.datae(gnd),
	.dataf(!\rddata[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\valuei[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \valuei[6]~6 .extended_lut = "off";
defparam \valuei[6]~6 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \valuei[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N32
dffeas \valuei[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\valuei[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valuei[6]),
	.prn(vcc));
// synopsys translate_off
defparam \valuei[6] .is_wysiwyg = "true";
defparam \valuei[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \key[22]~input (
	.i(key[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[22]~input_o ));
// synopsys translate_off
defparam \key[22]~input .bus_hold = "false";
defparam \key[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \key[14]~input (
	.i(key[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[14]~input_o ));
// synopsys translate_off
defparam \key[14]~input .bus_hold = "false";
defparam \key[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \key[6]~input (
	.i(key[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[6]~input_o ));
// synopsys translate_off
defparam \key[6]~input .bus_hold = "false";
defparam \key[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N9
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \key[6]~input_o  & ( ((!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & (\key[22]~input_o )) # (\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ((\key[14]~input_o )))) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ) ) ) # ( !\key[6]~input_o  & ( (!\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ((!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & (\key[22]~input_o )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ((\key[14]~input_o ))))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datac(!\key[22]~input_o ),
	.datad(!\key[14]~input_o ),
	.datae(gnd),
	.dataf(!\key[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !valuei[6] $ (!j[6] $ (\Mux1~0_combout )) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( !valuei[6] $ (!j[6] $ (\Mux1~0_combout )) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~27  = SHARE((!valuei[6] & (j[6] & \Mux1~0_combout )) # (valuei[6] & ((\Mux1~0_combout ) # (j[6]))))

	.dataa(!valuei[6]),
	.datab(gnd),
	.datac(!j[6]),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(\Add0~23 ),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000055F00005AA5;
defparam \Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N3
cyclonev_lcell_comb \j~6 (
// Equation(s):
// \j~6_combout  = ( \Add0~25_sumout  & ( (j[6]) # (\present_state.0011~q ) ) ) # ( !\Add0~25_sumout  & ( (!\present_state.0011~q  & j[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.0011~q ),
	.datad(!j[6]),
	.datae(gnd),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j~6 .extended_lut = "off";
defparam \j~6 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \j~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \addr[6]~reg0feeder (
// Equation(s):
// \addr[6]~reg0feeder_combout  = \j~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\j~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[6]~reg0feeder .extended_lut = "off";
defparam \addr[6]~reg0feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \addr[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N25
dffeas \addr[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\addr[6]~reg0feeder_combout ),
	.asdata(i[6]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\addr[4]~1_combout ),
	.sload(\addr~0_combout ),
	.ena(!\present_state.0010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[6]~reg0 .is_wysiwyg = "true";
defparam \addr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N11
dffeas \j[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\j~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(!\present_state~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[7]),
	.prn(vcc));
// synopsys translate_off
defparam \j[7] .is_wysiwyg = "true";
defparam \j[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \rddata[7]~input (
	.i(rddata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rddata[7]~input_o ));
// synopsys translate_off
defparam \rddata[7]~input .bus_hold = "false";
defparam \rddata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N33
cyclonev_lcell_comb \valuei[7]~7 (
// Equation(s):
// \valuei[7]~7_combout  = (!\rst_n~input_o  & (((valuei[7])))) # (\rst_n~input_o  & ((!\present_state.0010~q  & ((valuei[7]))) # (\present_state.0010~q  & (\rddata[7]~input_o ))))

	.dataa(!\rst_n~input_o ),
	.datab(!\present_state.0010~q ),
	.datac(!\rddata[7]~input_o ),
	.datad(!valuei[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\valuei[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \valuei[7]~7 .extended_lut = "off";
defparam \valuei[7]~7 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \valuei[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N35
dffeas \valuei[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\valuei[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valuei[7]),
	.prn(vcc));
// synopsys translate_off
defparam \valuei[7] .is_wysiwyg = "true";
defparam \valuei[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \key[23]~input (
	.i(key[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[23]~input_o ));
// synopsys translate_off
defparam \key[23]~input .bus_hold = "false";
defparam \key[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \key[15]~input (
	.i(key[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[15]~input_o ));
// synopsys translate_off
defparam \key[15]~input .bus_hold = "false";
defparam \key[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \key[7]~input (
	.i(key[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key[7]~input_o ));
// synopsys translate_off
defparam \key[7]~input .bus_hold = "false";
defparam \key[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N57
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( \key[7]~input_o  ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & 
// (\key[23]~input_o )) # (\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout  & ((\key[15]~input_o ))) ) )

	.dataa(!\key[23]~input_o ),
	.datab(!\key[15]~input_o ),
	.datac(!\key[7]~input_o ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h553355330F0F0F0F;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !j[7] $ (!valuei[7] $ (\Mux0~0_combout )) ) + ( \Add0~27  ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!j[7]),
	.datac(!valuei[7]),
	.datad(!\Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(\Add0~27 ),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000000000003CC3;
defparam \Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N9
cyclonev_lcell_comb \j~7 (
// Equation(s):
// \j~7_combout  = ( \Add0~29_sumout  & ( (j[7]) # (\present_state.0011~q ) ) ) # ( !\Add0~29_sumout  & ( (!\present_state.0011~q  & j[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\present_state.0011~q ),
	.datad(!j[7]),
	.datae(gnd),
	.dataf(!\Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\j~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \j~7 .extended_lut = "off";
defparam \j~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \j~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N27
cyclonev_lcell_comb \addr[7]~reg0feeder (
// Equation(s):
// \addr[7]~reg0feeder_combout  = \j~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\j~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr[7]~reg0feeder .extended_lut = "off";
defparam \addr[7]~reg0feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \addr[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N28
dffeas \addr[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\addr[7]~reg0feeder_combout ),
	.asdata(i[7]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\addr[4]~1_combout ),
	.sload(\addr~0_combout ),
	.ena(!\present_state.0010~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr[7]~reg0 .is_wysiwyg = "true";
defparam \addr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N51
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \rddata[0]~input_o  & ( ((!valuei[0] & \present_state.0110~q )) # (\present_state.0101~q ) ) ) # ( !\rddata[0]~input_o  & ( (!valuei[0] & \present_state.0110~q ) ) )

	.dataa(!\present_state.0101~q ),
	.datab(gnd),
	.datac(!valuei[0]),
	.datad(!\present_state.0110~q ),
	.datae(gnd),
	.dataf(!\rddata[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h00F000F055F555F5;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N52
dffeas \wrdata[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrdata[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wrdata[0]~reg0 .is_wysiwyg = "true";
defparam \wrdata[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( valuei[1] & ( ((\present_state.0101~q  & \rddata[1]~input_o )) # (\present_state.0110~q ) ) ) # ( !valuei[1] & ( (\present_state.0101~q  & \rddata[1]~input_o ) ) )

	.dataa(!\present_state.0101~q ),
	.datab(gnd),
	.datac(!\rddata[1]~input_o ),
	.datad(!\present_state.0110~q ),
	.datae(gnd),
	.dataf(!valuei[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h0505050505FF05FF;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N49
dffeas \wrdata[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrdata[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wrdata[1]~reg0 .is_wysiwyg = "true";
defparam \wrdata[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N57
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( valuei[2] & ( \rddata[2]~input_o  & ( (\present_state.0101~q ) # (\present_state.0110~q ) ) ) ) # ( !valuei[2] & ( \rddata[2]~input_o  & ( \present_state.0101~q  ) ) ) # ( valuei[2] & ( !\rddata[2]~input_o  & ( 
// \present_state.0110~q  ) ) )

	.dataa(!\present_state.0110~q ),
	.datab(gnd),
	.datac(!\present_state.0101~q ),
	.datad(gnd),
	.datae(!valuei[2]),
	.dataf(!\rddata[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h000055550F0F5F5F;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N58
dffeas \wrdata[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrdata[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wrdata[2]~reg0 .is_wysiwyg = "true";
defparam \wrdata[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N39
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \present_state.0101~q  & ( ((\present_state.0110~q  & valuei[3])) # (\rddata[3]~input_o ) ) ) # ( !\present_state.0101~q  & ( (\present_state.0110~q  & valuei[3]) ) )

	.dataa(!\present_state.0110~q ),
	.datab(gnd),
	.datac(!\rddata[3]~input_o ),
	.datad(!valuei[3]),
	.datae(gnd),
	.dataf(!\present_state.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h005500550F5F0F5F;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N40
dffeas \wrdata[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrdata[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wrdata[3]~reg0 .is_wysiwyg = "true";
defparam \wrdata[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \rddata[4]~input_o  & ( ((\present_state.0110~q  & valuei[4])) # (\present_state.0101~q ) ) ) # ( !\rddata[4]~input_o  & ( (\present_state.0110~q  & valuei[4]) ) )

	.dataa(!\present_state.0110~q ),
	.datab(gnd),
	.datac(!\present_state.0101~q ),
	.datad(!valuei[4]),
	.datae(gnd),
	.dataf(!\rddata[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h005500550F5F0F5F;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N25
dffeas \wrdata[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrdata[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wrdata[4]~reg0 .is_wysiwyg = "true";
defparam \wrdata[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N27
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \present_state.0101~q  & ( ((\present_state.0110~q  & valuei[5])) # (\rddata[5]~input_o ) ) ) # ( !\present_state.0101~q  & ( (\present_state.0110~q  & valuei[5]) ) )

	.dataa(!\present_state.0110~q ),
	.datab(gnd),
	.datac(!\rddata[5]~input_o ),
	.datad(!valuei[5]),
	.datae(gnd),
	.dataf(!\present_state.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h005500550F5F0F5F;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N28
dffeas \wrdata[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrdata[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wrdata[5]~reg0 .is_wysiwyg = "true";
defparam \wrdata[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \rddata[6]~input_o  & ( ((valuei[6] & \present_state.0110~q )) # (\present_state.0101~q ) ) ) # ( !\rddata[6]~input_o  & ( (valuei[6] & \present_state.0110~q ) ) )

	.dataa(gnd),
	.datab(!valuei[6]),
	.datac(!\present_state.0101~q ),
	.datad(!\present_state.0110~q ),
	.datae(gnd),
	.dataf(!\rddata[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h003300330F3F0F3F;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N43
dffeas \wrdata[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrdata[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wrdata[6]~reg0 .is_wysiwyg = "true";
defparam \wrdata[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N45
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \present_state.0101~q  & ( ((\present_state.0110~q  & valuei[7])) # (\rddata[7]~input_o ) ) ) # ( !\present_state.0101~q  & ( (\present_state.0110~q  & valuei[7]) ) )

	.dataa(!\present_state.0110~q ),
	.datab(gnd),
	.datac(!\rddata[7]~input_o ),
	.datad(!valuei[7]),
	.datae(gnd),
	.dataf(!\present_state.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h005500550F5F0F5F;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N46
dffeas \wrdata[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrdata[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wrdata[7]~reg0 .is_wysiwyg = "true";
defparam \wrdata[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N48
cyclonev_lcell_comb \wren~0 (
// Equation(s):
// \wren~0_combout  = ( \present_state.0110~q  ) # ( !\present_state.0110~q  & ( \present_state.0101~q  ) )

	.dataa(gnd),
	.datab(!\present_state.0101~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\present_state.0110~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wren~0 .extended_lut = "off";
defparam \wren~0 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y4_N49
dffeas \wren~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\wren~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wren~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wren~reg0 .is_wysiwyg = "true";
defparam \wren~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y18_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
