// Generated by stratus_hls 19.10-p100  (91500.011111)
// Wed Jan 27 16:41:56 2021
// from cache.cpp
#ifndef CYNTH_PART_cache_cache_rtl_h
#define CYNTH_PART_cache_cache_rtl_h

#include "systemc.h"
/* Include declarations of instantiated parts. */


/* Declaration of the synthesized module. */
struct cache : public sc_module {
  sc_in<bool > clk;
  sc_in<bool > rstn;
  sc_in<bool > cache_en;
  sc_in<sc_uint<8> > systolic_en;
  sc_in<sc_uint<8> > systolic_depth;
  sc_in<bool > addr_if_start;
  sc_in<sc_uint<8> > systolic_sel;
  sc_in<sc_biguint<320> > feature_data;
  sc_in<bool > feature_share_en;
  sc_in<bool > feature_data_en;
  sc_in<sc_uint<16> > feature_data_sel;
  sc_in<sc_biguint<256> > weight_data;
  sc_in<bool > weight_data_en;
  sc_out<sc_int<10> > mac_src_0_s0_0;
  sc_out<sc_int<10> > mac_src_0_s0_1;
  sc_out<sc_int<10> > mac_src_0_s0_2;
  sc_out<sc_int<10> > mac_src_0_s0_3;
  sc_out<sc_int<10> > mac_src_0_s0_4;
  sc_out<sc_int<10> > mac_src_0_s0_5;
  sc_out<sc_int<10> > mac_src_0_s0_6;
  sc_out<sc_int<10> > mac_src_0_s0_7;
  sc_out<sc_int<10> > mac_src_0_s0_8;
  sc_out<sc_int<10> > mac_src_0_s0_9;
  sc_out<sc_int<10> > mac_src_0_s0_10;
  sc_out<sc_int<10> > mac_src_0_s0_11;
  sc_out<sc_int<10> > mac_src_0_s0_12;
  sc_out<sc_int<10> > mac_src_0_s0_13;
  sc_out<sc_int<10> > mac_src_0_s0_14;
  sc_out<sc_int<10> > mac_src_0_s0_15;
  sc_out<sc_int<10> > mac_src_0_s0_16;
  sc_out<sc_int<10> > mac_src_0_s0_17;
  sc_out<sc_int<10> > mac_src_0_s0_18;
  sc_out<sc_int<10> > mac_src_0_s0_19;
  sc_out<sc_int<10> > mac_src_0_s0_20;
  sc_out<sc_int<10> > mac_src_0_s0_21;
  sc_out<sc_int<10> > mac_src_0_s0_22;
  sc_out<sc_int<10> > mac_src_0_s0_23;
  sc_out<sc_int<10> > mac_src_0_s0_24;
  sc_out<sc_int<10> > mac_src_0_s0_25;
  sc_out<sc_int<10> > mac_src_0_s0_26;
  sc_out<sc_int<10> > mac_src_0_s0_27;
  sc_out<sc_int<10> > mac_src_0_s0_28;
  sc_out<sc_int<10> > mac_src_0_s0_29;
  sc_out<sc_int<10> > mac_src_0_s0_30;
  sc_out<sc_int<10> > mac_src_0_s0_31;
  sc_out<sc_int<10> > mac_src_0_s1_0;
  sc_out<sc_int<10> > mac_src_0_s1_1;
  sc_out<sc_int<10> > mac_src_0_s1_2;
  sc_out<sc_int<10> > mac_src_0_s1_3;
  sc_out<sc_int<10> > mac_src_0_s1_4;
  sc_out<sc_int<10> > mac_src_0_s1_5;
  sc_out<sc_int<10> > mac_src_0_s1_6;
  sc_out<sc_int<10> > mac_src_0_s1_7;
  sc_out<sc_int<10> > mac_src_0_s1_8;
  sc_out<sc_int<10> > mac_src_0_s1_9;
  sc_out<sc_int<10> > mac_src_0_s1_10;
  sc_out<sc_int<10> > mac_src_0_s1_11;
  sc_out<sc_int<10> > mac_src_0_s1_12;
  sc_out<sc_int<10> > mac_src_0_s1_13;
  sc_out<sc_int<10> > mac_src_0_s1_14;
  sc_out<sc_int<10> > mac_src_0_s1_15;
  sc_out<sc_int<10> > mac_src_0_s1_16;
  sc_out<sc_int<10> > mac_src_0_s1_17;
  sc_out<sc_int<10> > mac_src_0_s1_18;
  sc_out<sc_int<10> > mac_src_0_s1_19;
  sc_out<sc_int<10> > mac_src_0_s1_20;
  sc_out<sc_int<10> > mac_src_0_s1_21;
  sc_out<sc_int<10> > mac_src_0_s1_22;
  sc_out<sc_int<10> > mac_src_0_s1_23;
  sc_out<sc_int<10> > mac_src_0_s1_24;
  sc_out<sc_int<10> > mac_src_0_s1_25;
  sc_out<sc_int<10> > mac_src_0_s1_26;
  sc_out<sc_int<10> > mac_src_0_s1_27;
  sc_out<sc_int<10> > mac_src_0_s1_28;
  sc_out<sc_int<10> > mac_src_0_s1_29;
  sc_out<sc_int<10> > mac_src_0_s1_30;
  sc_out<sc_int<10> > mac_src_0_s1_31;
  sc_out<sc_int<10> > mac_src_0_s2_0;
  sc_out<sc_int<10> > mac_src_0_s2_1;
  sc_out<sc_int<10> > mac_src_0_s2_2;
  sc_out<sc_int<10> > mac_src_0_s2_3;
  sc_out<sc_int<10> > mac_src_0_s2_4;
  sc_out<sc_int<10> > mac_src_0_s2_5;
  sc_out<sc_int<10> > mac_src_0_s2_6;
  sc_out<sc_int<10> > mac_src_0_s2_7;
  sc_out<sc_int<10> > mac_src_0_s2_8;
  sc_out<sc_int<10> > mac_src_0_s2_9;
  sc_out<sc_int<10> > mac_src_0_s2_10;
  sc_out<sc_int<10> > mac_src_0_s2_11;
  sc_out<sc_int<10> > mac_src_0_s2_12;
  sc_out<sc_int<10> > mac_src_0_s2_13;
  sc_out<sc_int<10> > mac_src_0_s2_14;
  sc_out<sc_int<10> > mac_src_0_s2_15;
  sc_out<sc_int<10> > mac_src_0_s2_16;
  sc_out<sc_int<10> > mac_src_0_s2_17;
  sc_out<sc_int<10> > mac_src_0_s2_18;
  sc_out<sc_int<10> > mac_src_0_s2_19;
  sc_out<sc_int<10> > mac_src_0_s2_20;
  sc_out<sc_int<10> > mac_src_0_s2_21;
  sc_out<sc_int<10> > mac_src_0_s2_22;
  sc_out<sc_int<10> > mac_src_0_s2_23;
  sc_out<sc_int<10> > mac_src_0_s2_24;
  sc_out<sc_int<10> > mac_src_0_s2_25;
  sc_out<sc_int<10> > mac_src_0_s2_26;
  sc_out<sc_int<10> > mac_src_0_s2_27;
  sc_out<sc_int<10> > mac_src_0_s2_28;
  sc_out<sc_int<10> > mac_src_0_s2_29;
  sc_out<sc_int<10> > mac_src_0_s2_30;
  sc_out<sc_int<10> > mac_src_0_s2_31;
  sc_out<sc_int<10> > mac_src_0_s3_0;
  sc_out<sc_int<10> > mac_src_0_s3_1;
  sc_out<sc_int<10> > mac_src_0_s3_2;
  sc_out<sc_int<10> > mac_src_0_s3_3;
  sc_out<sc_int<10> > mac_src_0_s3_4;
  sc_out<sc_int<10> > mac_src_0_s3_5;
  sc_out<sc_int<10> > mac_src_0_s3_6;
  sc_out<sc_int<10> > mac_src_0_s3_7;
  sc_out<sc_int<10> > mac_src_0_s3_8;
  sc_out<sc_int<10> > mac_src_0_s3_9;
  sc_out<sc_int<10> > mac_src_0_s3_10;
  sc_out<sc_int<10> > mac_src_0_s3_11;
  sc_out<sc_int<10> > mac_src_0_s3_12;
  sc_out<sc_int<10> > mac_src_0_s3_13;
  sc_out<sc_int<10> > mac_src_0_s3_14;
  sc_out<sc_int<10> > mac_src_0_s3_15;
  sc_out<sc_int<10> > mac_src_0_s3_16;
  sc_out<sc_int<10> > mac_src_0_s3_17;
  sc_out<sc_int<10> > mac_src_0_s3_18;
  sc_out<sc_int<10> > mac_src_0_s3_19;
  sc_out<sc_int<10> > mac_src_0_s3_20;
  sc_out<sc_int<10> > mac_src_0_s3_21;
  sc_out<sc_int<10> > mac_src_0_s3_22;
  sc_out<sc_int<10> > mac_src_0_s3_23;
  sc_out<sc_int<10> > mac_src_0_s3_24;
  sc_out<sc_int<10> > mac_src_0_s3_25;
  sc_out<sc_int<10> > mac_src_0_s3_26;
  sc_out<sc_int<10> > mac_src_0_s3_27;
  sc_out<sc_int<10> > mac_src_0_s3_28;
  sc_out<sc_int<10> > mac_src_0_s3_29;
  sc_out<sc_int<10> > mac_src_0_s3_30;
  sc_out<sc_int<10> > mac_src_0_s3_31;
  sc_out<sc_int<10> > mac_src_0_s4_0;
  sc_out<sc_int<10> > mac_src_0_s4_1;
  sc_out<sc_int<10> > mac_src_0_s4_2;
  sc_out<sc_int<10> > mac_src_0_s4_3;
  sc_out<sc_int<10> > mac_src_0_s4_4;
  sc_out<sc_int<10> > mac_src_0_s4_5;
  sc_out<sc_int<10> > mac_src_0_s4_6;
  sc_out<sc_int<10> > mac_src_0_s4_7;
  sc_out<sc_int<10> > mac_src_0_s4_8;
  sc_out<sc_int<10> > mac_src_0_s4_9;
  sc_out<sc_int<10> > mac_src_0_s4_10;
  sc_out<sc_int<10> > mac_src_0_s4_11;
  sc_out<sc_int<10> > mac_src_0_s4_12;
  sc_out<sc_int<10> > mac_src_0_s4_13;
  sc_out<sc_int<10> > mac_src_0_s4_14;
  sc_out<sc_int<10> > mac_src_0_s4_15;
  sc_out<sc_int<10> > mac_src_0_s4_16;
  sc_out<sc_int<10> > mac_src_0_s4_17;
  sc_out<sc_int<10> > mac_src_0_s4_18;
  sc_out<sc_int<10> > mac_src_0_s4_19;
  sc_out<sc_int<10> > mac_src_0_s4_20;
  sc_out<sc_int<10> > mac_src_0_s4_21;
  sc_out<sc_int<10> > mac_src_0_s4_22;
  sc_out<sc_int<10> > mac_src_0_s4_23;
  sc_out<sc_int<10> > mac_src_0_s4_24;
  sc_out<sc_int<10> > mac_src_0_s4_25;
  sc_out<sc_int<10> > mac_src_0_s4_26;
  sc_out<sc_int<10> > mac_src_0_s4_27;
  sc_out<sc_int<10> > mac_src_0_s4_28;
  sc_out<sc_int<10> > mac_src_0_s4_29;
  sc_out<sc_int<10> > mac_src_0_s4_30;
  sc_out<sc_int<10> > mac_src_0_s4_31;
  sc_out<sc_int<10> > mac_src_0_s5_0;
  sc_out<sc_int<10> > mac_src_0_s5_1;
  sc_out<sc_int<10> > mac_src_0_s5_2;
  sc_out<sc_int<10> > mac_src_0_s5_3;
  sc_out<sc_int<10> > mac_src_0_s5_4;
  sc_out<sc_int<10> > mac_src_0_s5_5;
  sc_out<sc_int<10> > mac_src_0_s5_6;
  sc_out<sc_int<10> > mac_src_0_s5_7;
  sc_out<sc_int<10> > mac_src_0_s5_8;
  sc_out<sc_int<10> > mac_src_0_s5_9;
  sc_out<sc_int<10> > mac_src_0_s5_10;
  sc_out<sc_int<10> > mac_src_0_s5_11;
  sc_out<sc_int<10> > mac_src_0_s5_12;
  sc_out<sc_int<10> > mac_src_0_s5_13;
  sc_out<sc_int<10> > mac_src_0_s5_14;
  sc_out<sc_int<10> > mac_src_0_s5_15;
  sc_out<sc_int<10> > mac_src_0_s5_16;
  sc_out<sc_int<10> > mac_src_0_s5_17;
  sc_out<sc_int<10> > mac_src_0_s5_18;
  sc_out<sc_int<10> > mac_src_0_s5_19;
  sc_out<sc_int<10> > mac_src_0_s5_20;
  sc_out<sc_int<10> > mac_src_0_s5_21;
  sc_out<sc_int<10> > mac_src_0_s5_22;
  sc_out<sc_int<10> > mac_src_0_s5_23;
  sc_out<sc_int<10> > mac_src_0_s5_24;
  sc_out<sc_int<10> > mac_src_0_s5_25;
  sc_out<sc_int<10> > mac_src_0_s5_26;
  sc_out<sc_int<10> > mac_src_0_s5_27;
  sc_out<sc_int<10> > mac_src_0_s5_28;
  sc_out<sc_int<10> > mac_src_0_s5_29;
  sc_out<sc_int<10> > mac_src_0_s5_30;
  sc_out<sc_int<10> > mac_src_0_s5_31;
  sc_out<sc_int<10> > mac_src_0_s6_0;
  sc_out<sc_int<10> > mac_src_0_s6_1;
  sc_out<sc_int<10> > mac_src_0_s6_2;
  sc_out<sc_int<10> > mac_src_0_s6_3;
  sc_out<sc_int<10> > mac_src_0_s6_4;
  sc_out<sc_int<10> > mac_src_0_s6_5;
  sc_out<sc_int<10> > mac_src_0_s6_6;
  sc_out<sc_int<10> > mac_src_0_s6_7;
  sc_out<sc_int<10> > mac_src_0_s6_8;
  sc_out<sc_int<10> > mac_src_0_s6_9;
  sc_out<sc_int<10> > mac_src_0_s6_10;
  sc_out<sc_int<10> > mac_src_0_s6_11;
  sc_out<sc_int<10> > mac_src_0_s6_12;
  sc_out<sc_int<10> > mac_src_0_s6_13;
  sc_out<sc_int<10> > mac_src_0_s6_14;
  sc_out<sc_int<10> > mac_src_0_s6_15;
  sc_out<sc_int<10> > mac_src_0_s6_16;
  sc_out<sc_int<10> > mac_src_0_s6_17;
  sc_out<sc_int<10> > mac_src_0_s6_18;
  sc_out<sc_int<10> > mac_src_0_s6_19;
  sc_out<sc_int<10> > mac_src_0_s6_20;
  sc_out<sc_int<10> > mac_src_0_s6_21;
  sc_out<sc_int<10> > mac_src_0_s6_22;
  sc_out<sc_int<10> > mac_src_0_s6_23;
  sc_out<sc_int<10> > mac_src_0_s6_24;
  sc_out<sc_int<10> > mac_src_0_s6_25;
  sc_out<sc_int<10> > mac_src_0_s6_26;
  sc_out<sc_int<10> > mac_src_0_s6_27;
  sc_out<sc_int<10> > mac_src_0_s6_28;
  sc_out<sc_int<10> > mac_src_0_s6_29;
  sc_out<sc_int<10> > mac_src_0_s6_30;
  sc_out<sc_int<10> > mac_src_0_s6_31;
  sc_out<sc_int<8> > mac_src_1_0;
  sc_out<sc_int<8> > mac_src_1_1;
  sc_out<sc_int<8> > mac_src_1_2;
  sc_out<sc_int<8> > mac_src_1_3;
  sc_out<sc_int<8> > mac_src_1_4;
  sc_out<sc_int<8> > mac_src_1_5;
  sc_out<sc_int<8> > mac_src_1_6;
  sc_out<sc_int<8> > mac_src_1_7;
  sc_out<sc_int<8> > mac_src_1_8;
  sc_out<sc_int<8> > mac_src_1_9;
  sc_out<sc_int<8> > mac_src_1_10;
  sc_out<sc_int<8> > mac_src_1_11;
  sc_out<sc_int<8> > mac_src_1_12;
  sc_out<sc_int<8> > mac_src_1_13;
  sc_out<sc_int<8> > mac_src_1_14;
  sc_out<sc_int<8> > mac_src_1_15;
  sc_out<sc_int<8> > mac_src_1_16;
  sc_out<sc_int<8> > mac_src_1_17;
  sc_out<sc_int<8> > mac_src_1_18;
  sc_out<sc_int<8> > mac_src_1_19;
  sc_out<sc_int<8> > mac_src_1_20;
  sc_out<sc_int<8> > mac_src_1_21;
  sc_out<sc_int<8> > mac_src_1_22;
  sc_out<sc_int<8> > mac_src_1_23;
  sc_out<sc_int<8> > mac_src_1_24;
  sc_out<sc_int<8> > mac_src_1_25;
  sc_out<sc_int<8> > mac_src_1_26;
  sc_out<sc_int<8> > mac_src_1_27;
  sc_out<sc_int<8> > mac_src_1_28;
  sc_out<sc_int<8> > mac_src_1_29;
  sc_out<sc_int<8> > mac_src_1_30;
  sc_out<sc_int<8> > mac_src_1_31;
  sc_out<bool > mac_src_valid;
  sc_out<bool > mac_clear;
  cache( sc_module_name name );
  SC_HAS_PROCESS(cache);
  sc_signal<sc_uint<1> > cache_Not_1U_1U_4_21_out1;
  sc_signal<sc_uint<1> > cache_OrReduction_8U_1U_4_20_out1;
  sc_signal<sc_uint<1> > cache_And_1Ux1U_1U_4_22_out1;
  sc_signal<sc_uint<1> > cache_Equal_8Ux1U_1U_4_18_out1;
  sc_signal<sc_uint<1> > cache_And_1Ux1U_1U_4_19_out1;
  sc_signal<sc_uint<1> > cache_Eqi2u8_4_16_out1;
  sc_signal<sc_uint<1> > cache_And_1Ux1U_1U_4_17_out1;
  sc_signal<sc_uint<1> > cache_Eqi3u8_4_14_out1;
  sc_signal<sc_uint<1> > cache_And_1Ux1U_1U_4_15_out1;
  sc_signal<sc_uint<1> > cache_Eqi4u8_4_12_out1;
  sc_signal<sc_uint<1> > cache_And_1Ux1U_1U_4_13_out1;
  sc_signal<sc_uint<1> > cache_Eqi5u8_4_10_out1;
  sc_signal<sc_uint<1> > cache_And_1Ux1U_1U_4_11_out1;
  sc_signal<sc_uint<1> > cache_Eqi6u8_4_8_out1;
  sc_signal<sc_uint<1> > cache_And_1Ux1U_1U_4_9_out1;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_31;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_30;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_29;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_28;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_27;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_26;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_25;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_24;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_23;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_22;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_21;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_20;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_19;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_18;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_17;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_16;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_15;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_14;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_13;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_12;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_11;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_10;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_9;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_8;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_7;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_6;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_5;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_4;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_3;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_2;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_1;
  sc_signal<sc_uint<10> > systolic0_feature_data_1d_0;
  sc_signal<sc_uint<10> > cache_N_Mux_10_32_9_4_7_out1;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_31;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_30;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_29;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_28;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_27;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_26;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_25;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_24;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_23;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_22;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_21;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_20;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_19;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_18;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_17;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_16;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_15;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_14;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_13;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_12;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_11;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_10;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_9;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_8;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_7;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_6;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_5;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_4;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_3;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_2;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_1;
  sc_signal<sc_uint<10> > systolic1_feature_data_1d_0;
  sc_signal<sc_uint<10> > cache_N_Mux_10_32_9_4_6_out1;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_31;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_30;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_29;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_28;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_27;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_26;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_25;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_24;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_23;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_22;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_21;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_20;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_19;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_18;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_17;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_16;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_15;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_14;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_13;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_12;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_11;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_10;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_9;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_8;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_7;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_6;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_5;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_4;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_3;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_2;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_1;
  sc_signal<sc_uint<10> > systolic2_feature_data_1d_0;
  sc_signal<sc_uint<10> > cache_N_Mux_10_32_9_4_5_out1;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_31;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_30;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_29;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_28;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_27;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_26;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_25;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_24;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_23;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_22;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_21;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_20;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_19;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_18;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_17;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_16;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_15;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_14;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_13;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_12;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_11;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_10;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_9;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_8;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_7;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_6;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_5;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_4;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_3;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_2;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_1;
  sc_signal<sc_uint<10> > systolic3_feature_data_1d_0;
  sc_signal<sc_uint<10> > cache_N_Mux_10_32_9_4_4_out1;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_31;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_30;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_29;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_28;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_27;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_26;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_25;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_24;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_23;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_22;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_21;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_20;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_19;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_18;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_17;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_16;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_15;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_14;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_13;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_12;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_11;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_10;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_9;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_8;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_7;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_6;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_5;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_4;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_3;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_2;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_1;
  sc_signal<sc_uint<10> > systolic4_feature_data_1d_0;
  sc_signal<sc_uint<10> > cache_N_Mux_10_32_9_4_3_out1;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_31;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_30;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_29;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_28;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_27;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_26;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_25;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_24;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_23;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_22;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_21;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_20;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_19;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_18;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_17;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_16;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_15;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_14;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_13;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_12;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_11;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_10;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_9;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_8;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_7;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_6;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_5;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_4;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_3;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_2;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_1;
  sc_signal<sc_uint<10> > systolic5_feature_data_1d_0;
  sc_signal<sc_uint<10> > cache_N_Mux_10_32_9_4_2_out1;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_31;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_30;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_29;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_28;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_27;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_26;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_25;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_24;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_23;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_22;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_21;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_20;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_19;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_18;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_17;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_16;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_15;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_14;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_13;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_12;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_11;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_10;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_9;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_8;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_7;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_6;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_5;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_4;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_3;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_2;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_1;
  sc_signal<sc_uint<10> > systolic6_feature_data_1d_0;
  sc_signal<sc_uint<10> > cache_N_Mux_10_32_9_4_1_out1;
  sc_signal<sc_uint<5> > feature_data_sel_7d;
  sc_signal<sc_uint<5> > feature_data_sel_6d;
  sc_signal<sc_uint<5> > feature_data_sel_5d;
  sc_signal<sc_uint<5> > feature_data_sel_4d;
  sc_signal<sc_uint<5> > feature_data_sel_3d;
  sc_signal<sc_uint<5> > feature_data_sel_2d;
  sc_signal<sc_uint<5> > feature_data_sel_1d;
  sc_signal<bool > feature_share_en_7d;
  sc_signal<bool > feature_share_en_6d;
  sc_signal<bool > feature_share_en_5d;
  sc_signal<bool > feature_share_en_4d;
  sc_signal<bool > feature_share_en_3d;
  sc_signal<bool > feature_share_en_2d;
  sc_signal<bool > feature_data_en_7d;
  sc_signal<bool > feature_data_en_6d;
  sc_signal<bool > feature_data_en_5d;
  sc_signal<bool > feature_data_en_4d;
  sc_signal<bool > feature_data_en_3d;
  sc_signal<bool > feature_data_en_2d;
  sc_signal<bool > feature_data_en_1d;
  sc_signal<sc_biguint<256> > weight_data_1d;
  sc_signal<bool > feature_share_en_1d;
  sc_signal<bool > cache_en_1d;
  sc_signal<bool > addr_if_start_1d;
  void drive_addr_if_start_1d();
  void drive_cache_en_1d();
  void drive_feature_share_en_1d();
  void drive_weight_data_1d();
  void drive_feature_data_en_1d();
  void drive_feature_data_en_2d();
  void drive_feature_data_en_3d();
  void drive_feature_data_en_4d();
  void drive_feature_data_en_5d();
  void drive_feature_data_en_6d();
  void drive_feature_data_en_7d();
  void drive_feature_share_en_2d();
  void drive_feature_share_en_3d();
  void drive_feature_share_en_4d();
  void drive_feature_share_en_5d();
  void drive_feature_share_en_6d();
  void drive_feature_share_en_7d();
  void drive_feature_data_sel_1d();
  void drive_feature_data_sel_2d();
  void drive_feature_data_sel_3d();
  void drive_feature_data_sel_4d();
  void drive_feature_data_sel_5d();
  void drive_feature_data_sel_6d();
  void drive_feature_data_sel_7d();
  void drive_mac_clear();
  void drive_mac_src_1_0();
  void drive_mac_src_1_1();
  void drive_mac_src_1_2();
  void drive_mac_src_1_3();
  void drive_mac_src_1_4();
  void drive_mac_src_1_5();
  void drive_mac_src_1_6();
  void drive_mac_src_1_7();
  void drive_mac_src_1_8();
  void drive_mac_src_1_9();
  void drive_mac_src_1_10();
  void drive_mac_src_1_11();
  void drive_mac_src_1_12();
  void drive_mac_src_1_13();
  void drive_mac_src_1_14();
  void drive_mac_src_1_15();
  void drive_mac_src_1_16();
  void drive_mac_src_1_17();
  void drive_mac_src_1_18();
  void drive_mac_src_1_19();
  void drive_mac_src_1_20();
  void drive_mac_src_1_21();
  void drive_mac_src_1_22();
  void drive_mac_src_1_23();
  void drive_mac_src_1_24();
  void drive_mac_src_1_25();
  void drive_mac_src_1_26();
  void drive_mac_src_1_27();
  void drive_mac_src_1_28();
  void drive_mac_src_1_29();
  void drive_mac_src_1_30();
  void drive_mac_src_1_31();
  void drive_mac_src_0_s6_0();
  void drive_mac_src_0_s6_1();
  void drive_mac_src_0_s6_2();
  void drive_mac_src_0_s6_3();
  void drive_mac_src_0_s6_4();
  void drive_mac_src_0_s6_5();
  void drive_mac_src_0_s6_6();
  void drive_mac_src_0_s6_7();
  void drive_mac_src_0_s6_8();
  void drive_mac_src_0_s6_9();
  void drive_mac_src_0_s6_10();
  void drive_mac_src_0_s6_11();
  void drive_mac_src_0_s6_12();
  void drive_mac_src_0_s6_13();
  void drive_mac_src_0_s6_14();
  void drive_mac_src_0_s6_15();
  void drive_mac_src_0_s6_16();
  void drive_mac_src_0_s6_17();
  void drive_mac_src_0_s6_18();
  void drive_mac_src_0_s6_19();
  void drive_mac_src_0_s6_20();
  void drive_mac_src_0_s6_21();
  void drive_mac_src_0_s6_22();
  void drive_mac_src_0_s6_23();
  void drive_mac_src_0_s6_24();
  void drive_mac_src_0_s6_25();
  void drive_mac_src_0_s6_26();
  void drive_mac_src_0_s6_27();
  void drive_mac_src_0_s6_28();
  void drive_mac_src_0_s6_29();
  void drive_mac_src_0_s6_30();
  void drive_mac_src_0_s6_31();
  void cache_N_Mux_10_32_9_4_1();
  void drive_mac_src_0_s5_0();
  void drive_mac_src_0_s5_1();
  void drive_mac_src_0_s5_2();
  void drive_mac_src_0_s5_3();
  void drive_mac_src_0_s5_4();
  void drive_mac_src_0_s5_5();
  void drive_mac_src_0_s5_6();
  void drive_mac_src_0_s5_7();
  void drive_mac_src_0_s5_8();
  void drive_mac_src_0_s5_9();
  void drive_mac_src_0_s5_10();
  void drive_mac_src_0_s5_11();
  void drive_mac_src_0_s5_12();
  void drive_mac_src_0_s5_13();
  void drive_mac_src_0_s5_14();
  void drive_mac_src_0_s5_15();
  void drive_mac_src_0_s5_16();
  void drive_mac_src_0_s5_17();
  void drive_mac_src_0_s5_18();
  void drive_mac_src_0_s5_19();
  void drive_mac_src_0_s5_20();
  void drive_mac_src_0_s5_21();
  void drive_mac_src_0_s5_22();
  void drive_mac_src_0_s5_23();
  void drive_mac_src_0_s5_24();
  void drive_mac_src_0_s5_25();
  void drive_mac_src_0_s5_26();
  void drive_mac_src_0_s5_27();
  void drive_mac_src_0_s5_28();
  void drive_mac_src_0_s5_29();
  void drive_mac_src_0_s5_30();
  void drive_mac_src_0_s5_31();
  void cache_N_Mux_10_32_9_4_2();
  void drive_mac_src_0_s4_0();
  void drive_mac_src_0_s4_1();
  void drive_mac_src_0_s4_2();
  void drive_mac_src_0_s4_3();
  void drive_mac_src_0_s4_4();
  void drive_mac_src_0_s4_5();
  void drive_mac_src_0_s4_6();
  void drive_mac_src_0_s4_7();
  void drive_mac_src_0_s4_8();
  void drive_mac_src_0_s4_9();
  void drive_mac_src_0_s4_10();
  void drive_mac_src_0_s4_11();
  void drive_mac_src_0_s4_12();
  void drive_mac_src_0_s4_13();
  void drive_mac_src_0_s4_14();
  void drive_mac_src_0_s4_15();
  void drive_mac_src_0_s4_16();
  void drive_mac_src_0_s4_17();
  void drive_mac_src_0_s4_18();
  void drive_mac_src_0_s4_19();
  void drive_mac_src_0_s4_20();
  void drive_mac_src_0_s4_21();
  void drive_mac_src_0_s4_22();
  void drive_mac_src_0_s4_23();
  void drive_mac_src_0_s4_24();
  void drive_mac_src_0_s4_25();
  void drive_mac_src_0_s4_26();
  void drive_mac_src_0_s4_27();
  void drive_mac_src_0_s4_28();
  void drive_mac_src_0_s4_29();
  void drive_mac_src_0_s4_30();
  void drive_mac_src_0_s4_31();
  void cache_N_Mux_10_32_9_4_3();
  void drive_mac_src_0_s3_0();
  void drive_mac_src_0_s3_1();
  void drive_mac_src_0_s3_2();
  void drive_mac_src_0_s3_3();
  void drive_mac_src_0_s3_4();
  void drive_mac_src_0_s3_5();
  void drive_mac_src_0_s3_6();
  void drive_mac_src_0_s3_7();
  void drive_mac_src_0_s3_8();
  void drive_mac_src_0_s3_9();
  void drive_mac_src_0_s3_10();
  void drive_mac_src_0_s3_11();
  void drive_mac_src_0_s3_12();
  void drive_mac_src_0_s3_13();
  void drive_mac_src_0_s3_14();
  void drive_mac_src_0_s3_15();
  void drive_mac_src_0_s3_16();
  void drive_mac_src_0_s3_17();
  void drive_mac_src_0_s3_18();
  void drive_mac_src_0_s3_19();
  void drive_mac_src_0_s3_20();
  void drive_mac_src_0_s3_21();
  void drive_mac_src_0_s3_22();
  void drive_mac_src_0_s3_23();
  void drive_mac_src_0_s3_24();
  void drive_mac_src_0_s3_25();
  void drive_mac_src_0_s3_26();
  void drive_mac_src_0_s3_27();
  void drive_mac_src_0_s3_28();
  void drive_mac_src_0_s3_29();
  void drive_mac_src_0_s3_30();
  void drive_mac_src_0_s3_31();
  void cache_N_Mux_10_32_9_4_4();
  void drive_mac_src_0_s2_0();
  void drive_mac_src_0_s2_1();
  void drive_mac_src_0_s2_2();
  void drive_mac_src_0_s2_3();
  void drive_mac_src_0_s2_4();
  void drive_mac_src_0_s2_5();
  void drive_mac_src_0_s2_6();
  void drive_mac_src_0_s2_7();
  void drive_mac_src_0_s2_8();
  void drive_mac_src_0_s2_9();
  void drive_mac_src_0_s2_10();
  void drive_mac_src_0_s2_11();
  void drive_mac_src_0_s2_12();
  void drive_mac_src_0_s2_13();
  void drive_mac_src_0_s2_14();
  void drive_mac_src_0_s2_15();
  void drive_mac_src_0_s2_16();
  void drive_mac_src_0_s2_17();
  void drive_mac_src_0_s2_18();
  void drive_mac_src_0_s2_19();
  void drive_mac_src_0_s2_20();
  void drive_mac_src_0_s2_21();
  void drive_mac_src_0_s2_22();
  void drive_mac_src_0_s2_23();
  void drive_mac_src_0_s2_24();
  void drive_mac_src_0_s2_25();
  void drive_mac_src_0_s2_26();
  void drive_mac_src_0_s2_27();
  void drive_mac_src_0_s2_28();
  void drive_mac_src_0_s2_29();
  void drive_mac_src_0_s2_30();
  void drive_mac_src_0_s2_31();
  void cache_N_Mux_10_32_9_4_5();
  void drive_mac_src_0_s1_0();
  void drive_mac_src_0_s1_1();
  void drive_mac_src_0_s1_2();
  void drive_mac_src_0_s1_3();
  void drive_mac_src_0_s1_4();
  void drive_mac_src_0_s1_5();
  void drive_mac_src_0_s1_6();
  void drive_mac_src_0_s1_7();
  void drive_mac_src_0_s1_8();
  void drive_mac_src_0_s1_9();
  void drive_mac_src_0_s1_10();
  void drive_mac_src_0_s1_11();
  void drive_mac_src_0_s1_12();
  void drive_mac_src_0_s1_13();
  void drive_mac_src_0_s1_14();
  void drive_mac_src_0_s1_15();
  void drive_mac_src_0_s1_16();
  void drive_mac_src_0_s1_17();
  void drive_mac_src_0_s1_18();
  void drive_mac_src_0_s1_19();
  void drive_mac_src_0_s1_20();
  void drive_mac_src_0_s1_21();
  void drive_mac_src_0_s1_22();
  void drive_mac_src_0_s1_23();
  void drive_mac_src_0_s1_24();
  void drive_mac_src_0_s1_25();
  void drive_mac_src_0_s1_26();
  void drive_mac_src_0_s1_27();
  void drive_mac_src_0_s1_28();
  void drive_mac_src_0_s1_29();
  void drive_mac_src_0_s1_30();
  void drive_mac_src_0_s1_31();
  void cache_N_Mux_10_32_9_4_6();
  void drive_mac_src_0_s0_0();
  void drive_mac_src_0_s0_1();
  void drive_mac_src_0_s0_2();
  void drive_mac_src_0_s0_3();
  void drive_mac_src_0_s0_4();
  void drive_mac_src_0_s0_5();
  void drive_mac_src_0_s0_6();
  void drive_mac_src_0_s0_7();
  void drive_mac_src_0_s0_8();
  void drive_mac_src_0_s0_9();
  void drive_mac_src_0_s0_10();
  void drive_mac_src_0_s0_11();
  void drive_mac_src_0_s0_12();
  void drive_mac_src_0_s0_13();
  void drive_mac_src_0_s0_14();
  void drive_mac_src_0_s0_15();
  void drive_mac_src_0_s0_16();
  void drive_mac_src_0_s0_17();
  void drive_mac_src_0_s0_18();
  void drive_mac_src_0_s0_19();
  void drive_mac_src_0_s0_20();
  void drive_mac_src_0_s0_21();
  void drive_mac_src_0_s0_22();
  void drive_mac_src_0_s0_23();
  void drive_mac_src_0_s0_24();
  void drive_mac_src_0_s0_25();
  void drive_mac_src_0_s0_26();
  void drive_mac_src_0_s0_27();
  void drive_mac_src_0_s0_28();
  void drive_mac_src_0_s0_29();
  void drive_mac_src_0_s0_30();
  void drive_mac_src_0_s0_31();
  void cache_N_Mux_10_32_9_4_7();
  void drive_systolic6_feature_data_1d_0();
  void drive_systolic6_feature_data_1d_1();
  void drive_systolic6_feature_data_1d_2();
  void drive_systolic6_feature_data_1d_3();
  void drive_systolic6_feature_data_1d_4();
  void drive_systolic6_feature_data_1d_5();
  void drive_systolic6_feature_data_1d_6();
  void drive_systolic6_feature_data_1d_7();
  void drive_systolic6_feature_data_1d_8();
  void drive_systolic6_feature_data_1d_9();
  void drive_systolic6_feature_data_1d_10();
  void drive_systolic6_feature_data_1d_11();
  void drive_systolic6_feature_data_1d_12();
  void drive_systolic6_feature_data_1d_13();
  void drive_systolic6_feature_data_1d_14();
  void drive_systolic6_feature_data_1d_15();
  void drive_systolic6_feature_data_1d_16();
  void drive_systolic6_feature_data_1d_17();
  void drive_systolic6_feature_data_1d_18();
  void drive_systolic6_feature_data_1d_19();
  void drive_systolic6_feature_data_1d_20();
  void drive_systolic6_feature_data_1d_21();
  void drive_systolic6_feature_data_1d_22();
  void drive_systolic6_feature_data_1d_23();
  void drive_systolic6_feature_data_1d_24();
  void drive_systolic6_feature_data_1d_25();
  void drive_systolic6_feature_data_1d_26();
  void drive_systolic6_feature_data_1d_27();
  void drive_systolic6_feature_data_1d_28();
  void drive_systolic6_feature_data_1d_29();
  void drive_systolic6_feature_data_1d_30();
  void drive_systolic6_feature_data_1d_31();
  void cache_Eqi6u8_4_8();
  void cache_And_1Ux1U_1U_4_9();
  void drive_systolic5_feature_data_1d_0();
  void drive_systolic5_feature_data_1d_1();
  void drive_systolic5_feature_data_1d_2();
  void drive_systolic5_feature_data_1d_3();
  void drive_systolic5_feature_data_1d_4();
  void drive_systolic5_feature_data_1d_5();
  void drive_systolic5_feature_data_1d_6();
  void drive_systolic5_feature_data_1d_7();
  void drive_systolic5_feature_data_1d_8();
  void drive_systolic5_feature_data_1d_9();
  void drive_systolic5_feature_data_1d_10();
  void drive_systolic5_feature_data_1d_11();
  void drive_systolic5_feature_data_1d_12();
  void drive_systolic5_feature_data_1d_13();
  void drive_systolic5_feature_data_1d_14();
  void drive_systolic5_feature_data_1d_15();
  void drive_systolic5_feature_data_1d_16();
  void drive_systolic5_feature_data_1d_17();
  void drive_systolic5_feature_data_1d_18();
  void drive_systolic5_feature_data_1d_19();
  void drive_systolic5_feature_data_1d_20();
  void drive_systolic5_feature_data_1d_21();
  void drive_systolic5_feature_data_1d_22();
  void drive_systolic5_feature_data_1d_23();
  void drive_systolic5_feature_data_1d_24();
  void drive_systolic5_feature_data_1d_25();
  void drive_systolic5_feature_data_1d_26();
  void drive_systolic5_feature_data_1d_27();
  void drive_systolic5_feature_data_1d_28();
  void drive_systolic5_feature_data_1d_29();
  void drive_systolic5_feature_data_1d_30();
  void drive_systolic5_feature_data_1d_31();
  void cache_Eqi5u8_4_10();
  void cache_And_1Ux1U_1U_4_11();
  void drive_systolic4_feature_data_1d_0();
  void drive_systolic4_feature_data_1d_1();
  void drive_systolic4_feature_data_1d_2();
  void drive_systolic4_feature_data_1d_3();
  void drive_systolic4_feature_data_1d_4();
  void drive_systolic4_feature_data_1d_5();
  void drive_systolic4_feature_data_1d_6();
  void drive_systolic4_feature_data_1d_7();
  void drive_systolic4_feature_data_1d_8();
  void drive_systolic4_feature_data_1d_9();
  void drive_systolic4_feature_data_1d_10();
  void drive_systolic4_feature_data_1d_11();
  void drive_systolic4_feature_data_1d_12();
  void drive_systolic4_feature_data_1d_13();
  void drive_systolic4_feature_data_1d_14();
  void drive_systolic4_feature_data_1d_15();
  void drive_systolic4_feature_data_1d_16();
  void drive_systolic4_feature_data_1d_17();
  void drive_systolic4_feature_data_1d_18();
  void drive_systolic4_feature_data_1d_19();
  void drive_systolic4_feature_data_1d_20();
  void drive_systolic4_feature_data_1d_21();
  void drive_systolic4_feature_data_1d_22();
  void drive_systolic4_feature_data_1d_23();
  void drive_systolic4_feature_data_1d_24();
  void drive_systolic4_feature_data_1d_25();
  void drive_systolic4_feature_data_1d_26();
  void drive_systolic4_feature_data_1d_27();
  void drive_systolic4_feature_data_1d_28();
  void drive_systolic4_feature_data_1d_29();
  void drive_systolic4_feature_data_1d_30();
  void drive_systolic4_feature_data_1d_31();
  void cache_Eqi4u8_4_12();
  void cache_And_1Ux1U_1U_4_13();
  void drive_systolic3_feature_data_1d_0();
  void drive_systolic3_feature_data_1d_1();
  void drive_systolic3_feature_data_1d_2();
  void drive_systolic3_feature_data_1d_3();
  void drive_systolic3_feature_data_1d_4();
  void drive_systolic3_feature_data_1d_5();
  void drive_systolic3_feature_data_1d_6();
  void drive_systolic3_feature_data_1d_7();
  void drive_systolic3_feature_data_1d_8();
  void drive_systolic3_feature_data_1d_9();
  void drive_systolic3_feature_data_1d_10();
  void drive_systolic3_feature_data_1d_11();
  void drive_systolic3_feature_data_1d_12();
  void drive_systolic3_feature_data_1d_13();
  void drive_systolic3_feature_data_1d_14();
  void drive_systolic3_feature_data_1d_15();
  void drive_systolic3_feature_data_1d_16();
  void drive_systolic3_feature_data_1d_17();
  void drive_systolic3_feature_data_1d_18();
  void drive_systolic3_feature_data_1d_19();
  void drive_systolic3_feature_data_1d_20();
  void drive_systolic3_feature_data_1d_21();
  void drive_systolic3_feature_data_1d_22();
  void drive_systolic3_feature_data_1d_23();
  void drive_systolic3_feature_data_1d_24();
  void drive_systolic3_feature_data_1d_25();
  void drive_systolic3_feature_data_1d_26();
  void drive_systolic3_feature_data_1d_27();
  void drive_systolic3_feature_data_1d_28();
  void drive_systolic3_feature_data_1d_29();
  void drive_systolic3_feature_data_1d_30();
  void drive_systolic3_feature_data_1d_31();
  void cache_Eqi3u8_4_14();
  void cache_And_1Ux1U_1U_4_15();
  void drive_systolic2_feature_data_1d_0();
  void drive_systolic2_feature_data_1d_1();
  void drive_systolic2_feature_data_1d_2();
  void drive_systolic2_feature_data_1d_3();
  void drive_systolic2_feature_data_1d_4();
  void drive_systolic2_feature_data_1d_5();
  void drive_systolic2_feature_data_1d_6();
  void drive_systolic2_feature_data_1d_7();
  void drive_systolic2_feature_data_1d_8();
  void drive_systolic2_feature_data_1d_9();
  void drive_systolic2_feature_data_1d_10();
  void drive_systolic2_feature_data_1d_11();
  void drive_systolic2_feature_data_1d_12();
  void drive_systolic2_feature_data_1d_13();
  void drive_systolic2_feature_data_1d_14();
  void drive_systolic2_feature_data_1d_15();
  void drive_systolic2_feature_data_1d_16();
  void drive_systolic2_feature_data_1d_17();
  void drive_systolic2_feature_data_1d_18();
  void drive_systolic2_feature_data_1d_19();
  void drive_systolic2_feature_data_1d_20();
  void drive_systolic2_feature_data_1d_21();
  void drive_systolic2_feature_data_1d_22();
  void drive_systolic2_feature_data_1d_23();
  void drive_systolic2_feature_data_1d_24();
  void drive_systolic2_feature_data_1d_25();
  void drive_systolic2_feature_data_1d_26();
  void drive_systolic2_feature_data_1d_27();
  void drive_systolic2_feature_data_1d_28();
  void drive_systolic2_feature_data_1d_29();
  void drive_systolic2_feature_data_1d_30();
  void drive_systolic2_feature_data_1d_31();
  void cache_Eqi2u8_4_16();
  void cache_And_1Ux1U_1U_4_17();
  void drive_systolic1_feature_data_1d_0();
  void drive_systolic1_feature_data_1d_1();
  void drive_systolic1_feature_data_1d_2();
  void drive_systolic1_feature_data_1d_3();
  void drive_systolic1_feature_data_1d_4();
  void drive_systolic1_feature_data_1d_5();
  void drive_systolic1_feature_data_1d_6();
  void drive_systolic1_feature_data_1d_7();
  void drive_systolic1_feature_data_1d_8();
  void drive_systolic1_feature_data_1d_9();
  void drive_systolic1_feature_data_1d_10();
  void drive_systolic1_feature_data_1d_11();
  void drive_systolic1_feature_data_1d_12();
  void drive_systolic1_feature_data_1d_13();
  void drive_systolic1_feature_data_1d_14();
  void drive_systolic1_feature_data_1d_15();
  void drive_systolic1_feature_data_1d_16();
  void drive_systolic1_feature_data_1d_17();
  void drive_systolic1_feature_data_1d_18();
  void drive_systolic1_feature_data_1d_19();
  void drive_systolic1_feature_data_1d_20();
  void drive_systolic1_feature_data_1d_21();
  void drive_systolic1_feature_data_1d_22();
  void drive_systolic1_feature_data_1d_23();
  void drive_systolic1_feature_data_1d_24();
  void drive_systolic1_feature_data_1d_25();
  void drive_systolic1_feature_data_1d_26();
  void drive_systolic1_feature_data_1d_27();
  void drive_systolic1_feature_data_1d_28();
  void drive_systolic1_feature_data_1d_29();
  void drive_systolic1_feature_data_1d_30();
  void drive_systolic1_feature_data_1d_31();
  void cache_Equal_8Ux1U_1U_4_18();
  void cache_And_1Ux1U_1U_4_19();
  void drive_systolic0_feature_data_1d_0();
  void drive_systolic0_feature_data_1d_1();
  void drive_systolic0_feature_data_1d_2();
  void drive_systolic0_feature_data_1d_3();
  void drive_systolic0_feature_data_1d_4();
  void drive_systolic0_feature_data_1d_5();
  void drive_systolic0_feature_data_1d_6();
  void drive_systolic0_feature_data_1d_7();
  void drive_systolic0_feature_data_1d_8();
  void drive_systolic0_feature_data_1d_9();
  void drive_systolic0_feature_data_1d_10();
  void drive_systolic0_feature_data_1d_11();
  void drive_systolic0_feature_data_1d_12();
  void drive_systolic0_feature_data_1d_13();
  void drive_systolic0_feature_data_1d_14();
  void drive_systolic0_feature_data_1d_15();
  void drive_systolic0_feature_data_1d_16();
  void drive_systolic0_feature_data_1d_17();
  void drive_systolic0_feature_data_1d_18();
  void drive_systolic0_feature_data_1d_19();
  void drive_systolic0_feature_data_1d_20();
  void drive_systolic0_feature_data_1d_21();
  void drive_systolic0_feature_data_1d_22();
  void drive_systolic0_feature_data_1d_23();
  void drive_systolic0_feature_data_1d_24();
  void drive_systolic0_feature_data_1d_25();
  void drive_systolic0_feature_data_1d_26();
  void drive_systolic0_feature_data_1d_27();
  void drive_systolic0_feature_data_1d_28();
  void drive_systolic0_feature_data_1d_29();
  void drive_systolic0_feature_data_1d_30();
  void drive_systolic0_feature_data_1d_31();
  void cache_OrReduction_8U_1U_4_20();
  void cache_Not_1U_1U_4_21();
  void cache_And_1Ux1U_1U_4_22();
  void drive_mac_src_valid();
};

#endif
