LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY UNISIM;
USE UNISIM.Vcomponents.ALL;
ENTITY T_A7 IS
END T_A7;
ARCHITECTURE behavioral OF T_A7 IS 

   COMPONENT A7
   PORT( carry	:	OUT	STD_LOGIC; 
          F_output	:	OUT	STD_LOGIC_VECTOR (7 DOWNTO 0); 
          B	:	IN	STD_LOGIC_VECTOR (7 DOWNTO 0); 
          A	:	IN	STD_LOGIC_VECTOR (7 DOWNTO 0); 
          clock	:	IN	STD_LOGIC; 
          reset	:	IN	STD_LOGIC);
   END COMPONENT;

   SIGNAL carry	:	STD_LOGIC;
   SIGNAL F_output	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
   SIGNAL B	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
   SIGNAL A	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
   SIGNAL clock	:	STD_LOGIC;
   SIGNAL reset	:	STD_LOGIC;

BEGIN

   UUT: A7 PORT MAP(
		carry => carry, 
		F_output => F_output, 
		B => B, 
		A => A, 
		clock => clock, 
		reset => reset
   );
clock_process : process
	begin
		clock <= '0';
		wait for 25 ns;
		clock <= '1';
		wait for 25 ns;
	end process;

	stim_process : process
	begin
		reset <= '0';
	
		A <= "00011111";
		B <= "10001010";
		wait for 25 ns;
		reset <= '1';
		wait for 25 ns;
		reset <= '0';
		wait;
	end process;
END;
