// Seed: 1258854954
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    output wor  id_2,
    input  wire id_3,
    input  tri0 id_4
);
  genvar id_6;
  assign module_2.id_2 = 0;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output logic id_2
    , id_6,
    input supply1 id_3,
    input supply0 id_4
);
  final $clog2(30);
  ;
  always @(negedge 1'h0) id_2 = #id_7 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output uwire id_0,
    input tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    output tri1 id_6,
    output tri0 id_7,
    input tri0 id_8
    , id_12,
    input supply1 id_9,
    output tri1 id_10
);
  logic id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_5,
      id_2
  );
endmodule
