score_ram.v,verilog,xil_defaultlib,../../../../lenet58BitFloatMod.srcs/sources_1/ip/score_ram/sim/score_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
