{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 14:58:16 2019 " "Info: Processing started: Sat Jan 05 14:58:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP1C20F400C8 " "Info: Selected device EP1C20F400C8 for design \"main\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C8 " "Info: Device EP1C4F400C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K2 " "Info: Pin ~nCSO~ is reserved at location K2" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ L4 " "Info: Pin ~ASDO~ is reserved at location L4" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "Warning: No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seltime\[0\] " "Info: Pin seltime\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seltime[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 19 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seltime[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seltime\[1\] " "Info: Pin seltime\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seltime[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 19 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seltime[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seltime\[2\] " "Info: Pin seltime\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seltime[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 19 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seltime[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[0\] " "Info: Pin outptime\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[1\] " "Info: Pin outptime\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[2\] " "Info: Pin outptime\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[3\] " "Info: Pin outptime\[3\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[3] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[4\] " "Info: Pin outptime\[4\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[4] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[5\] " "Info: Pin outptime\[5\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[5] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[6\] " "Info: Pin outptime\[6\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[6] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[7\] " "Info: Pin outptime\[7\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[7] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seldistance\[0\] " "Info: Pin seldistance\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seldistance[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 22 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seldistance[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seldistance\[1\] " "Info: Pin seldistance\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seldistance[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 22 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seldistance[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seldistance\[2\] " "Info: Pin seldistance\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seldistance[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 22 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seldistance[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[0\] " "Info: Pin outpdistance\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[1\] " "Info: Pin outpdistance\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[2\] " "Info: Pin outpdistance\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[3\] " "Info: Pin outpdistance\[3\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[3] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[4\] " "Info: Pin outpdistance\[4\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[4] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[5\] " "Info: Pin outpdistance\[5\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[5] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[6\] " "Info: Pin outpdistance\[6\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[6] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[7\] " "Info: Pin outpdistance\[7\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[7] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selprice\[0\] " "Info: Pin selprice\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { selprice[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { selprice[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selprice\[1\] " "Info: Pin selprice\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { selprice[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { selprice[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selprice\[2\] " "Info: Pin selprice\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { selprice[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { selprice[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[0\] " "Info: Pin outpprice\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[1\] " "Info: Pin outpprice\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[2\] " "Info: Pin outpprice\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[3\] " "Info: Pin outpprice\[3\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[3] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[4\] " "Info: Pin outpprice\[4\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[4] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[5\] " "Info: Pin outpprice\[5\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[5] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[6\] " "Info: Pin outpprice\[6\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[6] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[7\] " "Info: Pin outpprice\[7\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[7] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_start " "Info: Pin key_start not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_start } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din " "Info: Pin din not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { din } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 18 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_time " "Info: Pin key_time not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_time } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 10 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_time } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_conform " "Info: Pin key_conform not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_conform } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 13 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_conform } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_select " "Info: Pin key_select not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_select } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 11 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_select } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_set " "Info: Pin key_set not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_set } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 12 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_set } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_price " "Info: Pin key_price not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_price } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 14 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_price } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN K6 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN K6" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "remove_jitter:u19\|key_out Global clock " "Info: Automatically promoted some destinations of signal \"remove_jitter:u19\|key_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayprice:u18\|sell\[2\] " "Info: Destination \"displayprice:u18\|sell\[2\]\" may be non-global or may not use global clock" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 28 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayprice:u18\|sell\[1\] " "Info: Destination \"displayprice:u18\|sell\[1\]\" may be non-global or may not use global clock" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 28 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayprice:u18\|sell\[0\] " "Info: Destination \"displayprice:u18\|sell\[0\]\" may be non-global or may not use global clock" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 28 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayprice:u18\|outp\[7\] " "Info: Destination \"displayprice:u18\|outp\[7\]\" may be non-global or may not use global clock" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayprice:u18\|outp\[6\] " "Info: Destination \"displayprice:u18\|outp\[6\]\" may be non-global or may not use global clock" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displaytime:u9\|outp\[5\] " "Info: Destination \"displaytime:u9\|outp\[5\]\" may be non-global or may not use global clock" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displaytime:u9\|outp\[3\] " "Info: Destination \"displaytime:u9\|outp\[3\]\" may be non-global or may not use global clock" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displaytime:u9\|outp\[2\] " "Info: Destination \"displaytime:u9\|outp\[2\]\" may be non-global or may not use global clock" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displaytime:u9\|outp\[1\] " "Info: Destination \"displaytime:u9\|outp\[1\]\" may be non-global or may not use global clock" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displaytime:u9\|outp\[0\] " "Info: Destination \"displaytime:u9\|outp\[0\]\" may be non-global or may not use global clock" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "remove_jitter.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/remove_jitter.vhd" 18 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "or2time:u30\|rshtemp\[0\]~0 Global clock " "Info: Automatically promoted signal \"or2time:u30\|rshtemp\[0\]~0\" to use Global clock" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "or2total:u16\|total\[13\]~33 Global clock " "Info: Automatically promoted signal \"or2total:u16\|total\[13\]~33\" to use Global clock" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "drivetime:u5\|dout Global clock " "Info: Automatically promoted some destinations of signal \"drivetime:u5\|dout\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "drivetime:u5\|dout " "Info: Destination \"drivetime:u5\|dout\" may be non-global or may not use global clock" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 14 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "total_run:u4\|dp_total Global clock " "Info: Automatically promoted some destinations of signal \"total_run:u4\|dp_total\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "total_run:u4\|dp_total " "Info: Destination \"total_run:u4\|dp_total\" may be non-global or may not use global clock" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 20 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "or5price:u29\|price\[13\]~67 Global clock " "Info: Automatically promoted signal \"or5price:u29\|price\[13\]~67\" to use Global clock" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "starting_price:u14\|Equal1~0 Global clock " "Info: Automatically promoted signal \"starting_price:u14\|Equal1~0\" to use Global clock" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 7 33 0 " "Info: Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 7 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 77 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 70 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 81 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 70 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.750 ns register register " "Info: Estimated most critical path is register to register delay of 6.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2total:u16\|total\[7\] 1 REG LAB_X25_Y20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y20; Fanout = 3; REG Node = 'or2total:u16\|total\[7\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2total:u16|total[7] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.432 ns) 1.671 ns separateprice:u17\|LessThan0~32COUT1_92 2 COMB LAB_X26_Y18 1 " "Info: 2: + IC(1.239 ns) + CELL(0.432 ns) = 1.671 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~32COUT1_92'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { or2total:u16|total[7] separateprice:u17|LessThan0~32COUT1_92 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.751 ns separateprice:u17\|LessThan0~27COUT1_94 3 COMB LAB_X26_Y18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.751 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~27COUT1_94'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { separateprice:u17|LessThan0~32COUT1_92 separateprice:u17|LessThan0~27COUT1_94 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.831 ns separateprice:u17\|LessThan0~22COUT1_96 4 COMB LAB_X26_Y18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.831 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~22COUT1_96'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { separateprice:u17|LessThan0~27COUT1_94 separateprice:u17|LessThan0~22COUT1_96 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.911 ns separateprice:u17\|LessThan0~17COUT1_98 5 COMB LAB_X26_Y18 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.911 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~17COUT1_98'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { separateprice:u17|LessThan0~22COUT1_96 separateprice:u17|LessThan0~17COUT1_98 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 2.169 ns separateprice:u17\|LessThan0~12 6 COMB LAB_X26_Y18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 2.169 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~12'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { separateprice:u17|LessThan0~17COUT1_98 separateprice:u17|LessThan0~12 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 2.848 ns separateprice:u17\|LessThan0~0 7 COMB LAB_X26_Y18 17 " "Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 2.848 ns; Loc. = LAB_X26_Y18; Fanout = 17; COMB Node = 'separateprice:u17\|LessThan0~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 3.501 ns separateprice:u17\|combc\[1\]~16 8 COMB LAB_X26_Y18 10 " "Info: 8: + IC(0.211 ns) + CELL(0.442 ns) = 3.501 ns; Loc. = LAB_X26_Y18; Fanout = 10; COMB Node = 'separateprice:u17\|combc\[1\]~16'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { separateprice:u17|LessThan0~0 separateprice:u17|combc[1]~16 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.867 ns) 6.750 ns separateprice:u17\|combb\[3\] 9 REG LAB_X46_Y18 3 " "Info: 9: + IC(2.382 ns) + CELL(0.867 ns) = 6.750 ns; Loc. = LAB_X46_Y18; Fanout = 3; REG Node = 'separateprice:u17\|combb\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.249 ns" { separateprice:u17|combc[1]~16 separateprice:u17|combb[3] } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.918 ns ( 43.23 % ) " "Info: Total cell delay = 2.918 ns ( 43.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.832 ns ( 56.77 % ) " "Info: Total interconnect delay = 3.832 ns ( 56.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { or2total:u16|total[7] separateprice:u17|LessThan0~32COUT1_92 separateprice:u17|LessThan0~27COUT1_94 separateprice:u17|LessThan0~22COUT1_96 separateprice:u17|LessThan0~17COUT1_98 separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 separateprice:u17|combc[1]~16 separateprice:u17|combb[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X35_Y11 X45_Y21 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "outpdistance\[7\] GND " "Info: Pin outpdistance\[7\] has GND driving its datain port" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[7] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 14:58:27 2019 " "Info: Processing ended: Sat Jan 05 14:58:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
