{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742763851664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742763851664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 17:04:11 2025 " "Processing started: Sun Mar 23 17:04:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742763851664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742763851664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_I2CDriver -c FPGA_I2CDriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_I2CDriver -c FPGA_I2CDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742763851665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742763852011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742763852011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742763857605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742763857605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sda_ena i2c_master.v(38) " "Verilog HDL Implicit Net warning at i2c_master.v(38): created implicit net for \"sda_ena\"" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742763857606 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rd i2c_master.v(138) " "Verilog HDL error at i2c_master.v(138): object \"rd\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 138 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742763857606 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "data_wr i2c_master.v(147) " "Verilog HDL Function Call or Function Declaration error at i2c_master.v(147): identifier \"data_wr\" is not a function" {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 147 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1742763857606 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wr i2c_master.v(148) " "Verilog HDL error at i2c_master.v(148): object \"wr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 148 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742763857606 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "data_rw i2c_master.v(156) " "Verilog HDL error at i2c_master.v(156): object \"data_rw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "i2c_master.v" "" { Text "C:/Users/20mbm14/Desktop/FPGA_I2CDriver/i2c_master.v" 156 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1742763857607 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742763857651 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 23 17:04:17 2025 " "Processing ended: Sun Mar 23 17:04:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742763857651 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742763857651 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742763857651 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742763857651 ""}
