{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708619378487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708619378488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 13:29:38 2024 " "Processing started: Thu Feb 22 13:29:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708619378488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619378488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off automacao -c automacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off automacao -c automacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619378489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708619379399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708619379400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_producao.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_producao.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_producao " "Found entity 1: fsm_producao" {  } { { "fsm_producao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/fsm_producao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/t_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_freq_divider " "Found entity 1: sync_freq_divider" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/level_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_dispensador.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_dispensador.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_dispensador " "Found entity 1: fsm_dispensador" {  } { { "fsm_dispensador.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/fsm_dispensador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzias.v 1 1 " "Found 1 design units, including 1 entities, in source file duzias.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzias " "Found entity 1: duzias" {  } { { "duzias.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/duzias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispensador.v 1 1 " "Found 1 design units, including 1 entities, in source file dispensador.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispensador " "Found entity 1: dispensador" {  } { { "dispensador.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/dispensador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bandeja.v 1 1 " "Found 1 design units, including 1 entities, in source file bandeja.v" { { "Info" "ISGN_ENTITY_NAME" "1 bandeja " "Found entity 1: bandeja" {  } { { "bandeja.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/bandeja.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automacao.v 1 1 " "Found 1 design units, including 1 entities, in source file automacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 automacao " "Found entity 1: automacao" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708619396559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619396559 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out sync_freq_divider.v(11) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(11): created implicit net for \"tff0Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396560 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out sync_freq_divider.v(20) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(20): created implicit net for \"tff1Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396560 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out sync_freq_divider.v(23) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(23): created implicit net for \"and2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out sync_freq_divider.v(30) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(30): created implicit net for \"tff2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3Out sync_freq_divider.v(33) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(33): created implicit net for \"and3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff3Out sync_freq_divider.v(40) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(40): created implicit net for \"tff3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4Out sync_freq_divider.v(43) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(43): created implicit net for \"and4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff4Out sync_freq_divider.v(50) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(50): created implicit net for \"tff4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5Out sync_freq_divider.v(53) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(53): created implicit net for \"and5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff5Out sync_freq_divider.v(60) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(60): created implicit net for \"tff5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6Out sync_freq_divider.v(63) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(63): created implicit net for \"and6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff6Out sync_freq_divider.v(70) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(70): created implicit net for \"tff6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7Out sync_freq_divider.v(73) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(73): created implicit net for \"and7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff7Out sync_freq_divider.v(80) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(80): created implicit net for \"tff7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8Out sync_freq_divider.v(83) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(83): created implicit net for \"and8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff8Out sync_freq_divider.v(90) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(90): created implicit net for \"tff8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9Out sync_freq_divider.v(93) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(93): created implicit net for \"and9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff9Out sync_freq_divider.v(100) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(100): created implicit net for \"tff9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10Out sync_freq_divider.v(103) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(103): created implicit net for \"and10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff10Out sync_freq_divider.v(110) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(110): created implicit net for \"tff10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11Out sync_freq_divider.v(113) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(113): created implicit net for \"and11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff11Out sync_freq_divider.v(120) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(120): created implicit net for \"tff11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and12Out sync_freq_divider.v(123) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(123): created implicit net for \"and12Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff12Out sync_freq_divider.v(130) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(130): created implicit net for \"tff12Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and13Out sync_freq_divider.v(133) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(133): created implicit net for \"and13Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff13Out sync_freq_divider.v(140) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(140): created implicit net for \"tff13Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396564 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and14Out sync_freq_divider.v(143) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(143): created implicit net for \"and14Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff14Out sync_freq_divider.v(150) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(150): created implicit net for \"tff14Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and15Out sync_freq_divider.v(153) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(153): created implicit net for \"and15Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff15Out sync_freq_divider.v(160) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(160): created implicit net for \"tff15Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and16Out sync_freq_divider.v(163) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(163): created implicit net for \"and16Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/sync_freq_divider.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable display_decoder.v(22) " "Verilog HDL Implicit Net warning at display_decoder.v(22): created implicit net for \"notEnable\"" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/display_decoder.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_w debouncer.v(8) " "Verilog HDL Implicit Net warning at debouncer.v(8): created implicit net for \"clk_w\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable debouncer.v(8) " "Verilog HDL Implicit Net warning at debouncer.v(8): created implicit net for \"notEnable\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out debouncer.v(16) " "Verilog HDL Implicit Net warning at debouncer.v(16): created implicit net for \"tff0Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out debouncer.v(24) " "Verilog HDL Implicit Net warning at debouncer.v(24): created implicit net for \"tff1Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out debouncer.v(27) " "Verilog HDL Implicit Net warning at debouncer.v(27): created implicit net for \"and2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out debouncer.v(34) " "Verilog HDL Implicit Net warning at debouncer.v(34): created implicit net for \"tff2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3Out debouncer.v(37) " "Verilog HDL Implicit Net warning at debouncer.v(37): created implicit net for \"and3Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff3Out debouncer.v(44) " "Verilog HDL Implicit Net warning at debouncer.v(44): created implicit net for \"tff3Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4Out debouncer.v(47) " "Verilog HDL Implicit Net warning at debouncer.v(47): created implicit net for \"and4Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff4Out debouncer.v(54) " "Verilog HDL Implicit Net warning at debouncer.v(54): created implicit net for \"tff4Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable debouncer.v(60) " "Verilog HDL Implicit Net warning at debouncer.v(60): created implicit net for \"enable\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/debouncer.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk automacao.v(62) " "Verilog HDL Implicit Net warning at automacao.v(62): created implicit net for \"clk\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedStart automacao.v(76) " "Verilog HDL Implicit Net warning at automacao.v(76): created implicit net for \"debouncedStart\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedPG automacao.v(86) " "Verilog HDL Implicit Net warning at automacao.v(86): created implicit net for \"debouncedPG\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedCH automacao.v(96) " "Verilog HDL Implicit Net warning at automacao.v(96): created implicit net for \"debouncedCH\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedRO automacao.v(106) " "Verilog HDL Implicit Net warning at automacao.v(106): created implicit net for \"debouncedRO\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulsePG automacao.v(117) " "Verilog HDL Implicit Net warning at automacao.v(117): created implicit net for \"pulsePG\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulseCH automacao.v(128) " "Verilog HDL Implicit Net warning at automacao.v(128): created implicit net for \"pulseCH\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulseRO automacao.v(139) " "Verilog HDL Implicit Net warning at automacao.v(139): created implicit net for \"pulseRO\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PG automacao.v(150) " "Verilog HDL Implicit Net warning at automacao.v(150): created implicit net for \"PG\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CH automacao.v(161) " "Verilog HDL Implicit Net warning at automacao.v(161): created implicit net for \"CH\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO automacao.v(172) " "Verilog HDL Implicit Net warning at automacao.v(172): created implicit net for \"RO\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulse automacao.v(192) " "Verilog HDL Implicit Net warning at automacao.v(192): created implicit net for \"pulse\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable automacao.v(203) " "Verilog HDL Implicit Net warning at automacao.v(203): created implicit net for \"enable\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GP automacao.v(220) " "Verilog HDL Implicit Net warning at automacao.v(220): created implicit net for \"GP\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CR automacao.v(229) " "Verilog HDL Implicit Net warning at automacao.v(229): created implicit net for \"CR\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BZ automacao.v(230) " "Verilog HDL Implicit Net warning at automacao.v(230): created implicit net for \"BZ\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AD_w automacao.v(235) " "Verilog HDL Implicit Net warning at automacao.v(235): created implicit net for \"AD_w\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reabastecer automacao.v(248) " "Verilog HDL Implicit Net warning at automacao.v(248): created implicit net for \"reabastecer\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/automacao.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708619396570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_dispensador " "Elaborating entity \"fsm_dispensador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708619396660 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fsm_dispensador.v(30) " "Verilog HDL Case Statement warning at fsm_dispensador.v(30): incomplete case statement has no default case item" {  } { { "fsm_dispensador.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/fsm_dispensador.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1708619396665 "|automacao|fsm_dispensador:fsm_dispensador_1"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708619397150 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708619397150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708619397150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708619397150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708619397249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 13:29:57 2024 " "Processing ended: Thu Feb 22 13:29:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708619397249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708619397249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708619397249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708619397249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708619399534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708619399535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 13:29:58 2024 " "Processing started: Thu Feb 22 13:29:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708619399535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708619399535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off automacao -c automacao " "Command: quartus_fit --read_settings_files=off --write_settings_files=off automacao -c automacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708619399536 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708619399800 ""}
{ "Info" "0" "" "Project  = automacao" {  } {  } 0 0 "Project  = automacao" 0 0 "Fitter" 0 0 1708619399801 ""}
{ "Info" "0" "" "Revision = automacao" {  } {  } 0 0 "Revision = automacao" 0 0 "Fitter" 0 0 1708619399802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708619399915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708619399916 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "automacao EPM240T100C5 " "Selected device EPM240T100C5 for design \"automacao\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708619399922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708619400013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708619400013 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708619400081 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708619400089 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708619400326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708619400326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708619400326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708619400326 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708619400326 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708619400326 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 11 " "No exact pin location assignment(s) for 8 pins of 11 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708619400336 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "automacao.sdc " "Synopsys Design Constraints File file not found: 'automacao.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708619400397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708619400398 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1708619400402 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1708619400402 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708619400403 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708619400403 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708619400403 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1708619400403 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708619400405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708619400405 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708619400410 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "fsm_dispensador.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/fsm_dispensador.v" 10 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708619400415 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in PIN 12 " "Automatically promoted some destinations of signal \"reset\" to use Global clock in PIN 12" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "AD~0 " "Destination \"AD~0\" may be non-global or may not use global clock" {  } { { "fsm_dispensador.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/fsm_dispensador.v" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708619400416 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "A~0 " "Destination \"A~0\" may be non-global or may not use global clock" {  } { { "fsm_dispensador.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/fsm_dispensador.v" 14 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708619400416 ""}  } { { "fsm_dispensador.v" "" { Text "C:/CD/CD_PBL_3_v3/CD_PBL_3/fsm_dispensador.v" 11 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708619400416 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708619400417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1708619400418 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1708619400447 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1708619400500 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1708619400501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1708619400501 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708619400501 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 2 4 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 2 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1708619400504 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1708619400504 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708619400504 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 36 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708619400505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 3 39 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708619400505 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1708619400505 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708619400505 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CH_Out " "Node \"CH_Out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH_Out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CH_button " "Node \"CH_button\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH_button" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EV " "Node \"EV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GP_T " "Node \"GP_T\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GP_T" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M " "Node \"M\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PG_Out " "Node \"PG_Out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PG_Out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PG_button " "Node \"PG_button\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PG_button" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RO_Out " "Node \"RO_Out\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RO_Out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RO_button " "Node \"RO_button\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RO_button" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VE " "Node \"VE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk50MHz " "Node \"clk50MHz\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50MHz" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_colune\[0\] " "Node \"display_colune\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_colune\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_colune\[1\] " "Node \"display_colune\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_colune\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_colune\[2\] " "Node \"display_colune\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_colune\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_colune\[3\] " "Node \"display_colune\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_colune\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_data\[0\] " "Node \"display_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_data\[1\] " "Node \"display_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_data\[2\] " "Node \"display_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_data\[3\] " "Node \"display_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_data\[4\] " "Node \"display_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_data\[5\] " "Node \"display_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_data\[6\] " "Node \"display_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reabastecer_T " "Node \"reabastecer_T\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reabastecer_T" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "start " "Node \"start\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708619400516 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1708619400516 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708619400518 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708619400530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708619400790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708619400849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708619400854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708619401592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708619401592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708619401634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/CD/CD_PBL_3_v3/CD_PBL_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708619401804 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708619401804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708619401944 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708619401944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708619401946 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708619401967 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708619401986 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1708619402005 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1708619402006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CD/CD_PBL_3_v3/CD_PBL_3/output_files/automacao.fit.smsg " "Generated suppressed messages file C:/CD/CD_PBL_3_v3/CD_PBL_3/output_files/automacao.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708619402085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5708 " "Peak virtual memory: 5708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708619402150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 13:30:02 2024 " "Processing ended: Thu Feb 22 13:30:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708619402150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708619402150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708619402150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708619402150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708619403706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708619403707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 13:30:03 2024 " "Processing started: Thu Feb 22 13:30:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708619403707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708619403707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off automacao -c automacao " "Command: quartus_asm --read_settings_files=off --write_settings_files=off automacao -c automacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708619403707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708619404278 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708619404323 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708619404331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708619404547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 13:30:04 2024 " "Processing ended: Thu Feb 22 13:30:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708619404547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708619404547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708619404547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708619404547 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708619405247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708619406499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708619406500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 13:30:05 2024 " "Processing started: Thu Feb 22 13:30:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708619406500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708619406500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta automacao -c automacao " "Command: quartus_sta automacao -c automacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708619406500 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708619406756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708619407058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708619407058 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708619407145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708619407146 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708619407266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708619407319 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "automacao.sdc " "Synopsys Design Constraints File file not found: 'automacao.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708619407393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708619407394 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708619407395 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708619407395 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708619407397 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1708619407435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708619407438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.214 " "Worst-case setup slack is -1.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708619407447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708619407447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214              -2.408 clk  " "   -1.214              -2.408 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708619407447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708619407447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.078 " "Worst-case hold slack is 1.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708619407468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708619407468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 clk  " "    1.078               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708619407468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708619407468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708619407476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708619407494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708619407508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708619407508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708619407508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708619407508 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1708619407537 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708619407572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708619407573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708619407679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 13:30:07 2024 " "Processing ended: Thu Feb 22 13:30:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708619407679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708619407679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708619407679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708619407679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1708619409126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708619409128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 13:30:08 2024 " "Processing started: Thu Feb 22 13:30:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708619409128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708619409128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off automacao -c automacao " "Command: quartus_eda --read_settings_files=off --write_settings_files=off automacao -c automacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708619409129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1708619409997 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "automacao.vo C:/CD/CD_PBL_3_v3/CD_PBL_3/simulation/questa/ simulation " "Generated file automacao.vo in folder \"C:/CD/CD_PBL_3_v3/CD_PBL_3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708619410084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708619410137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 13:30:10 2024 " "Processing ended: Thu Feb 22 13:30:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708619410137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708619410137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708619410137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708619410137 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus Prime Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708619410928 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708619415857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708619415859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 13:30:15 2024 " "Processing started: Thu Feb 22 13:30:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708619415859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708619415859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp automacao -c automacao --netlist_type=sgate " "Command: quartus_npp automacao -c automacao --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708619415859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1708619416425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708619416447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 13:30:16 2024 " "Processing ended: Thu Feb 22 13:30:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708619416447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708619416447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708619416447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708619416447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708619417885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708619417886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 13:30:17 2024 " "Processing started: Thu Feb 22 13:30:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708619417886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708619417886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp automacao -c automacao --netlist_type=sm_process " "Command: quartus_npp automacao -c automacao --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708619417886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1708619418316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708619418324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 13:30:18 2024 " "Processing ended: Thu Feb 22 13:30:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708619418324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708619418324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708619418324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708619418324 ""}
