{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568180967786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568180967794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 00:49:27 2019 " "Processing started: Wed Sep 11 00:49:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568180967794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180967794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180967794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568180968851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568180968851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 4 4 " "Found 4 design units, including 4 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part4 " "Found entity 1: Part4" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568180980997 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg8 " "Found entity 2: reg8" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568180980997 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg1 " "Found entity 3: reg1" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568180980997 ""} { "Info" "ISGN_ENTITY_NAME" "4 d_latch " "Found entity 4: d_latch" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568180980997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180980997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock Part4.v(9) " "Verilog HDL Implicit Net warning at Part4.v(9): created implicit net for \"clock\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568180980997 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(14) " "Verilog HDL Instantiation warning at Part4.v(14): instance has no name" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1568180980997 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568180981036 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568180981036 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568180981036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part4 " "Elaborating entity \"Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568180981036 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..0\] Part4.v(4) " "Output port \"LEDR\[6..0\]\" at Part4.v(4) has no driver" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568180981042 "|Part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:d8bit1 " "Elaborating entity \"reg8\" for hierarchy \"reg8:d8bit1\"" {  } { { "Part4.v" "d8bit1" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568180981052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 reg1:d8bit2 " "Elaborating entity \"reg1\" for hierarchy \"reg1:d8bit2\"" {  } { { "Part4.v" "d8bit2" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568180981052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch d_latch:comb_6 " "Elaborating entity \"d_latch\" for hierarchy \"d_latch:comb_6\"" {  } { { "Part4.v" "comb_6" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568180981062 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rstn Part4.v(55) " "Verilog HDL Always Construct warning at Part4.v(55): variable \"rstn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568180981062 "|Part4|d_latch:comb_6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d Part4.v(58) " "Verilog HDL Always Construct warning at Part4.v(58): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1568180981062 "|Part4|d_latch:comb_6"}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568180981473 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568180981473 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1568180981473 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1568180981482 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568180981492 "|Part4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568180981492 "|Part4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568180981492 "|Part4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568180981492 "|Part4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568180981492 "|Part4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568180981492 "|Part4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568180981492 "|Part4|LEDR[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568180981492 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568180981576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568180982045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568180982045 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568180982077 "|Part4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568180982077 "|Part4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568180982077 "|Part4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568180982077 "|Part4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568180982077 "|Part4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568180982077 "|Part4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568180982077 "|Part4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568180982077 "|Part4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Part4.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part4/Part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568180982077 "|Part4|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1568180982077 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568180982077 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568180982077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568180982077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568180982077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568180982093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 00:49:42 2019 " "Processing ended: Wed Sep 11 00:49:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568180982093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568180982093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568180982093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180982093 ""}
