# [ğŸŒ Who We Are?](https://semisgdh.com/)
[![SGDH_Banner](../images/SGDH_Banner.jpg)](https://semisgdh.com/)
# ğŸŒ SGDH's Community (Only for KoreanğŸ‘¨â€ğŸ’»)
ì„¤ê³„ë…í•™ê³¼ í•¨ê»˜í•˜ëŠ” ë°˜ë„ì²´ ì„¤ê³„ Open ì»¤ë®¤ë‹ˆí‹°! (ê·¸ë¦¼ì„ ëˆ„ë¥´ë©´ ì°¸ì—¬í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤)
[![SGDH_Community](../images/SGDH_Community.jpg)](https://discord.gg/QaKHFvtS25)

# ğŸš€ SGDH's Awesome RISC-V Open Source Project (SGDH-RVSOC)
![Version](https://img.shields.io/badge/version-1.0.0-blue)
![License](https://img.shields.io/badge/license-MIT-green)

ì„¤ê³„ë…í•™ì˜ êµìœ¡ìš© RISC-V Processor on FPGA í”„ë¡œì íŠ¸!! (ê·¸ë¦¼ì„ ëˆ„ë¥´ë©´ Git repo ë¡œ ë„˜ì–´ê°‘ë‹ˆë‹¤.)
[![SGDH_RVSOC](../images/SGDH_RVSOC.jpg)](https://github.com/semisgdh/SGDH-RVSoC)

# ğŸ“– SGDH's Awesome Lecture Roadmap (Only for KoreanğŸ‘¨â€ğŸ’»)
ì„¤ê³„ë…í•™ì—ì„œ ì§„í–‰ì¤‘ì¸ ê°•ì˜ list!
| Lecture       | Description                        | Level    |
|---------------|------------------------------------|-----------|
| ì„¤ê³„ë…í•™ë§›ë¹„'s ì‹¤ì „ Verilog HDL Season 0 (Language Reference Manual ì™„ì „ì •ë³µ) - Comming Soon 25Y 1Q   | [Verilog LRM 2001](https://picture.iczhiku.com/resource/eetop/WyKEdIyHgLhiwNmV.pdf) ë¬¸ì„œë¥¼ ì§ì ‘ ë¶„ì„í•˜ì—¬ ë§Œë“  ì‹¤ë¬´ ì¤‘ì‹¬ì˜ ë¬¸ë²•ê°•ì˜. ì–´ì¤‘ê°„í•˜ê²Œ ë°°ìš°ì§€ ë§ê³  ì´ ê°•ì˜ í•˜ë‚˜ë¡œ ëë‚´ìš”.     | L0 ì´ˆê¸‰ ê°•ì˜ (ëŒ€í•™êµ 1~2í•™ë…„)  |
| [ì„¤ê³„ë…í•™ë§›ë¹„'s ì‹¤ì „ Verilog HDL Season 1 (Clockë¶€í„° Internal Memoryê¹Œì§€)](https://inf.run/Ma3a)    | Verilog HDL ë¬¸ë²• ê³µë¶€ ì´í›„ì˜ í˜„ì—…ì— ì…ë¬¸í•˜ê¸° ìœ„í•œ ê°•ì˜  | L1 ì´ˆê¸‰ ê°•ì˜ (ëŒ€í•™êµ 1~2í•™ë…„)  |
| [ì„¤ê³„ë…í•™ë§›ë¹„'s ì‹¤ì „ FPGAë¥¼ ì´ìš©í•œ HW ê°€ì†ê¸° ì„¤ê³„ (LED ì œì–´ë¶€í„° Fully Connected Layer ê°€ì†ê¸° ì„¤ê³„ê¹Œì§€)](https://inf.run/Q13B)     | Verilog HDL Season1 ì—ì„œ ë°°ìš´ ì½”ë“œë¥¼ FPGA ì— ì˜¬ë ¤ë³´ë©´ì„œ ì„¤ê³„ì˜ ì¦ê±°ì›€ì„ ëŠë‚„ ìˆ˜ ìˆëŠ” ê°•ì˜     | L2 ì¤‘ê¸‰ ê°•ì˜ (ëŒ€í•™êµ 3~4í•™ë…„)  |
| [ì„¤ê³„ë…í•™ë§›ë¹„'s ì‹¤ì „ AI HW ì„¤ê³„ë¥¼ ìœ„í•œ ë°”ì´ë¸”, CNN ì—°ì‚° ì™„ì „ì •ë³µ (Verilog HDL + FPGA ë¥¼ ì´ìš©í•œ ê°€ì†ê¸° ì‹¤ìŠµ)](https://inf.run/1mFx)     | AI HW ë¥¼ ì‹œì‘í•´ì•¼í•˜ëŠ” ì‚¬ëŒë“¤ì„ ìœ„í•œ ê¸°ì´ˆ ê°•ì˜     | L3 ì¤‘ê¸‰ ê°•ì˜ (ëŒ€í•™ì›, í˜„ì—… ì‹ ì…)  |
| [ì„¤ê³„ë…í•™ë§›ë¹„'s ì‹¤ì „ Verilog HDL Season 2 (AMBA AXI4 ì™„ì „ì •ë³µ)](https://inf.run/R7R4)     | í˜„ì—… ì„¤ê³„ìë¼ë©´ ê¼­ ì•Œì•„ì•¼í•˜ëŠ” AMBA ë¥¼ ê³µë¶€í•˜ë©´ì„œ System ì„ ì´í•´í•˜ê³  DMA (Direct Memory Access) ë¥¼ ì„¤ê³„í•˜ëŠ” ê°•ì˜    | L4 ê³ ê¸‰ ê°•ì˜ (í˜„ì—… 4ë…„ì°¨ ì´ìƒì˜ ìˆ˜ì¤€)  |

ì„¤ê³„ë…í•™ì˜ ë¡œë“œë§µ (ê·¸ë¦¼ì„ ëˆ„ë¥´ë©´ ìì„¸íˆ ë³¼ ìˆ˜ ìˆì–´ìš”!)
[![Miro Board](../images/SGDH_Roadmap.jpg)](https://miro.com/app/board/uXjVP9MN5ws=/)

# ğŸ’» SGDH's Awesome Challenge. HDLBits
- [ğŸ¬Youtube](https://www.youtube.com/playlist?list=PLm4EZB3VG6zm829pwH7RfD8CXufNHxEbi)
- [ğŸ”§Git SGDH_HDL_Bits](https://github.com/semisgdh/SGDH_HDL_Bits)

<!--
<div align="center">
  <a href="https://www.youtube.com/playlist?list=PLm4EZB3VG6zm829pwH7RfD8CXufNHxEbi">
    <img src="../images/SGDH_LRM.jpg" alt="Image description" width="500" height="320">
  </a>
</div>
-->
[![HDLBits Challenge](../images/SGDH_LRM.jpg)](https://www.youtube.com/playlist?list=PLm4EZB3VG6zm829pwH7RfD8CXufNHxEbi)

<!--
[![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=matbi86&layout=compact)](https://github.com/matbi86/github-readme-stats)
![GitHub Stats](https://github-readme-stats.vercel.app/api?username=matbi86&show_icons=true&theme=radical)
# GitHub Contributions
![GitHub Streak](https://github-readme-streak-stats.herokuapp.com/?user=matbi86&theme=dark)
-->
