
*** Running vivado
    with args -log DAPHNE2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DAPHNE2.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source DAPHNE2.tcl -notrace
Command: link_design -top DAPHNE2 -part xc7a200tfbg676-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-3
INFO: [Project 1-454] Reading design checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/.Xil/Vivado-63462-Edgar-Rincon/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.dcp' for cell 'phy_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/.Xil/Vivado-63462-Edgar-Rincon/daphne2_daq_txonly/daphne2_daq_txonly.dcp' for cell 'core_inst/daq_quad_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1729.965 ; gain = 0.000 ; free physical = 17737 ; free virtual = 25408
INFO: [Netlist 29-17] Analyzing 2057 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc] for cell 'core_inst/daq_quad_inst/U0'
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:73]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:81]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:89]
WARNING: [Vivado 12-2489] -period contains time 4.158500 which will be rounded to 4.159 to ensure it is an integer multiple of 1 picosecond [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc:97]
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xdc] for cell 'core_inst/daq_quad_inst/U0'
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'phy_inst/U0'
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'phy_inst/U0'
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'phy_inst/U0'
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'phy_inst/U0'
Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc:18]
INFO: [Timing 38-2] Deriving generated clocks [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc:18]
create_generated_clock: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2602.484 ; gain = 708.992 ; free physical = 17007 ; free virtual = 24678
Finished Parsing XDC File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/xilinx/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 10 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2602.484 ; gain = 0.000 ; free physical = 17182 ; free virtual = 24853
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2602.484 ; gain = 1268.043 ; free physical = 17182 ; free virtual = 24853
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Parsing TCL File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/tcl/v7ht.tcl] from IP /home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/daphne2_daq_txonly.xci
Sourcing Tcl File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7a200t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/ip/daphne2_daq_txonly/tcl/v7ht.tcl]
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2666.516 ; gain = 64.031 ; free physical = 17169 ; free virtual = 24840

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14ab7e8e1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 2666.516 ; gain = 0.000 ; free physical = 16994 ; free virtual = 24665

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter eth_int_inst/data_manager_blk/RAM_COMM_DEC/internal_eth_dout[47]_i_1 into driver instance eth_int_inst/data_manager_blk/RAM_COMM_DEC/internal_eth_dout[23]_i_4, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter[0]_i_1 into driver instance phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlocked_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_1__0 into driver instance phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 34 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17de2d6e7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2944.102 ; gain = 0.000 ; free physical = 16918 ; free virtual = 24589
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17192068d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2944.102 ; gain = 0.000 ; free physical = 16917 ; free virtual = 24589
INFO: [Opt 31-389] Phase Constant propagation created 46 cells and removed 368 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 225004b2c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2944.102 ; gain = 0.000 ; free physical = 16915 ; free virtual = 24586
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Sweep, 39 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 225004b2c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2944.102 ; gain = 0.000 ; free physical = 16913 ; free virtual = 24584
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 225004b2c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2944.102 ; gain = 0.000 ; free physical = 16912 ; free virtual = 24583
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 225004b2c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2944.102 ; gain = 0.000 ; free physical = 16912 ; free virtual = 24583
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              33  |                                              3  |
|  Constant propagation         |              46  |             368  |                                              0  |
|  Sweep                        |               0  |              33  |                                             39  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2944.102 ; gain = 0.000 ; free physical = 16913 ; free virtual = 24584
Ending Logic Optimization Task | Checksum: 13ba736de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.102 ; gain = 0.000 ; free physical = 16913 ; free virtual = 24584

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 204 BRAM(s) out of a total of 205 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 204 Total Ports: 410
Ending PowerOpt Patch Enables Task | Checksum: 11943bbd9

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3435.898 ; gain = 0.000 ; free physical = 16824 ; free virtual = 24495
Ending Power Optimization Task | Checksum: 11943bbd9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3435.898 ; gain = 491.797 ; free physical = 16867 ; free virtual = 24538

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11943bbd9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3435.898 ; gain = 0.000 ; free physical = 16867 ; free virtual = 24538

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3435.898 ; gain = 0.000 ; free physical = 16867 ; free virtual = 24538
Ending Netlist Obfuscation Task | Checksum: 1b4681e6f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3435.898 ; gain = 0.000 ; free physical = 16867 ; free virtual = 24538
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 3435.898 ; gain = 833.414 ; free physical = 16868 ; free virtual = 24539
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3435.898 ; gain = 0.000 ; free physical = 16746 ; free virtual = 24421
INFO: [Common 17-1381] The checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3435.898 ; gain = 0.000 ; free physical = 16742 ; free virtual = 24424
INFO: [runtcl-4] Executing : report_drc -file DAPHNE2_drc_opted.rpt -pb DAPHNE2_drc_opted.pb -rpx DAPHNE2_drc_opted.rpx
Command: report_drc -file DAPHNE2_drc_opted.rpt -pb DAPHNE2_drc_opted.pb -rpx DAPHNE2_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16720 ; free virtual = 24401
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ffb0a8ca

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16720 ; free virtual = 24401
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16720 ; free virtual = 24401

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0_1 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0_2 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
INFO: [Place 30-1907] fe_inst/IDELAYCTRL_inst_REPLICATED_0_3 replication was created for fe_inst/IDELAYCTRL_inst IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19e060fb0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16697 ; free virtual = 24378

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22914ed63

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16681 ; free virtual = 24362

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22914ed63

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16681 ; free virtual = 24362
Phase 1 Placer Initialization | Checksum: 22914ed63

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16677 ; free virtual = 24359

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 28212613d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16652 ; free virtual = 24334

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 29a412d13

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16654 ; free virtual = 24335

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 29a412d13

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16654 ; free virtual = 24335

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1bd3f80da

Time (s): cpu = 00:01:25 ; elapsed = 00:00:31 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16586 ; free virtual = 24268

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 644 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 285 nets or LUTs. Breaked 2 LUTs, combined 283 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net eth_int_inst/reset_mgr/reset_reg_0. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16584 ; free virtual = 24266
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16586 ; free virtual = 24268

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            283  |                   285  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |            283  |                   286  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: d0fd0973

Time (s): cpu = 00:01:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16579 ; free virtual = 24261
Phase 2.4 Global Placement Core | Checksum: f3311a74

Time (s): cpu = 00:01:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16572 ; free virtual = 24254
Phase 2 Global Placement | Checksum: f3311a74

Time (s): cpu = 00:01:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16583 ; free virtual = 24265

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e12aa489

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16585 ; free virtual = 24267

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1629b9f76

Time (s): cpu = 00:01:46 ; elapsed = 00:00:41 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16584 ; free virtual = 24266

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12d583e27

Time (s): cpu = 00:01:47 ; elapsed = 00:00:41 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16583 ; free virtual = 24266

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a8a81cb9

Time (s): cpu = 00:01:47 ; elapsed = 00:00:41 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16583 ; free virtual = 24266

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19c5129b7

Time (s): cpu = 00:02:06 ; elapsed = 00:00:45 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16579 ; free virtual = 24261

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a4ec5aaa

Time (s): cpu = 00:02:10 ; elapsed = 00:00:49 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16562 ; free virtual = 24244

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ed5df280

Time (s): cpu = 00:02:11 ; elapsed = 00:00:50 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16563 ; free virtual = 24245

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d9428d15

Time (s): cpu = 00:02:11 ; elapsed = 00:00:50 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16563 ; free virtual = 24245

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 187cf8d68

Time (s): cpu = 00:02:32 ; elapsed = 00:00:54 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16549 ; free virtual = 24231
Phase 3 Detail Placement | Checksum: 187cf8d68

Time (s): cpu = 00:02:33 ; elapsed = 00:00:54 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16549 ; free virtual = 24231

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13290cbf9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-4012.203 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f3f6b9e5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16516 ; free virtual = 24198
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1cbf88275

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16515 ; free virtual = 24197
Phase 4.1.1.1 BUFG Insertion | Checksum: 13290cbf9

Time (s): cpu = 00:03:08 ; elapsed = 00:01:03 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16516 ; free virtual = 24198

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.253. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1cbf9d474

Time (s): cpu = 00:03:40 ; elapsed = 00:01:10 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16513 ; free virtual = 24196

Time (s): cpu = 00:03:40 ; elapsed = 00:01:10 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16513 ; free virtual = 24196
Phase 4.1 Post Commit Optimization | Checksum: 1cbf9d474

Time (s): cpu = 00:03:40 ; elapsed = 00:01:10 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16513 ; free virtual = 24196

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cbf9d474

Time (s): cpu = 00:03:41 ; elapsed = 00:01:10 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16512 ; free virtual = 24195

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cbf9d474

Time (s): cpu = 00:03:41 ; elapsed = 00:01:10 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16512 ; free virtual = 24195
Phase 4.3 Placer Reporting | Checksum: 1cbf9d474

Time (s): cpu = 00:03:41 ; elapsed = 00:01:11 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16512 ; free virtual = 24195

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16512 ; free virtual = 24195

Time (s): cpu = 00:03:41 ; elapsed = 00:01:11 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16512 ; free virtual = 24195
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a6152277

Time (s): cpu = 00:03:42 ; elapsed = 00:01:11 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16512 ; free virtual = 24195
Ending Placer Task | Checksum: c36e40cf

Time (s): cpu = 00:03:42 ; elapsed = 00:01:11 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16512 ; free virtual = 24195
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:45 ; elapsed = 00:01:12 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16588 ; free virtual = 24270
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16518 ; free virtual = 24267
INFO: [Common 17-1381] The checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16571 ; free virtual = 24267
INFO: [runtcl-4] Executing : report_io -file DAPHNE2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16551 ; free virtual = 24248
INFO: [runtcl-4] Executing : report_utilization -file DAPHNE2_utilization_placed.rpt -pb DAPHNE2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DAPHNE2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16567 ; free virtual = 24264
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16540 ; free virtual = 24237
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 23.36s |  WALL: 4.81s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16540 ; free virtual = 24237

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-4012.203 |
Phase 1 Physical Synthesis Initialization | Checksum: 168dc033b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16522 ; free virtual = 24219
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-4012.203 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 168dc033b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16521 ; free virtual = 24218

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-4012.203 |
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net endpoint_inst/mmcm1_clkout1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__11_n_153. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__10_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__9_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__8_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__7_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__6_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__5_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__4_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__3_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__2_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_sumamult0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net endpoint_inst/mmcm1_clkout1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.253 | TNS=-4012.203 |
Phase 3 Critical Path Optimization | Checksum: 168dc033b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16521 ; free virtual = 24218
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16522 ; free virtual = 24219
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.253 | TNS=-4012.203 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16522 ; free virtual = 24219
Ending Physical Synthesis Task | Checksum: 199037899

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16522 ; free virtual = 24219
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16539 ; free virtual = 24236
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16467 ; free virtual = 24230
INFO: [Common 17-1381] The checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 213fa1bd ConstDB: 0 ShapeSum: 951e4733 RouteDB: 0
Post Restoration Checksum: NetGraph: e7a9fad4 NumContArr: e5b113fb Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1cd5b0ecf

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16307 ; free virtual = 24018

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1cd5b0ecf

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16263 ; free virtual = 23975

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1cd5b0ecf

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 3446.941 ; gain = 0.000 ; free physical = 16263 ; free virtual = 23975
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 74564f89

Time (s): cpu = 00:01:45 ; elapsed = 00:00:58 . Memory (MB): peak = 3503.574 ; gain = 56.633 ; free physical = 16219 ; free virtual = 23931
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.264 | TNS=-4078.155| WHS=-0.454 | THS=-2311.282|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 63426
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 63426
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a9cd7173

Time (s): cpu = 00:02:08 ; elapsed = 00:01:03 . Memory (MB): peak = 3503.574 ; gain = 56.633 ; free physical = 16206 ; free virtual = 23918

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a9cd7173

Time (s): cpu = 00:02:09 ; elapsed = 00:01:03 . Memory (MB): peak = 3503.574 ; gain = 56.633 ; free physical = 16206 ; free virtual = 23918
Phase 3 Initial Routing | Checksum: 2052c2d4d

Time (s): cpu = 00:03:48 ; elapsed = 00:01:20 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16185 ; free virtual = 23897
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==========================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                      |
+====================+===================+==========================================================================================================+
| oeiclk             | oeiclk            | eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[2]  |
| oeiclk             | oeiclk            | eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[6]  |
| oeiclk             | oeiclk            | eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[3]  |
| oeiclk             | oeiclk            | eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[11] |
| oeiclk             | oeiclk            | eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[12] |
+--------------------+-------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1499
 Number of Nodes with overlaps = 434
 Number of Nodes with overlaps = 327
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.283 | TNS=-4360.900| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 262495e10

Time (s): cpu = 00:04:54 ; elapsed = 00:02:04 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16093 ; free virtual = 23805

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.283 | TNS=-4360.489| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24107cd79

Time (s): cpu = 00:05:02 ; elapsed = 00:02:10 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16173 ; free virtual = 23885
Phase 4 Rip-up And Reroute | Checksum: 24107cd79

Time (s): cpu = 00:05:02 ; elapsed = 00:02:10 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16173 ; free virtual = 23885

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2245adbdb

Time (s): cpu = 00:05:10 ; elapsed = 00:02:12 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16174 ; free virtual = 23886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.271 | TNS=-4289.705| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d700e7cd

Time (s): cpu = 00:05:11 ; elapsed = 00:02:12 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16173 ; free virtual = 23885

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d700e7cd

Time (s): cpu = 00:05:11 ; elapsed = 00:02:12 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16173 ; free virtual = 23885
Phase 5 Delay and Skew Optimization | Checksum: 1d700e7cd

Time (s): cpu = 00:05:11 ; elapsed = 00:02:12 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16173 ; free virtual = 23885

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27ab6c022

Time (s): cpu = 00:05:20 ; elapsed = 00:02:15 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16168 ; free virtual = 23880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.271 | TNS=-4289.705| WHS=-0.006 | THS=-0.006 |

Phase 6.1 Hold Fix Iter | Checksum: 10efc3048

Time (s): cpu = 00:05:20 ; elapsed = 00:02:15 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16165 ; free virtual = 23877
Phase 6 Post Hold Fix | Checksum: 1c17521d2

Time (s): cpu = 00:05:20 ; elapsed = 00:02:15 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16165 ; free virtual = 23877

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.34105 %
  Global Horizontal Routing Utilization  = 7.9273 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X45Y85 -> INT_R_X45Y85
   INT_L_X40Y83 -> INT_L_X40Y83
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 185640e25

Time (s): cpu = 00:05:21 ; elapsed = 00:02:15 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16165 ; free virtual = 23877

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 185640e25

Time (s): cpu = 00:05:21 ; elapsed = 00:02:15 . Memory (MB): peak = 3565.574 ; gain = 118.633 ; free physical = 16163 ; free virtual = 23875

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 145c47c8a

Time (s): cpu = 00:05:24 ; elapsed = 00:02:17 . Memory (MB): peak = 3597.590 ; gain = 150.648 ; free physical = 16093 ; free virtual = 23805

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: df4935ee

Time (s): cpu = 00:05:33 ; elapsed = 00:02:19 . Memory (MB): peak = 3597.590 ; gain = 150.648 ; free physical = 16097 ; free virtual = 23809
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.271 | TNS=-4289.705| WHS=0.062  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: df4935ee

Time (s): cpu = 00:05:33 ; elapsed = 00:02:19 . Memory (MB): peak = 3597.590 ; gain = 150.648 ; free physical = 16097 ; free virtual = 23809
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:33 ; elapsed = 00:02:19 . Memory (MB): peak = 3597.590 ; gain = 150.648 ; free physical = 16199 ; free virtual = 23912

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:38 ; elapsed = 00:02:21 . Memory (MB): peak = 3597.590 ; gain = 150.648 ; free physical = 16199 ; free virtual = 23912
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3597.590 ; gain = 0.000 ; free physical = 16189 ; free virtual = 23976
INFO: [Common 17-1381] The checkpoint '/home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3597.590 ; gain = 0.000 ; free physical = 16237 ; free virtual = 23966
INFO: [runtcl-4] Executing : report_drc -file DAPHNE2_drc_routed.rpt -pb DAPHNE2_drc_routed.pb -rpx DAPHNE2_drc_routed.rpx
Command: report_drc -file DAPHNE2_drc_routed.rpt -pb DAPHNE2_drc_routed.pb -rpx DAPHNE2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DAPHNE2_methodology_drc_routed.rpt -pb DAPHNE2_methodology_drc_routed.pb -rpx DAPHNE2_methodology_drc_routed.rpx
Command: report_methodology -file DAPHNE2_methodology_drc_routed.rpt -pb DAPHNE2_methodology_drc_routed.pb -rpx DAPHNE2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/edgar/Documentos/DUNE/Self_trigger/DAPHNE_V2a/project_1.runs/impl_1/DAPHNE2_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3597.590 ; gain = 0.000 ; free physical = 16207 ; free virtual = 23939
INFO: [runtcl-4] Executing : report_power -file DAPHNE2_power_routed.rpt -pb DAPHNE2_power_summary_routed.pb -rpx DAPHNE2_power_routed.rpx
Command: report_power -file DAPHNE2_power_routed.rpt -pb DAPHNE2_power_summary_routed.pb -rpx DAPHNE2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
146 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 3621.602 ; gain = 24.012 ; free physical = 16158 ; free virtual = 23899
INFO: [runtcl-4] Executing : report_route_status -file DAPHNE2_route_status.rpt -pb DAPHNE2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DAPHNE2_timing_summary_routed.rpt -pb DAPHNE2_timing_summary_routed.pb -rpx DAPHNE2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DAPHNE2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DAPHNE2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DAPHNE2_bus_skew_routed.rpt -pb DAPHNE2_bus_skew_routed.pb -rpx DAPHNE2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force DAPHNE2.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst input fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst output fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[0].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[1].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[2].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[3].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[4].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[5].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[6].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst multiplier stage fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[7].hpf_inst/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[0].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[1].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[2].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[3].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[0].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[1].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[2].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[3].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[4].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[5].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[6].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: fe_inst/gen_self_trigger[4].self_trigger_inst/gen_hpf[7].hpf_inst/fir_feedback/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 200 Warnings, 40 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 34051904 bits.
Writing bitstream ./DAPHNE2.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:45 ; elapsed = 00:00:34 . Memory (MB): peak = 3963.730 ; gain = 342.129 ; free physical = 16078 ; free virtual = 23829
INFO: [Common 17-206] Exiting Vivado at Fri Jun  9 11:05:11 2023...
