INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Shaheer/Habib/DLD/dldProject/dldProject.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Shaheer/Habib/DLD/dldProject/dldProject.srcs/sources_1/new/pixel_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_gen
INFO: [VRFC 10-2458] undeclared symbol rom_bit, assumed default net type wire [D:/Shaheer/Habib/DLD/dldProject/dldProject.srcs/sources_1/new/pixel_gen.v:72]
INFO: [VRFC 10-2458] undeclared symbol sq_ball_on, assumed default net type wire [D:/Shaheer/Habib/DLD/dldProject/dldProject.srcs/sources_1/new/pixel_gen.v:73]
INFO: [VRFC 10-2458] undeclared symbol ball_on, assumed default net type wire [D:/Shaheer/Habib/DLD/dldProject/dldProject.srcs/sources_1/new/pixel_gen.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Shaheer/Habib/DLD/dldProject/dldProject.srcs/sources_1/new/ultrasonic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ultrasonic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Shaheer/Habib/DLD/dldProject/dldProject.srcs/sources_1/new/vga_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Shaheer/Habib/DLD/dldProject/dldProject.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Shaheer/Habib/DLD/dldProject/dldProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
