IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.65        Core1: 29.49        
Core2: 29.47        Core3: 29.22        
Core4: 27.05        Core5: 34.01        
Core6: 29.65        Core7: 35.40        
Core8: 28.77        Core9: 26.37        
Core10: 29.17        Core11: 38.34        
Core12: 29.56        Core13: 36.92        
Core14: 28.12        Core15: 36.06        
Core16: 27.15        Core17: 33.45        
Core18: 30.01        Core19: 30.75        
Core20: 28.87        Core21: 37.48        
Core22: 29.39        Core23: 36.84        
Core24: 32.88        Core25: 40.03        
Core26: 33.72        Core27: 34.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 34.61
DDR read Latency(ns)
Socket0: 80754.21
Socket1: 756.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.35        Core1: 29.23        
Core2: 28.92        Core3: 28.94        
Core4: 30.14        Core5: 34.03        
Core6: 30.01        Core7: 35.39        
Core8: 30.09        Core9: 26.51        
Core10: 29.24        Core11: 38.22        
Core12: 32.27        Core13: 37.00        
Core14: 30.10        Core15: 35.94        
Core16: 28.69        Core17: 33.63        
Core18: 28.44        Core19: 30.06        
Core20: 29.63        Core21: 37.64        
Core22: 29.93        Core23: 36.63        
Core24: 31.94        Core25: 40.21        
Core26: 30.72        Core27: 34.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.43
Socket1: 34.51
DDR read Latency(ns)
Socket0: 80431.55
Socket1: 757.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.65        Core1: 30.63        
Core2: 30.86        Core3: 29.50        
Core4: 30.90        Core5: 35.14        
Core6: 30.43        Core7: 35.51        
Core8: 29.94        Core9: 26.27        
Core10: 23.33        Core11: 39.13        
Core12: 29.95        Core13: 37.08        
Core14: 32.76        Core15: 36.58        
Core16: 21.53        Core17: 33.94        
Core18: 22.30        Core19: 30.81        
Core20: 22.91        Core21: 37.73        
Core22: 25.56        Core23: 38.04        
Core24: 20.69        Core25: 40.37        
Core26: 32.02        Core27: 34.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.40
Socket1: 35.14
DDR read Latency(ns)
Socket0: 77747.80
Socket1: 748.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.71        Core1: 34.38        
Core2: 29.90        Core3: 29.79        
Core4: 30.56        Core5: 37.26        
Core6: 29.78        Core7: 35.97        
Core8: 29.50        Core9: 26.37        
Core10: 29.17        Core11: 39.13        
Core12: 28.41        Core13: 37.21        
Core14: 31.05        Core15: 38.14        
Core16: 29.10        Core17: 33.42        
Core18: 30.58        Core19: 32.84        
Core20: 29.12        Core21: 38.12        
Core22: 30.31        Core23: 40.34        
Core24: 34.31        Core25: 40.50        
Core26: 31.06        Core27: 35.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.19
Socket1: 36.24
DDR read Latency(ns)
Socket0: 83173.85
Socket1: 734.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.12        Core1: 35.01        
Core2: 30.86        Core3: 29.84        
Core4: 32.18        Core5: 37.14        
Core6: 31.78        Core7: 36.11        
Core8: 30.02        Core9: 26.63        
Core10: 30.19        Core11: 39.73        
Core12: 30.68        Core13: 37.17        
Core14: 31.46        Core15: 38.02        
Core16: 33.20        Core17: 33.46        
Core18: 30.69        Core19: 34.44        
Core20: 31.27        Core21: 37.92        
Core22: 29.97        Core23: 40.94        
Core24: 30.81        Core25: 40.48        
Core26: 30.54        Core27: 36.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.76
Socket1: 36.50
DDR read Latency(ns)
Socket0: 85303.14
Socket1: 734.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 33.53        
Core2: 29.71        Core3: 30.25        
Core4: 30.10        Core5: 36.98        
Core6: 29.76        Core7: 36.32        
Core8: 28.65        Core9: 26.16        
Core10: 29.39        Core11: 40.28        
Core12: 29.14        Core13: 37.11        
Core14: 30.39        Core15: 37.01        
Core16: 28.69        Core17: 33.83        
Core18: 29.56        Core19: 31.92        
Core20: 31.46        Core21: 38.06        
Core22: 30.52        Core23: 41.21        
Core24: 29.51        Core25: 40.49        
Core26: 30.91        Core27: 36.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.53
Socket1: 36.25
DDR read Latency(ns)
Socket0: 83300.49
Socket1: 735.97
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.33        Core1: 33.02        
Core2: 31.01        Core3: 34.23        
Core4: 29.81        Core5: 33.06        
Core6: 29.57        Core7: 37.97        
Core8: 29.98        Core9: 23.85        
Core10: 28.17        Core11: 35.76        
Core12: 29.11        Core13: 40.52        
Core14: 30.63        Core15: 38.29        
Core16: 27.95        Core17: 32.97        
Core18: 30.68        Core19: 39.58        
Core20: 30.79        Core21: 40.08        
Core22: 26.67        Core23: 39.93        
Core24: 28.31        Core25: 41.13        
Core26: 31.11        Core27: 40.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.96
Socket1: 36.86
DDR read Latency(ns)
Socket0: 65695.84
Socket1: 674.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 33.50        
Core2: 21.44        Core3: 35.41        
Core4: 32.52        Core5: 33.51        
Core6: 33.89        Core7: 38.45        
Core8: 31.10        Core9: 23.95        
Core10: 29.11        Core11: 36.03        
Core12: 28.86        Core13: 40.67        
Core14: 31.03        Core15: 38.79        
Core16: 27.46        Core17: 34.44        
Core18: 27.28        Core19: 39.73        
Core20: 22.26        Core21: 40.76        
Core22: 21.29        Core23: 39.92        
Core24: 22.10        Core25: 41.50        
Core26: 22.81        Core27: 41.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.69
Socket1: 37.37
DDR read Latency(ns)
Socket0: 67687.95
Socket1: 674.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 34.68        
Core2: 23.69        Core3: 35.50        
Core4: 23.69        Core5: 34.23        
Core6: 29.05        Core7: 38.80        
Core8: 21.67        Core9: 23.82        
Core10: 21.80        Core11: 36.01        
Core12: 29.57        Core13: 40.48        
Core14: 29.20        Core15: 39.26        
Core16: 28.70        Core17: 34.77        
Core18: 27.15        Core19: 39.99        
Core20: 29.01        Core21: 40.83        
Core22: 28.38        Core23: 40.67        
Core24: 27.75        Core25: 41.55        
Core26: 28.35        Core27: 40.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 37.72
DDR read Latency(ns)
Socket0: 65901.76
Socket1: 672.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.27        Core1: 34.54        
Core2: 27.90        Core3: 34.01        
Core4: 31.34        Core5: 33.62        
Core6: 32.15        Core7: 38.82        
Core8: 30.37        Core9: 23.96        
Core10: 30.75        Core11: 36.09        
Core12: 30.52        Core13: 40.62        
Core14: 29.40        Core15: 39.08        
Core16: 28.02        Core17: 32.44        
Core18: 28.92        Core19: 40.12        
Core20: 29.95        Core21: 39.96        
Core22: 27.45        Core23: 40.40        
Core24: 27.67        Core25: 41.05        
Core26: 30.23        Core27: 40.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.91
Socket1: 37.24
DDR read Latency(ns)
Socket0: 67009.25
Socket1: 674.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.42        Core1: 34.08        
Core2: 31.94        Core3: 34.01        
Core4: 31.37        Core5: 33.58        
Core6: 32.95        Core7: 38.62        
Core8: 31.53        Core9: 24.03        
Core10: 32.06        Core11: 35.99        
Core12: 28.05        Core13: 40.58        
Core14: 29.95        Core15: 38.69        
Core16: 28.07        Core17: 32.43        
Core18: 28.41        Core19: 39.95        
Core20: 31.44        Core21: 39.94        
Core22: 28.65        Core23: 40.36        
Core24: 28.49        Core25: 40.99        
Core26: 30.24        Core27: 40.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 37.12
DDR read Latency(ns)
Socket0: 66639.29
Socket1: 673.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 33.17        
Core2: 28.10        Core3: 34.10        
Core4: 28.83        Core5: 33.18        
Core6: 29.61        Core7: 38.22        
Core8: 29.02        Core9: 24.02        
Core10: 30.31        Core11: 36.00        
Core12: 29.58        Core13: 40.50        
Core14: 30.14        Core15: 38.44        
Core16: 29.88        Core17: 32.76        
Core18: 28.72        Core19: 39.65        
Core20: 29.98        Core21: 39.96        
Core22: 28.34        Core23: 39.98        
Core24: 28.85        Core25: 41.04        
Core26: 29.94        Core27: 40.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 36.90
DDR read Latency(ns)
Socket0: 66213.91
Socket1: 675.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 36.80        
Core2: 28.21        Core3: 35.11        
Core4: 27.19        Core5: 36.03        
Core6: 26.28        Core7: 39.50        
Core8: 27.11        Core9: 37.46        
Core10: 28.00        Core11: 41.34        
Core12: 27.32        Core13: 38.18        
Core14: 27.63        Core15: 34.98        
Core16: 26.16        Core17: 34.81        
Core18: 28.39        Core19: 39.19        
Core20: 28.81        Core21: 32.61        
Core22: 28.04        Core23: 39.96        
Core24: 29.39        Core25: 38.19        
Core26: 30.90        Core27: 37.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 36.82
DDR read Latency(ns)
Socket0: 74352.58
Socket1: 673.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.16        Core1: 36.72        
Core2: 28.55        Core3: 34.87        
Core4: 28.21        Core5: 35.98        
Core6: 28.90        Core7: 39.40        
Core8: 28.76        Core9: 37.73        
Core10: 29.66        Core11: 41.25        
Core12: 27.31        Core13: 38.38        
Core14: 28.60        Core15: 35.14        
Core16: 27.78        Core17: 34.95        
Core18: 29.77        Core19: 39.55        
Core20: 28.04        Core21: 32.64        
Core22: 26.45        Core23: 40.89        
Core24: 29.04        Core25: 38.09        
Core26: 28.27        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.90
Socket1: 36.82
DDR read Latency(ns)
Socket0: 74345.04
Socket1: 673.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.59        Core1: 36.33        
Core2: 23.48        Core3: 34.33        
Core4: 30.34        Core5: 35.58        
Core6: 31.87        Core7: 38.87        
Core8: 28.66        Core9: 34.13        
Core10: 30.74        Core11: 39.56        
Core12: 26.91        Core13: 38.25        
Core14: 27.85        Core15: 35.05        
Core16: 21.72        Core17: 34.78        
Core18: 23.35        Core19: 38.42        
Core20: 22.24        Core21: 32.42        
Core22: 22.29        Core23: 39.95        
Core24: 28.23        Core25: 37.34        
Core26: 27.54        Core27: 33.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 36.23
DDR read Latency(ns)
Socket0: 70079.70
Socket1: 678.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.28        Core1: 35.15        
Core2: 29.79        Core3: 33.99        
Core4: 30.69        Core5: 35.22        
Core6: 28.93        Core7: 38.15        
Core8: 28.65        Core9: 35.08        
Core10: 28.60        Core11: 40.38        
Core12: 28.91        Core13: 38.08        
Core14: 27.91        Core15: 34.25        
Core16: 28.57        Core17: 34.46        
Core18: 28.44        Core19: 34.14        
Core20: 31.16        Core21: 32.08        
Core22: 27.16        Core23: 39.64        
Core24: 27.85        Core25: 36.28        
Core26: 29.03        Core27: 33.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 35.55
DDR read Latency(ns)
Socket0: 72185.63
Socket1: 691.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.10        Core1: 35.26        
Core2: 28.45        Core3: 33.93        
Core4: 24.93        Core5: 35.09        
Core6: 27.37        Core7: 38.09        
Core8: 27.85        Core9: 33.74        
Core10: 30.86        Core11: 39.60        
Core12: 27.83        Core13: 38.07        
Core14: 30.66        Core15: 33.08        
Core16: 25.90        Core17: 34.72        
Core18: 29.38        Core19: 34.01        
Core20: 27.93        Core21: 32.09        
Core22: 25.40        Core23: 39.59        
Core24: 27.74        Core25: 36.00        
Core26: 29.91        Core27: 32.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.65
Socket1: 35.41
DDR read Latency(ns)
Socket0: 71720.24
Socket1: 691.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 35.24        
Core2: 30.88        Core3: 33.85        
Core4: 29.40        Core5: 35.15        
Core6: 27.61        Core7: 38.18        
Core8: 28.50        Core9: 34.20        
Core10: 30.20        Core11: 39.56        
Core12: 28.10        Core13: 38.23        
Core14: 27.78        Core15: 34.53        
Core16: 28.73        Core17: 34.80        
Core18: 30.13        Core19: 33.52        
Core20: 28.88        Core21: 32.10        
Core22: 26.76        Core23: 39.75        
Core24: 28.46        Core25: 35.81        
Core26: 30.22        Core27: 31.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.03
Socket1: 35.44
DDR read Latency(ns)
Socket0: 71818.61
Socket1: 691.43
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.14        Core1: 31.81        
Core2: 27.02        Core3: 35.63        
Core4: 26.55        Core5: 31.27        
Core6: 27.53        Core7: 29.64        
Core8: 27.36        Core9: 28.80        
Core10: 28.23        Core11: 38.05        
Core12: 28.34        Core13: 44.11        
Core14: 27.99        Core15: 38.37        
Core16: 28.08        Core17: 41.82        
Core18: 27.50        Core19: 36.86        
Core20: 25.06        Core21: 43.91        
Core22: 26.88        Core23: 32.60        
Core24: 28.50        Core25: 40.42        
Core26: 33.53        Core27: 32.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.50
Socket1: 36.37
DDR read Latency(ns)
Socket0: 89677.40
Socket1: 729.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 31.87        
Core2: 32.61        Core3: 35.33        
Core4: 27.85        Core5: 31.33        
Core6: 29.61        Core7: 29.64        
Core8: 30.12        Core9: 28.74        
Core10: 28.45        Core11: 38.05        
Core12: 28.97        Core13: 43.39        
Core14: 30.86        Core15: 38.04        
Core16: 27.95        Core17: 41.21        
Core18: 28.40        Core19: 36.47        
Core20: 27.13        Core21: 43.46        
Core22: 27.29        Core23: 32.89        
Core24: 28.03        Core25: 39.94        
Core26: 29.27        Core27: 32.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 36.17
DDR read Latency(ns)
Socket0: 90333.32
Socket1: 733.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.08        Core1: 32.10        
Core2: 30.81        Core3: 35.79        
Core4: 28.26        Core5: 32.28        
Core6: 28.33        Core7: 29.85        
Core8: 28.53        Core9: 28.81        
Core10: 29.77        Core11: 37.83        
Core12: 28.98        Core13: 44.31        
Core14: 26.11        Core15: 38.27        
Core16: 21.03        Core17: 42.07        
Core18: 23.06        Core19: 36.70        
Core20: 25.22        Core21: 43.79        
Core22: 26.64        Core23: 33.19        
Core24: 28.25        Core25: 40.25        
Core26: 30.85        Core27: 33.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.30
Socket1: 36.60
DDR read Latency(ns)
Socket0: 85605.09
Socket1: 730.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 31.97        
Core2: 27.33        Core3: 35.58        
Core4: 26.26        Core5: 31.70        
Core6: 27.70        Core7: 29.79        
Core8: 28.64        Core9: 28.35        
Core10: 26.08        Core11: 38.23        
Core12: 29.71        Core13: 43.47        
Core14: 28.70        Core15: 38.63        
Core16: 26.64        Core17: 41.48        
Core18: 27.55        Core19: 37.04        
Core20: 25.91        Core21: 43.50        
Core22: 26.10        Core23: 33.25        
Core24: 26.33        Core25: 40.08        
Core26: 28.01        Core27: 33.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 36.43
DDR read Latency(ns)
Socket0: 90931.10
Socket1: 732.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.68        Core1: 31.96        
Core2: 29.07        Core3: 35.51        
Core4: 26.17        Core5: 31.30        
Core6: 28.84        Core7: 29.84        
Core8: 28.81        Core9: 28.63        
Core10: 27.02        Core11: 38.15        
Core12: 29.00        Core13: 43.44        
Core14: 28.91        Core15: 38.45        
Core16: 28.16        Core17: 41.02        
Core18: 28.16        Core19: 36.89        
Core20: 28.79        Core21: 43.34        
Core22: 26.11        Core23: 32.91        
Core24: 27.85        Core25: 39.97        
Core26: 30.71        Core27: 33.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 36.28
DDR read Latency(ns)
Socket0: 88965.02
Socket1: 732.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 31.87        
Core2: 27.49        Core3: 35.37        
Core4: 25.77        Core5: 31.37        
Core6: 27.52        Core7: 29.09        
Core8: 28.33        Core9: 28.45        
Core10: 27.09        Core11: 38.16        
Core12: 28.20        Core13: 42.66        
Core14: 28.92        Core15: 38.43        
Core16: 25.53        Core17: 41.04        
Core18: 26.30        Core19: 36.89        
Core20: 27.35        Core21: 43.35        
Core22: 26.31        Core23: 32.88        
Core24: 26.72        Core25: 39.86        
Core26: 27.02        Core27: 32.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.67
Socket1: 36.13
DDR read Latency(ns)
Socket0: 89204.81
Socket1: 734.02
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 27.79        
Core2: 28.84        Core3: 29.18        
Core4: 27.46        Core5: 30.28        
Core6: 28.40        Core7: 31.57        
Core8: 29.58        Core9: 24.54        
Core10: 27.10        Core11: 34.02        
Core12: 27.41        Core13: 34.18        
Core14: 27.78        Core15: 31.51        
Core16: 29.13        Core17: 34.90        
Core18: 29.66        Core19: 29.14        
Core20: 30.67        Core21: 33.53        
Core22: 29.86        Core23: 35.32        
Core24: 28.91        Core25: 29.67        
Core26: 31.02        Core27: 35.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.69
Socket1: 31.60
DDR read Latency(ns)
Socket0: 74030.28
Socket1: 781.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.95        Core1: 28.23        
Core2: 28.65        Core3: 29.52        
Core4: 29.42        Core5: 30.36        
Core6: 28.79        Core7: 31.74        
Core8: 29.67        Core9: 24.14        
Core10: 28.41        Core11: 34.22        
Core12: 30.49        Core13: 34.32        
Core14: 26.63        Core15: 31.46        
Core16: 28.93        Core17: 35.03        
Core18: 29.38        Core19: 28.94        
Core20: 31.03        Core21: 33.84        
Core22: 30.88        Core23: 35.32        
Core24: 30.01        Core25: 30.50        
Core26: 29.89        Core27: 35.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 31.80
DDR read Latency(ns)
Socket0: 75569.63
Socket1: 781.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.48        Core1: 28.62        
Core2: 27.72        Core3: 29.52        
Core4: 34.86        Core5: 30.31        
Core6: 18.87        Core7: 31.49        
Core8: 28.31        Core9: 24.43        
Core10: 30.18        Core11: 34.31        
Core12: 29.15        Core13: 34.10        
Core14: 26.86        Core15: 31.42        
Core16: 27.80        Core17: 35.27        
Core18: 30.19        Core19: 29.34        
Core20: 30.74        Core21: 34.15        
Core22: 22.14        Core23: 35.61        
Core24: 27.48        Core25: 30.54        
Core26: 28.92        Core27: 35.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.01
Socket1: 31.90
DDR read Latency(ns)
Socket0: 68993.53
Socket1: 779.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.62        Core1: 30.96        
Core2: 26.96        Core3: 29.85        
Core4: 26.44        Core5: 30.51        
Core6: 31.83        Core7: 31.44        
Core8: 30.68        Core9: 24.60        
Core10: 26.53        Core11: 34.94        
Core12: 33.59        Core13: 37.86        
Core14: 29.26        Core15: 31.79        
Core16: 27.67        Core17: 36.95        
Core18: 32.88        Core19: 29.95        
Core20: 32.50        Core21: 34.60        
Core22: 28.83        Core23: 35.59        
Core24: 28.34        Core25: 32.06        
Core26: 28.86        Core27: 34.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 32.87
DDR read Latency(ns)
Socket0: 79899.88
Socket1: 776.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 30.04        
Core2: 27.02        Core3: 29.87        
Core4: 29.44        Core5: 30.63        
Core6: 30.11        Core7: 31.47        
Core8: 29.58        Core9: 24.47        
Core10: 27.22        Core11: 34.69        
Core12: 28.38        Core13: 37.70        
Core14: 28.90        Core15: 32.02        
Core16: 29.37        Core17: 36.45        
Core18: 30.89        Core19: 30.20        
Core20: 29.45        Core21: 35.07        
Core22: 29.09        Core23: 35.85        
Core24: 27.72        Core25: 30.76        
Core26: 27.53        Core27: 35.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.03
Socket1: 32.71
DDR read Latency(ns)
Socket0: 78495.45
Socket1: 777.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.31        Core1: 29.04        
Core2: 28.18        Core3: 29.56        
Core4: 31.07        Core5: 30.45        
Core6: 27.92        Core7: 31.66        
Core8: 28.78        Core9: 24.55        
Core10: 27.51        Core11: 34.09        
Core12: 29.52        Core13: 33.54        
Core14: 29.37        Core15: 33.36        
Core16: 29.43        Core17: 34.67        
Core18: 28.71        Core19: 29.94        
Core20: 28.49        Core21: 33.25        
Core22: 27.66        Core23: 35.46        
Core24: 30.68        Core25: 29.35        
Core26: 30.46        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 31.92
DDR read Latency(ns)
Socket0: 76472.59
Socket1: 782.02
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.93        Core1: 33.17        
Core2: 29.31        Core3: 30.73        
Core4: 31.21        Core5: 33.56        
Core6: 28.95        Core7: 28.28        
Core8: 28.82        Core9: 26.98        
Core10: 28.12        Core11: 34.35        
Core12: 28.21        Core13: 31.87        
Core14: 27.70        Core15: 32.02        
Core16: 29.95        Core17: 36.05        
Core18: 29.49        Core19: 36.50        
Core20: 30.86        Core21: 36.35        
Core22: 28.73        Core23: 33.86        
Core24: 32.97        Core25: 25.55        
Core26: 31.12        Core27: 35.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 33.09
DDR read Latency(ns)
Socket0: 74291.26
Socket1: 732.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 33.10        
Core2: 26.31        Core3: 30.81        
Core4: 26.87        Core5: 33.62        
Core6: 29.91        Core7: 27.92        
Core8: 28.29        Core9: 27.09        
Core10: 30.07        Core11: 34.21        
Core12: 27.68        Core13: 31.83        
Core14: 28.42        Core15: 31.74        
Core16: 27.49        Core17: 35.98        
Core18: 30.04        Core19: 36.13        
Core20: 29.17        Core21: 36.34        
Core22: 27.69        Core23: 33.77        
Core24: 31.24        Core25: 25.58        
Core26: 33.05        Core27: 34.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.69
Socket1: 32.98
DDR read Latency(ns)
Socket0: 73659.56
Socket1: 734.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.93        Core1: 32.68        
Core2: 28.76        Core3: 30.99        
Core4: 21.87        Core5: 33.73        
Core6: 20.89        Core7: 27.39        
Core8: 18.89        Core9: 27.33        
Core10: 22.67        Core11: 33.61        
Core12: 28.42        Core13: 31.97        
Core14: 30.54        Core15: 32.04        
Core16: 32.12        Core17: 35.84        
Core18: 31.34        Core19: 36.00        
Core20: 29.32        Core21: 36.40        
Core22: 30.54        Core23: 35.62        
Core24: 31.29        Core25: 25.46        
Core26: 29.76        Core27: 34.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.16
Socket1: 32.96
DDR read Latency(ns)
Socket0: 70073.56
Socket1: 734.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.62        Core1: 30.59        
Core2: 29.94        Core3: 30.75        
Core4: 29.17        Core5: 33.61        
Core6: 28.99        Core7: 26.69        
Core8: 27.94        Core9: 26.83        
Core10: 30.06        Core11: 33.40        
Core12: 31.50        Core13: 31.60        
Core14: 29.64        Core15: 31.66        
Core16: 29.17        Core17: 35.90        
Core18: 32.53        Core19: 35.16        
Core20: 30.47        Core21: 36.36        
Core22: 29.25        Core23: 39.10        
Core24: 32.05        Core25: 26.37        
Core26: 30.94        Core27: 34.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.42
Socket1: 32.83
DDR read Latency(ns)
Socket0: 72720.35
Socket1: 733.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 30.65        
Core2: 26.10        Core3: 30.92        
Core4: 28.54        Core5: 35.05        
Core6: 29.70        Core7: 26.92        
Core8: 29.61        Core9: 27.03        
Core10: 29.92        Core11: 33.47        
Core12: 30.66        Core13: 31.31        
Core14: 28.87        Core15: 32.21        
Core16: 28.07        Core17: 36.06        
Core18: 29.61        Core19: 35.23        
Core20: 32.09        Core21: 36.76        
Core22: 29.05        Core23: 39.43        
Core24: 30.07        Core25: 26.55        
Core26: 30.79        Core27: 34.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.44
Socket1: 33.08
DDR read Latency(ns)
Socket0: 73218.68
Socket1: 733.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.82        Core1: 30.49        
Core2: 28.61        Core3: 30.90        
Core4: 30.21        Core5: 34.45        
Core6: 30.09        Core7: 26.38        
Core8: 31.36        Core9: 26.93        
Core10: 31.46        Core11: 33.18        
Core12: 29.48        Core13: 31.77        
Core14: 29.10        Core15: 32.05        
Core16: 29.47        Core17: 36.04        
Core18: 29.83        Core19: 34.84        
Core20: 30.16        Core21: 36.57        
Core22: 27.46        Core23: 39.44        
Core24: 32.44        Core25: 26.42        
Core26: 31.20        Core27: 34.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.92
Socket1: 32.89
DDR read Latency(ns)
Socket0: 72888.71
Socket1: 732.70
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 31.97        
Core2: 30.06        Core3: 30.01        
Core4: 28.96        Core5: 29.93        
Core6: 29.37        Core7: 34.58        
Core8: 28.86        Core9: 22.58        
Core10: 28.95        Core11: 35.01        
Core12: 28.72        Core13: 37.16        
Core14: 26.72        Core15: 30.52        
Core16: 27.17        Core17: 34.88        
Core18: 29.83        Core19: 33.92        
Core20: 28.57        Core21: 37.39        
Core22: 30.05        Core23: 30.83        
Core24: 28.61        Core25: 36.64        
Core26: 30.59        Core27: 34.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.61
Socket1: 33.26
DDR read Latency(ns)
Socket0: 78847.68
Socket1: 750.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 32.09        
Core2: 29.23        Core3: 30.14        
Core4: 30.83        Core5: 30.11        
Core6: 31.30        Core7: 35.12        
Core8: 28.95        Core9: 22.66        
Core10: 28.72        Core11: 35.09        
Core12: 27.73        Core13: 37.18        
Core14: 28.03        Core15: 29.85        
Core16: 28.27        Core17: 35.30        
Core18: 30.65        Core19: 33.55        
Core20: 29.78        Core21: 37.51        
Core22: 29.85        Core23: 30.78        
Core24: 28.93        Core25: 36.89        
Core26: 29.44        Core27: 35.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.36
Socket1: 33.33
DDR read Latency(ns)
Socket0: 79467.88
Socket1: 750.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.19        Core1: 32.27        
Core2: 20.35        Core3: 29.92        
Core4: 26.62        Core5: 29.96        
Core6: 19.34        Core7: 34.47        
Core8: 27.53        Core9: 22.36        
Core10: 28.92        Core11: 34.44        
Core12: 27.48        Core13: 37.24        
Core14: 28.37        Core15: 28.50        
Core16: 26.60        Core17: 34.80        
Core18: 31.71        Core19: 35.41        
Core20: 28.72        Core21: 37.51        
Core22: 29.68        Core23: 30.69        
Core24: 28.71        Core25: 36.71        
Core26: 29.95        Core27: 35.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.35
Socket1: 33.20
DDR read Latency(ns)
Socket0: 75215.13
Socket1: 749.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.72        Core1: 32.07        
Core2: 30.11        Core3: 29.55        
Core4: 30.46        Core5: 30.00        
Core6: 29.55        Core7: 33.70        
Core8: 28.30        Core9: 22.29        
Core10: 30.70        Core11: 34.86        
Core12: 27.42        Core13: 37.16        
Core14: 28.69        Core15: 29.94        
Core16: 26.97        Core17: 34.66        
Core18: 32.27        Core19: 35.34        
Core20: 29.37        Core21: 37.42        
Core22: 31.27        Core23: 30.96        
Core24: 30.79        Core25: 36.28        
Core26: 29.41        Core27: 35.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.28
Socket1: 33.19
DDR read Latency(ns)
Socket0: 78891.44
Socket1: 751.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.66        Core1: 32.16        
Core2: 27.66        Core3: 30.16        
Core4: 30.25        Core5: 30.52        
Core6: 30.19        Core7: 34.86        
Core8: 27.48        Core9: 22.27        
Core10: 26.25        Core11: 35.02        
Core12: 28.95        Core13: 37.12        
Core14: 28.42        Core15: 30.40        
Core16: 28.38        Core17: 35.48        
Core18: 32.13        Core19: 35.51        
Core20: 28.47        Core21: 37.45        
Core22: 27.92        Core23: 31.35        
Core24: 29.30        Core25: 36.95        
Core26: 30.00        Core27: 35.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.32
Socket1: 33.56
DDR read Latency(ns)
Socket0: 81303.73
Socket1: 751.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.79        Core1: 32.12        
Core2: 28.14        Core3: 30.07        
Core4: 27.41        Core5: 30.18        
Core6: 29.88        Core7: 34.62        
Core8: 27.74        Core9: 22.24        
Core10: 28.16        Core11: 34.96        
Core12: 28.26        Core13: 37.12        
Core14: 27.15        Core15: 30.37        
Core16: 27.74        Core17: 35.00        
Core18: 30.60        Core19: 36.05        
Core20: 29.93        Core21: 37.39        
Core22: 29.83        Core23: 31.28        
Core24: 28.74        Core25: 36.78        
Core26: 31.00        Core27: 35.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.85
Socket1: 33.46
DDR read Latency(ns)
Socket0: 80342.43
Socket1: 751.23
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 31.43        
Core2: 28.54        Core3: 34.06        
Core4: 27.27        Core5: 31.82        
Core6: 29.09        Core7: 40.55        
Core8: 28.63        Core9: 28.35        
Core10: 28.91        Core11: 29.44        
Core12: 29.62        Core13: 34.80        
Core14: 28.59        Core15: 39.30        
Core16: 28.11        Core17: 41.34        
Core18: 29.07        Core19: 39.59        
Core20: 27.70        Core21: 25.90        
Core22: 27.90        Core23: 36.76        
Core24: 28.90        Core25: 35.76        
Core26: 29.48        Core27: 29.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 33.56
DDR read Latency(ns)
Socket0: 80115.08
Socket1: 733.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 31.51        
Core2: 27.51        Core3: 34.60        
Core4: 28.83        Core5: 31.91        
Core6: 28.81        Core7: 40.67        
Core8: 29.71        Core9: 27.61        
Core10: 30.13        Core11: 29.62        
Core12: 28.00        Core13: 35.55        
Core14: 30.66        Core15: 39.07        
Core16: 28.29        Core17: 41.50        
Core18: 27.19        Core19: 39.85        
Core20: 26.76        Core21: 25.88        
Core22: 27.19        Core23: 36.67        
Core24: 27.98        Core25: 36.22        
Core26: 28.89        Core27: 29.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 33.72
DDR read Latency(ns)
Socket0: 81319.74
Socket1: 734.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.31        Core1: 31.89        
Core2: 28.85        Core3: 33.12        
Core4: 29.63        Core5: 32.20        
Core6: 21.41        Core7: 38.81        
Core8: 22.24        Core9: 26.72        
Core10: 28.97        Core11: 30.68        
Core12: 23.11        Core13: 34.25        
Core14: 24.33        Core15: 39.45        
Core16: 21.44        Core17: 41.15        
Core18: 27.57        Core19: 39.99        
Core20: 26.14        Core21: 25.88        
Core22: 27.24        Core23: 36.90        
Core24: 26.68        Core25: 35.06        
Core26: 29.22        Core27: 29.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 33.50
DDR read Latency(ns)
Socket0: 78089.15
Socket1: 733.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 31.73        
Core2: 29.79        Core3: 31.84        
Core4: 28.88        Core5: 32.08        
Core6: 30.06        Core7: 40.81        
Core8: 29.47        Core9: 27.08        
Core10: 29.24        Core11: 29.91        
Core12: 30.10        Core13: 35.39        
Core14: 29.52        Core15: 38.91        
Core16: 27.69        Core17: 41.69        
Core18: 27.23        Core19: 39.47        
Core20: 27.65        Core21: 25.84        
Core22: 27.13        Core23: 36.90        
Core24: 26.39        Core25: 33.96        
Core26: 29.66        Core27: 29.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.47
Socket1: 33.27
DDR read Latency(ns)
Socket0: 81547.95
Socket1: 736.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.72        Core1: 31.32        
Core2: 27.30        Core3: 31.81        
Core4: 31.04        Core5: 31.94        
Core6: 30.97        Core7: 40.77        
Core8: 30.12        Core9: 26.60        
Core10: 31.13        Core11: 28.70        
Core12: 28.60        Core13: 35.01        
Core14: 28.11        Core15: 38.74        
Core16: 28.19        Core17: 41.62        
Core18: 27.01        Core19: 39.33        
Core20: 26.49        Core21: 26.01        
Core22: 26.83        Core23: 36.83        
Core24: 26.29        Core25: 34.09        
Core26: 29.57        Core27: 29.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 33.11
DDR read Latency(ns)
Socket0: 79931.87
Socket1: 736.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.86        Core1: 31.31        
Core2: 28.91        Core3: 32.26        
Core4: 27.93        Core5: 31.98        
Core6: 32.67        Core7: 40.81        
Core8: 28.94        Core9: 25.65        
Core10: 28.12        Core11: 28.59        
Core12: 28.43        Core13: 34.47        
Core14: 27.19        Core15: 38.73        
Core16: 26.43        Core17: 41.63        
Core18: 26.86        Core19: 39.14        
Core20: 27.30        Core21: 25.98        
Core22: 27.32        Core23: 36.69        
Core24: 26.17        Core25: 34.17        
Core26: 27.40        Core27: 28.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 33.09
DDR read Latency(ns)
Socket0: 79358.96
Socket1: 736.39
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 31.05        
Core2: 27.36        Core3: 26.66        
Core4: 30.24        Core5: 36.93        
Core6: 27.50        Core7: 25.72        
Core8: 28.18        Core9: 27.31        
Core10: 27.13        Core11: 35.12        
Core12: 27.05        Core13: 32.85        
Core14: 28.69        Core15: 30.83        
Core16: 26.71        Core17: 36.50        
Core18: 27.73        Core19: 39.20        
Core20: 30.22        Core21: 32.84        
Core22: 31.01        Core23: 38.31        
Core24: 27.21        Core25: 37.91        
Core26: 32.02        Core27: 29.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 32.62
DDR read Latency(ns)
Socket0: 70367.18
Socket1: 741.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 31.23        
Core2: 29.96        Core3: 26.52        
Core4: 30.45        Core5: 36.98        
Core6: 29.06        Core7: 25.71        
Core8: 28.23        Core9: 27.50        
Core10: 29.50        Core11: 35.06        
Core12: 29.69        Core13: 33.16        
Core14: 28.39        Core15: 30.77        
Core16: 30.22        Core17: 36.45        
Core18: 29.14        Core19: 39.20        
Core20: 29.03        Core21: 33.02        
Core22: 31.65        Core23: 38.48        
Core24: 29.61        Core25: 37.80        
Core26: 30.60        Core27: 29.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 32.62
DDR read Latency(ns)
Socket0: 70478.07
Socket1: 741.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.36        Core1: 31.31        
Core2: 21.97        Core3: 26.36        
Core4: 18.46        Core5: 37.11        
Core6: 22.87        Core7: 25.89        
Core8: 30.03        Core9: 28.19        
Core10: 32.18        Core11: 35.02        
Core12: 28.16        Core13: 29.46        
Core14: 28.92        Core15: 30.78        
Core16: 29.91        Core17: 34.28        
Core18: 29.16        Core19: 39.00        
Core20: 28.40        Core21: 30.28        
Core22: 31.98        Core23: 38.65        
Core24: 23.03        Core25: 37.25        
Core26: 24.37        Core27: 29.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.77
Socket1: 32.18
DDR read Latency(ns)
Socket0: 65752.79
Socket1: 740.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.21        Core1: 31.05        
Core2: 27.70        Core3: 25.98        
Core4: 28.94        Core5: 37.06        
Core6: 31.61        Core7: 25.74        
Core8: 30.33        Core9: 27.66        
Core10: 27.94        Core11: 34.89        
Core12: 28.49        Core13: 29.53        
Core14: 29.93        Core15: 30.84        
Core16: 27.88        Core17: 34.39        
Core18: 29.41        Core19: 38.98        
Core20: 30.70        Core21: 30.18        
Core22: 33.56        Core23: 38.53        
Core24: 30.20        Core25: 37.29        
Core26: 29.79        Core27: 28.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 32.05
DDR read Latency(ns)
Socket0: 68909.45
Socket1: 739.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.00        Core1: 31.23        
Core2: 28.76        Core3: 26.71        
Core4: 29.56        Core5: 36.93        
Core6: 29.41        Core7: 25.82        
Core8: 29.20        Core9: 25.90        
Core10: 29.53        Core11: 35.07        
Core12: 28.96        Core13: 31.41        
Core14: 29.04        Core15: 31.01        
Core16: 29.56        Core17: 35.10        
Core18: 30.76        Core19: 39.11        
Core20: 29.25        Core21: 30.94        
Core22: 33.16        Core23: 38.51        
Core24: 29.03        Core25: 36.24        
Core26: 31.27        Core27: 28.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 32.30
DDR read Latency(ns)
Socket0: 68557.52
Socket1: 740.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.91        Core1: 31.14        
Core2: 28.65        Core3: 26.81        
Core4: 28.01        Core5: 37.04        
Core6: 30.30        Core7: 26.00        
Core8: 29.37        Core9: 27.72        
Core10: 29.24        Core11: 35.28        
Core12: 29.22        Core13: 32.94        
Core14: 30.09        Core15: 31.02        
Core16: 28.15        Core17: 35.81        
Core18: 30.40        Core19: 39.37        
Core20: 30.08        Core21: 31.98        
Core22: 33.15        Core23: 38.35        
Core24: 28.78        Core25: 37.76        
Core26: 33.09        Core27: 29.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 32.67
DDR read Latency(ns)
Socket0: 70252.46
Socket1: 741.21
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.02        Core1: 33.77        
Core2: 28.65        Core3: 33.42        
Core4: 29.43        Core5: 35.57        
Core6: 31.56        Core7: 40.32        
Core8: 30.05        Core9: 24.48        
Core10: 27.70        Core11: 29.33        
Core12: 27.26        Core13: 40.27        
Core14: 27.64        Core15: 41.59        
Core16: 30.97        Core17: 34.21        
Core18: 28.38        Core19: 37.32        
Core20: 30.76        Core21: 34.44        
Core22: 29.55        Core23: 36.54        
Core24: 28.02        Core25: 39.19        
Core26: 30.40        Core27: 39.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.72
Socket1: 36.38
DDR read Latency(ns)
Socket0: 88621.46
Socket1: 727.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.03        Core1: 33.65        
Core2: 27.00        Core3: 33.07        
Core4: 30.22        Core5: 35.64        
Core6: 31.15        Core7: 40.18        
Core8: 28.54        Core9: 25.23        
Core10: 30.13        Core11: 29.48        
Core12: 30.71        Core13: 40.27        
Core14: 30.28        Core15: 41.74        
Core16: 27.70        Core17: 34.13        
Core18: 27.55        Core19: 37.13        
Core20: 28.35        Core21: 34.58        
Core22: 29.14        Core23: 36.68        
Core24: 27.58        Core25: 39.17        
Core26: 30.20        Core27: 39.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.68
Socket1: 36.32
DDR read Latency(ns)
Socket0: 87583.94
Socket1: 726.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.42        Core1: 33.72        
Core2: 30.76        Core3: 33.13        
Core4: 22.94        Core5: 35.30        
Core6: 30.86        Core7: 40.25        
Core8: 21.67        Core9: 25.33        
Core10: 25.05        Core11: 29.83        
Core12: 21.26        Core13: 40.34        
Core14: 22.28        Core15: 41.52        
Core16: 27.65        Core17: 34.13        
Core18: 30.72        Core19: 37.25        
Core20: 30.81        Core21: 36.64        
Core22: 30.39        Core23: 36.64        
Core24: 29.23        Core25: 39.28        
Core26: 33.38        Core27: 39.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.79
Socket1: 36.45
DDR read Latency(ns)
Socket0: 83892.13
Socket1: 726.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 34.28        
Core2: 27.23        Core3: 33.57        
Core4: 30.11        Core5: 35.56        
Core6: 30.33        Core7: 40.51        
Core8: 29.47        Core9: 23.93        
Core10: 29.00        Core11: 30.54        
Core12: 28.39        Core13: 40.56        
Core14: 28.95        Core15: 41.70        
Core16: 29.57        Core17: 34.31        
Core18: 31.18        Core19: 37.90        
Core20: 28.41        Core21: 39.22        
Core22: 30.64        Core23: 37.13        
Core24: 28.26        Core25: 39.32        
Core26: 29.34        Core27: 39.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 37.08
DDR read Latency(ns)
Socket0: 96440.71
Socket1: 729.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 33.95        
Core2: 28.84        Core3: 33.47        
Core4: 33.00        Core5: 35.21        
Core6: 29.21        Core7: 40.32        
Core8: 28.88        Core9: 23.72        
Core10: 29.74        Core11: 30.18        
Core12: 29.09        Core13: 40.39        
Core14: 30.62        Core15: 41.50        
Core16: 33.70        Core17: 34.36        
Core18: 27.57        Core19: 37.46        
Core20: 30.09        Core21: 39.09        
Core22: 29.08        Core23: 36.81        
Core24: 28.67        Core25: 39.38        
Core26: 28.48        Core27: 38.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.76
Socket1: 36.85
DDR read Latency(ns)
Socket0: 95021.00
Socket1: 731.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 34.63        
Core2: 27.67        Core3: 33.61        
Core4: 28.63        Core5: 35.61        
Core6: 28.73        Core7: 40.33        
Core8: 29.03        Core9: 24.43        
Core10: 30.56        Core11: 30.61        
Core12: 26.66        Core13: 40.46        
Core14: 27.08        Core15: 41.66        
Core16: 28.22        Core17: 34.30        
Core18: 27.78        Core19: 37.90        
Core20: 27.54        Core21: 39.08        
Core22: 29.88        Core23: 37.06        
Core24: 28.33        Core25: 38.82        
Core26: 28.84        Core27: 38.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.72
Socket1: 37.04
DDR read Latency(ns)
Socket0: 95189.18
Socket1: 730.40
