#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul  1 13:05:28 2025
# Process ID: 2460
# Current directory: D:/COA LAB/RISC-V-Pipeline-Processor-32-bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8044 D:\COA LAB\RISC-V-Pipeline-Processor-32-bit\RISC-V Final.xpr
# Log file: D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/vivado.log
# Journal file: D:/COA LAB/RISC-V-Pipeline-Processor-32-bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.xpr}
INFO: [Project 1-313] Project file moved from 'D:/COA LAB/RISC-V Final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 652.098 ; gain = 79.973
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/ALU_Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Adder_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module Mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/Immediate_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/new/Pipe_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Register
INFO: [VRFC 10-311] analyzing module ID_EX_Register
INFO: [VRFC 10-311] analyzing module EX_MEM_Register
INFO: [VRFC 10-311] analyzing module MEM_WB_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/leftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim'
"xelab -wto 3040e918eb5c404192782c7ecd72d730 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3040e918eb5c404192782c7ecd72d730 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'branch_address_in_final' on this module [D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v:250]
ERROR: [VRFC 10-3180] cannot find port 'pc_address_in_final' on this module [D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v:246]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 705.754 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/ALU_Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Adder_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2458] undeclared symbol pc_address_in_finalcre, assumed default net type wire [D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v:113]
INFO: [VRFC 10-2458] undeclared symbol address_in_final, assumed default net type wire [D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module Mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/Immediate_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/new/Pipe_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Register
INFO: [VRFC 10-311] analyzing module ID_EX_Register
INFO: [VRFC 10-311] analyzing module EX_MEM_Register
INFO: [VRFC 10-311] analyzing module MEM_WB_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/leftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim'
"xelab -wto 3040e918eb5c404192782c7ecd72d730 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3040e918eb5c404192782c7ecd72d730 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'branch_address_in_final' on this module [D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v:250]
ERROR: [VRFC 10-3180] cannot find port 'pc_address_in_final' on this module [D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v:246]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 709.340 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/ALU_Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Adder_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2458] undeclared symbol pc_address_in_finalcre, assumed default net type wire [D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v:113]
INFO: [VRFC 10-2458] undeclared symbol address_in_final, assumed default net type wire [D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module Mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/Immediate_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/new/Pipe_Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Register
INFO: [VRFC 10-311] analyzing module ID_EX_Register
INFO: [VRFC 10-311] analyzing module EX_MEM_Register
INFO: [VRFC 10-311] analyzing module MEM_WB_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/leftShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim'
"xelab -wto 3040e918eb5c404192782c7ecd72d730 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3040e918eb5c404192782c7ecd72d730 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in1' [D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'address' [D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Out' [D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.srcs/sources_1/imports/sources_1/imports/sources_1/new/DataPath.v:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Adder_pc
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID_Register
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Immediate_Gen
Compiling module xil_defaultlib.ID_EX_Register
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Mux3to1
Compiling module xil_defaultlib.ALU_Control_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.leftShifter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.EX_MEM_Register
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB_Register
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/COA -notrace
couldn't read file "D:/COA": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jul  1 13:22:28 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 709.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/RISC-V Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_behav -key {Behavioral:sim_1:Functional:Processor_tb} -tclbatch {Processor_tb.tcl} -view {{D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/Processor_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {D:/COA LAB/RISC-V-Pipeline-Processor-32-bit/Processor_tb_behav.wcfg}
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 799.625 ; gain = 90.285
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 799.625 ; gain = 90.285
