/home/sriram/Documents/Verilog/testBenchfouristoOneMuxUsingConditionalStatement/testBenchfouristoOneMuxUsingConditionalStatement.v {1 {vlog -work work -stats=none /home/sriram/Documents/Verilog/testBenchfouristoOneMuxUsingConditionalStatement/testBenchfouristoOneMuxUsingConditionalStatement.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module testBenchfouristoOneMuxUsingConditionalStatement

Top level modules:
	testBenchfouristoOneMuxUsingConditionalStatement

} {} {}} /home/sriram/Documents/Verilog/fouristoOneMuxUsingConditionalStatement/fouristoOneMuxUsingConditionalStatement.v {1 {vlog -work work -stats=none /home/sriram/Documents/Verilog/fouristoOneMuxUsingConditionalStatement/fouristoOneMuxUsingConditionalStatement.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fouristoOneMuxUsingConditionalStatement

Top level modules:
	fouristoOneMuxUsingConditionalStatement

} {} {}}
