install/tb_pulp.sv:643:            r_stdout_pready <= 0;
install/tb_fs_handler.sv:180:               RDATA <= '0;
install/modelsim_libs/tb_lib/_info:186:!s100 NA2<LJa2DNA:e<=NAoXR03
ips/generic_FLL/fe/model/gf22_DCO_model.tc.vhd:76:        Din_D <=  integer(real(0.1) * real(to_integer(unsigned(Din_DI))) + real(0.9) * real(DinZ_D)) ;
ips/generic_FLL/fe/model/gf22_DCO_model.tc.vhd:91:    go <= '0';
ips/generic_FLL/fe/model/gf22_DCO_model.tc.vhd:106:    HALF_PERIOD_NS <= (1.0 / (2.0 * freq_real)) * 1 us;
ips/generic_FLL/fe/model/gf22_DCO_model.tc.vhd:111:      FreqReal <= real(0.0);
ips/generic_FLL/fe/model/gf22_DCO_model.tc.vhd:124:        LocalClock_C  <= '0' after 34 ns;
ips/generic_FLL/fe/rtl/FLL_glitchfree_clkdiv.vhd:84:    GateEn_S <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:109:      UnstableCycleCnt_DN <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:115:      StableCycleCnt_DN   <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:119:        CurrentLock_DN      <= '0';
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:124:      CurrentLock_DN      <= '0';
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:125:      UnstableCycleCnt_DN <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:126:      StableCycleCnt_DN   <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:134:      CurrentLock_DP      <= '0';
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:135:      StableCycleCnt_DP   <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:136:      UnstableCycleCnt_DP <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:163:       STACurrentLock_DN <= '0';
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:164:       STALockCnt_DN     <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:173:      STACurrentLock_DP <= '0';
ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd:174:      STALockCnt_DP     <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd:79:  ClkA_C <= ClkIn0_CI;
ips/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd:95:      SelA_SP  <= '0';
ips/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd:96:      SelAA_SP <= '0';
ips/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd:114:      SelB_SP  <= '0';
ips/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd:115:      SelBB_SP <= '0';
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:87:  DCOEn_SBO     <= '1' when (Rst_RBI = '0') else '0' when (RetEn_SI = '0' and RetDelayNeg_SP = "0" and TestMode_TI = '0') else '1';
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:89:  RetClkInv_C <= (not RefClk_CI) when TestMode_TI = '0' else RefClk_CI;
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:94:      RetDelayNeg_SP <= "0";
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:105:  RetDelayNeg_SN <= "1" when RetEn_SI='1' else "0";
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:112:      if    RetDelay_S = "0000" then RetDelayPos_SN  <= "000";
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:113:      elsif RetDelay_S = "1000" then RetDelayPos_SN  <= "100";
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:115:      elsif RetDelay_S = "1111" then RetDelayClkGtEn_S <= '0';
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:120:      elsif RetDelay_S = "0111" then RetDelayPos_SN  <= "011";
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:121:      elsif RetDelay_S = "0011" then RetDelayPos_SN  <= "001";
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:122:      elsif RetDelay_S = "0000" then RetDelayClkGtEn_S <= '0';
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:123:      else                           RetDelayPos_SN  <= "000";
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:131:      RetDelayPos_SP <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:139:  DelayDelta_SO <= '1' when ((OpModeDelay_SP(0) = '0') or (RetDelayPos_SP(0) = '1')) else '0';
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:146:      if    OpModeDelay_SP = "000" then OpModeDelay_SN <= "100";
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:148:      elsif OpModeDelay_SP = "111" then OpModeClkGtEn_S  <= '0';
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:152:      if    OpModeDelay_SP = "111" then OpModeDelay_SN <= "011";
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:153:      elsif OpModeDelay_SP = "011" then OpModeDelay_SN <= "001";
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:154:      elsif OpModeDelay_SP = "000" then OpModeClkGtEn_S  <= '0';
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:155:      else                              OpModeDelay_SN <= "000";
ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd:163:      OpModeDelay_SP <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_synchroedge.vhd:51:  Sync_DN       <= Sync_DP(SYNCHRONIZERS-2 downto 0) & AsyncSignal_DI;
ips/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd:74:  RefEdge_DN <= RefEdge_DP(2 downto 0) & RefClk_CI;
ips/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd:79:      RefEdge_DP <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd:101:      QuantCnt_DN <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd:110:      QuantCnt_DP     <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd:111:      QuantCntKeep_DP <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_loop_filter.vhd:84:  ActualMultFactor_D <= signed("0" & ActMultFactor_DI) when Enable_SI = '1' else (others => '0');
ips/generic_FLL/fe/rtl/FLL_loop_filter.vhd:85:  TargetMultFactor_D <= signed("0" & SetPoint_SI)      when Enable_SI = '1' else (others => '0');
ips/generic_FLL/fe/rtl/FLL_loop_filter.vhd:91:  DeltaExt_D <= signed(std_logic_vector(Delta_D) & std_logic_vector(to_unsigned(0,FRACTIONAL_WORDWIDTH)));
ips/generic_FLL/fe/rtl/FLL_loop_filter.vhd:116:  Integrator_D <= signed("0" & Integrator_DI) + DeltaShort_D;
ips/generic_FLL/fe/rtl/FLL_loop_filter.vhd:119:  Integrator_DO <= (others => '1') when ((Integrator_D < 0) and (DeltaShort_D >= 0)) else
ips/generic_FLL/fe/rtl/FLL_digital.vhd:329:  CfgClkSel_S <= '1' when (CfgCfgClkSel_S = '1') or (CfgOpMode_S = '1') else '0';
ips/generic_FLL/fe/rtl/FLL_digital.vhd:367:  FLLclkoutEnable_S <= '0' when ((FLLOE = '0') or (TM = '1')) else Lock_S when CfgLockGatedClkOut_S = '1' else '1';
ips/generic_FLL/fe/rtl/FLL_digital.vhd:499:  DitherEnable_S <= '1' when ((CfgDitherEnable_S = '1') and (CfgOpMode_S = '1')) else '0';
ips/generic_FLL/fe/rtl/FLL_digital.vhd:549:  CfgReqSync_SN <= CfgReqSync_SP(2 downto 0) & CFGREQ;
ips/generic_FLL/fe/rtl/FLL_digital.vhd:558:      CfgReqSync_SP <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_digital.vhd:559:      CfgAddr_SP    <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_digital.vhd:579:  LockReset_S <= '1' when (CfgReqEdge_S = '1' and CFGWEB = '0' and CFGAD = "01") else
ips/generic_FLL/fe/rtl/FLL_digital.vhd:607:  CfgOpMode_S                 <= CfgReg1Out_D(31);  -- def: 0 , efuse: 1
ips/generic_FLL/fe/rtl/FLL_digital.vhd:608:  CfgLockGatedClkOut_S        <= CfgReg1Out_D(30);  -- def: 1 , efuse: 0
ips/generic_FLL/fe/rtl/FLL_digital.vhd:609:  CfgFLLOutClkDiv_S           <= CfgReg1Out_D(29 downto 26);  -- def: 0x1
ips/generic_FLL/fe/rtl/FLL_digital.vhd:611:  CfgTargetRefClkMultFactor_D <= CfgReg1Out_D(15 downto 0);
ips/generic_FLL/fe/rtl/FLL_digital.vhd:628:  CfgDitherEnable_S           <= CfgReg2Out_D(31);  -- def: 0
ips/generic_FLL/fe/rtl/FLL_digital.vhd:629:  CfgOpenLoopWhenLocked_S     <= CfgReg2Out_D(30);  -- def: 0
ips/generic_FLL/fe/rtl/FLL_digital.vhd:630:  CfgCfgClkSel_S              <= CfgReg2Out_D(29);  -- def: 0
ips/generic_FLL/fe/rtl/FLL_digital.vhd:631:  --CfgSeamlessTrans_S      <= CfgReg2Out_D(28);          -- def: 0
ips/generic_FLL/fe/rtl/FLL_digital.vhd:637:  CfgGain_D                   <= CfgReg2Out_D(3 downto 0);    -- def: 0x7
ips/generic_FLL/fe/rtl/FLL_digital.vhd:645:  IntRegIn_D  <= CFGD when ((CFGAD = "11") and (CFGWEB = '0')) else std_logic_vector(to_unsigned(0, 16-DCO_WORDWIDTH)) & IntIn_D & std_logic_vector(to_unsigned(0, 16-(IntIn_D'length-DCO_WORDWIDTH)));
ips/generic_FLL/fe/rtl/FLL_digital.vhd:647:  CFGQ <= ActMultFactorOut_D when CfgAddr_SP = "00" else
ips/generic_FLL/fe/rtl/FLL_digital.vhd:653:  OpenLoop_S  <= '1' when ((Lock_S = '1') and (CfgOpenLoopWhenLocked_S = '1'))                        else '0';
ips/generic_FLL/fe/rtl/FLL_digital.vhd:655:  StsRegEn_S  <= '0' when ((CfgReqSync_SP(2) = '1') and (CFGAD = "00"))                                         else '1';
ips/generic_FLL/fe/rtl/FLL_digital.vhd:656:  CfgReg1En_S <= '1' when ((CfgReqEdge_S = '1') and (CFGWEB = '0') and (CFGAD = "01"))                          else '0';
ips/generic_FLL/fe/rtl/FLL_digital.vhd:657:  CfgReg2En_S <= '1' when ((CfgReqEdge_S = '1') and (CFGWEB = '0') and (CFGAD = "10"))                          else '0';
ips/generic_FLL/fe/rtl/FLL_digital.vhd:666:  IntRegEn_S  <= '1' when (((CfgReqEdge_S = '1') and (CFGWEB = '0') and (CFGAD = "11")) or ((CfgOpMode_S = '1') and (DelayDelta_S = '0') and (OpenLoop_S = '0') and (not((CFGWEB = '1') and (CFGAD = "11") and (CfgReqSync_SP(2)='1')))))  else '0';
ips/generic_FLL/fe/rtl/FLL_digital.vhd:668:  ActMultFactorIn_D <= x"0000" & RefClkMultFactor_D;
ips/generic_FLL/fe/rtl/FLL_dither_pattern_gen.vhd:71:  Feedback_DN      <= unsigned("0" & Frac_DP) + unsigned("0" & Feedback_DP(FRACTIONAL_BITS-1 downto 0));
ips/generic_FLL/fe/rtl/FLL_dither_pattern_gen.vhd:77:      Feedback_DP <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_dither_pattern_gen.vhd:78:      Frac_DP     <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd:129:        OutSel_S <= '0';
ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd:130:        PreDivSelect_S <= Select_SI(1 downto 0);
ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd:131:        SelectSync_S <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd:176:        ClkDivSyncCnt_C <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd:188:  SelectSync_SN <= SelectSync_S(SelectSync_SP'length-1 downto 0);
ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd:190:  SelectSyncEn_S <= '1' when ClkDivSyncCnt_C = to_unsigned(0,ClkDivSyncCnt_C'length) else '0';
ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd:204:      SelectSync_SP <= (others => '0');
ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd:226:        SelA_SP <= '0';
ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd:227:        SelAA_SP <= '0';
ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd:245:        SelB_SP <= '0';
ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd:246:        SelBB_SP <= '0';
ips/pulp_soc/rtl/fc/fc_demux.sv:92:            dest_q               <= `TO_MASTER0;
ips/pulp_soc/rtl/fc/fc_demux.sv:94:            master_port1_r_valid <= 1'b0;
ips/pulp_soc/rtl/fc/fc_demux.sv:102:                                dest_q <= `TO_MASTER0;
ips/pulp_soc/rtl/fc/fc_demux.sv:103:                                master_port1_r_valid <= 1'b0;
ips/pulp_soc/rtl/fc/fc_demux.sv:118:                                    dest_q <= `TO_MASTER0;
ips/pulp_soc/rtl/fc/fc_demux.sv:119:                                    master_port1_r_valid <= 1'b0;
ips/pulp_soc/rtl/fc/fc_demux.sv:130:                            master_port1_r_valid <= 1'b0;
ips/pulp_soc/rtl/pulp_soc/soc_event_queue.sv:50:            r_event_count <= 0;
ips/pulp_soc/rtl/pulp_soc/soc_event_generator.sv:169:            r_ls_sync <= 'h0;
ips/pulp_soc/rtl/pulp_soc/soc_event_generator.sv:171:            r_ls_sync <= {r_ls_sync[1:0],low_speed_clk_i};
ips/pulp_soc/rtl/pulp_soc/soc_event_arbiter.sv:103:                r_priority[EVNT_NUM-1:1] <= gnt[EVNT_NUM-2:0];
ips/pulp_soc/rtl/pulp_soc/soc_interconnect.sv:353:            PER_data_r_valid_TO_BRIDGE[2] <= '0;
ips/pulp_soc/rtl/pulp_soc/soc_interconnect.sv:359:            PER_data_r_opc_TO_BRIDGE[2]   <= 1'b0;
ips/pulp_soc/rtl/pulp_soc/soc_interconnect.sv:380:                    PER_data_r_valid_TO_BRIDGE[k+3] <= '0;
ips/pulp_soc/rtl/pulp_soc/soc_interconnect.sv:381:                    PER_data_r_ID_TO_BRIDGE[k+3]    <= '0;
ips/pulp_soc/rtl/pulp_soc/soc_interconnect.sv:382:                    PER_data_r_aux_TO_BRIDGE[k+3]   <= '0;
ips/pulp_soc/rtl/pulp_soc/soc_interconnect.sv:671:                TCDM_data_rID_TO_MEM[i]       <= '0;
ips/pulp_soc/rtl/pulp_soc/soc_interconnect.sv:672:                TCDM_data_rvalid_TO_MEM[i]    <= '0;
ips/pulp_soc/rtl/pulp_soc/soc_interconnect.sv:682:                    TCDM_data_rvalid_TO_MEM[i]    <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_zynq2pulp_gpio.sv:54:            pulp2zynq_gpio <= '0;
ips/pulp_soc/rtl/pulpemu/pulpemu_zynq2pulp_gpio.sv:66:            stdout_flushed <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_zynq2pulp_gpio.sv:67:            trace_flushed  <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_zynq2pulp_gpio.sv:68:            cg_clken       <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_zynq2pulp_gpio.sv:69:            fetch_en       <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_zynq2pulp_gpio.sv:70:            mode_fmc_zynqn <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_zynq2pulp_gpio.sv:71:            fault_en       <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_zynq2pulp_gpio.sv:72:            pulp_soc_rst_n <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_stdout.sv:250:    gen_data <= {stdout_master_w_data[7:0], stdout_master_w_data[7:0], stdout_master_w_data[7:0], stdout_master_w_data[7:0]};
ips/pulp_soc/rtl/pulpemu/pulpemu_stdout.sv:251:    gen_addr <= {16'b0, which_core, counter[which_core][STDOUT_ADDR_HIGH:2], 2'b0};
ips/pulp_soc/rtl/pulpemu/pulpemu_stdout.sv:252:    gen_strb <= (counter[which_core][1:0] == 2'h0) ? 4'h1 :
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:112:            apb_prdata <= '0;
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:113:            apb_config <= '0;
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:114:            err_clr <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:119:            err_clr <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:125:            apb_prdata <= apb_valid ? {24'h0, apb_data} : '0;
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:126:            err_clr <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:130:            err_clr <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:134:            err_clr <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:137:            apb_prdata <= {31'h0, apb_valid};
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:138:            err_clr <= 1'b0;
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:141:            apb_prdata <= '0;
ips/pulp_soc/rtl/pulpemu/pulpemu_uart.sv:142:            err_clr <= 1'b0;
ips/pulp_soc/rtl/components/freq_meter.sv:43:      current_time <= 0;
ips/pulp_soc/rtl/components/freq_meter.sv:44:      past_time    <= 0;
ips/pulp_soc/rtl/components/freq_meter.sv:64:      print_freq <= 0;
ips/pulp_soc/rtl/components/freq_meter.sv:65:      counter_SAMPLES <= 'h0;
ips/pulp_soc/rtl/components/freq_meter.sv:74:        print_freq      <= 1'b0;
ips/pulp_soc/rtl/components/freq_meter.sv:79:        counter_SAMPLES <= 0;
ips/pulp_soc/rtl/components/glitch_free_clk_mux.sv:38:            r_sync0 <= 0;
ips/pulp_soc/rtl/components/glitch_free_clk_mux.sv:40:            r_sync0 <= {r_sync0[1:0],s_en0};
ips/pulp_soc/rtl/components/glitch_free_clk_mux.sv:47:            r_sync1 <= 0;
ips/pulp_soc/rtl/components/glitch_free_clk_mux.sv:49:            r_sync1 <= {r_sync1[1:0],s_en1};
ips/pulp_soc/rtl/components/scm_2048x32.sv:52:            muxsel_A      <= '0;
ips/pulp_soc/rtl/components/scm_2048x32.sv:53:            muxsel_A_scm0 <= '0;
ips/pulp_soc/rtl/components/scm_2048x32.sv:54:            muxsel_A_scm1 <= '0;
ips/pulp_soc/rtl/components/scm_2048x32.sv:61:                 muxsel_A_scm0 <= A_scm0[10:7];
ips/pulp_soc/rtl/components/apb_timer_unit.sv:186:	     s_cfg_lo_reg       <= 0;
ips/pulp_soc/rtl/components/apb_timer_unit.sv:187:	     s_cfg_hi_reg       <= 0;
ips/pulp_soc/rtl/components/apb_timer_unit.sv:188:	     s_timer_cmp_lo_reg <= 0;
ips/pulp_soc/rtl/components/apb_timer_unit.sv:189:	     s_timer_cmp_hi_reg <= 0;
ips/pulp_soc/rtl/components/apb_timer_unit.sv:417:	     s_ref_clk0    <= 1'b0;
ips/pulp_soc/rtl/components/apb_timer_unit.sv:418:	     s_ref_clk1    <= 1'b0;
ips/pulp_soc/rtl/components/apb_timer_unit.sv:419:	     s_ref_clk2    <= 1'b0;
ips/pulp_soc/rtl/components/apb_timer_unit.sv:424:	     s_ref_clk1    <= s_ref_clk0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:162:        r_corestatus           <= '0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:163:        r_pwr_reg              <= '0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:164:        r_pad_fun0             <= '0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:165:        r_pad_fun1             <= '0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:166:        r_jtag_regi_sync[0]    <= 'h0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:167:        r_jtag_regi_sync[1]    <= 'h0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:168:        r_jtag_rego            <= 'h0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:169:        r_bootaddr             <= 32'h1A000000;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:171:        r_cluster_pow          <= 1'b0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:174:        r_sel_hyper_axi        <= 1'b0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:175:        r_cluster_fetch_enable <= 1'b0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:176:        r_cluster_boot         <= '0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:178:        r_cluster_irq          <= 1'b0;
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:193:                   r_fetchen <= PWDATA[0];
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:221:                  pad_cfg[0]         <= PWDATA[5:0];   //pad_rf_miso
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:228:                  pad_cfg[4]         <= PWDATA[5:0];   //pad_rf_pactrl0
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:235:                  pad_cfg[8]         <= PWDATA[5:0];   //pad_cam_pclk
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:237:                  pad_cfg[10]        <= PWDATA[21:16]; //pad_cam_data0
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:242:                  pad_cfg[12]        <= PWDATA[5:0];   //pad_cam_data2
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:249:                  pad_cfg[16]        <= PWDATA[5:0];   //pad_cam_data6
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:256:                  pad_cfg[20]        <= PWDATA[5:0];   //pad_cam_miso
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:263:                  pad_cfg[24]        <= PWDATA[5:0];   //pad_i2c0_sda
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:264:                  pad_cfg[25]        <= PWDATA[13:8];  //pad_i2c0_scl
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:270:                  pad_cfg[28]        <= PWDATA[5:0];   //pad_timer0_ch0
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:271:                  pad_cfg[29]        <= PWDATA[13:8];  //pad_timer0_ch1
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:272:                  pad_cfg[30]        <= PWDATA[21:16]; //pad_timer0_ch2
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:273:                  pad_cfg[31]        <= PWDATA[29:24]; //pad_timer0_ch3
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:277:                  pad_cfg[32]        <= PWDATA[5:0];   //pad_i2s0_sck
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:278:                  pad_cfg[33]        <= PWDATA[13:8];  //pad_i2s0_ws
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:279:                  pad_cfg[34]        <= PWDATA[21:16]; //pad_i2s0_sdi
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:284:                  pad_cfg[36]        <= PWDATA[5:0];   //pad_i2s1_ws
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:291:                  pad_cfg[40]        <= PWDATA[5:0];   //pad_spim_sdio0
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:298:                  pad_cfg[44]        <= PWDATA[5:0];   //pad_spim_csn0
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:305:                  pad_cfg[48]        <= PWDATA[5:0];   //
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:312:                  pad_cfg[52]        <= PWDATA[5:0];   //
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:319:                  pad_cfg[56]        <= PWDATA[5:0];   //
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:326:                  pad_cfg[60]        <= PWDATA[5:0];   //
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:333:                  r_jtag_rego   <= PWDATA[JTAG_REG_SIZE-1:0];
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:337:                  r_corestatus  <= PWDATA[31:0];
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:341:                  r_cluster_byp          <= PWDATA[0];
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:348:                    r_sel_hyper_axi <= PWDATA[0];
ips/pulp_soc/rtl/components/apb_soc_ctrl.sv:352:                    r_cluster_irq <= PWDATA[0];
ips/pulp_soc/rtl/components/memory_models.sv:85:                muxsel <= '0;
ips/pulp_soc/rtl/components/memory_models.sv:192:                muxsel <= '0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:605:        r_cnt_running <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:606:        r_cnt_byte    <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:607:        r_cnt_block   <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:608:        r_byte_in_word <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:619:          r_byte_in_word <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:625:          r_cnt_running <= 1'b0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:626:          r_cnt_byte    <= 1'b0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:627:          r_byte_in_word <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:648:        r_bit_cnt <= 3'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:654:            r_bit_cnt <= 3'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:666:        r_status <=  'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:667:        r_data   <=  'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:673:          r_status <= 'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:674:          r_data   <=  'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_data.sv:690:        r_sddata     <= 4'h0;
ips/udma/udma_sdio/rtl/sdio_txrx.sv:167:      r_cmd_eot  <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx.sv:168:      r_data_eot <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx.sv:169:      r_single_block <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx.sv:175:        r_cmd_eot  <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx.sv:176:        r_data_eot <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx.sv:177:        r_single_block <= 0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:168:            r_rx_startaddr  <=  'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:169:            r_rx_size       <=  'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:170:            r_rx_continuous <=  'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:173:            r_tx_startaddr  <=  'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:174:            r_tx_size       <=  'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:175:            r_tx_continuous <=  'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:178:            r_cmd_op          <= 'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:179:            r_cmd_arg         <= 'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:180:            r_cmd_rsp_type    <= 'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:181:            r_rsp_data        <= 'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:182:            r_data_en         <= 'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:183:            r_data_rwn        <= 'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:184:            r_data_quad       <= 'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:185:            r_data_block_size <= 'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:186:            r_data_block_num  <= 'h0;
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:204:                    r_rx_startaddr   <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:206:                    r_rx_size        <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:211:                    r_rx_continuous  <= cfg_data_i[0];
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:214:                    r_tx_startaddr   <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:216:                    r_tx_size        <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:221:                    r_tx_continuous  <= cfg_data_i[0];
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:225:                    r_cmd_op         <= cfg_data_i[5:0];
ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv:234:                    r_data_en         <= cfg_data_i[0];
ips/udma/udma_sdio/rtl/sdio_txrx_cmd.sv:361:        r_cnt_running <= 0;
ips/udma/udma_sdio/rtl/sdio_txrx_cmd.sv:371:          r_cnt_running <= 1'b0;
ips/udma/udma_sdio/rtl/sdio_txrx_cmd.sv:384:        r_status <=  'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_cmd.sv:385:        r_rsp   <=  'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_cmd.sv:386:        r_cmd    <=  'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_cmd.sv:392:          r_status <= 'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_cmd.sv:393:          r_rsp   <=  'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_cmd.sv:394:          r_cmd    <=  'h0;
ips/udma/udma_sdio/rtl/sdio_txrx_cmd.sv:402:            r_cmd <= {r_cmd[36:0],1'b0};
ips/udma/udma_sdio/rtl/sdio_txrx_cmd.sv:404:            r_rsp <= {r_rsp[134:0],sdcmd_i};
ips/udma/udma_sdio/rtl/sdio_crc7.sv:61:        r_crc  <=  '0;
ips/udma/udma_sdio/rtl/sdio_crc16.sv:73:        r_crc  <=  '0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:264:      r_cnt <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:265:      r_cnt_target <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:839:            r_chk_result <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:865:            r_cfg_cpol <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:866:            r_cfg_cpha <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:867:            r_cfg_clkdiv <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:882:            r_update_cfg <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:892:            r_qpi       <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:893:            r_is_dummy  <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:894:            r_evt_sel   <=  'h0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:895:            r_is_ful    <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:896:            r_tx_done   <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:897:            r_rx_done   <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:898:            r_chk_type  <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:899:            r_chk       <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:926:            r_rpt_cmd       <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:927:            r_rpt_addr      <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:928:            r_rpt_dummy     <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:929:            r_rpt_write     <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:930:            r_rpt_read      <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:931:            r_rpt_ful       <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:932:            r_rpt_do_cmd    <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:933:            r_rpt_do_addr   <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:934:            r_rpt_do_dummy  <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:935:            r_rpt_do_write  <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:936:            r_rpt_do_read   <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:937:            r_rpt_do_wait   <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:938:            r_rpt_do_rx_chk <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:939:            r_rpt_do_ful    <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:940:            r_rpt_num       <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:941:            r_rpt_cfg       <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:942:            r_is_repeating  <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:943:            r_rpt_rx_chk    <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:944:            r_rpt_cs        <= 0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:953:                    r_rpt_cfg <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:1001:                        spi_csn0_o <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:1003:                        spi_csn1_o <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:1005:                        spi_csn2_o <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv:1007:                        spi_csn3_o <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_clkgen.sv:161:            r_clockdiv_en  <= 0;
ips/udma/udma_qspi/rtl/udma_spim_clkgen.sv:174:            reg_clk_div <= '0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:625:            r_rx_is_last <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:626:            r_tx_is_last <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:640:            r_tx_shift_reg <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:641:            r_rx_shift_reg <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:642:            r_tx_counter_bits <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:643:            r_rx_counter_bits <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:644:            r_tx_counter_last <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:645:            r_rx_counter_last <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:646:            r_tx_counter_lo <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:647:            r_tx_counter_hi <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:648:            r_rx_counter_lo <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:649:            r_rx_counter_hi <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:650:            r_rx_clken      <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:651:            r_is_ful        <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:652:            r_customsize    <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:653:            //r_is_qpi        <= 1'b0; //Not USed // IGOR removed
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:667:                r_is_ful  <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:674:                    r_tx_counter_lo   <= tx_size_i[4:0];
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:675:                    r_tx_counter_last <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:676:                    r_tx_counter_hi   <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:681:                    r_tx_counter_last <= tx_size_i[4:0];
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:694:                    r_rx_counter_lo   <= rx_size_i[4:0];
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:695:                    r_rx_counter_last <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:696:                    r_rx_counter_hi   <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:701:                    r_rx_counter_last <= rx_size_i[4:0];
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:718:        	spi_sdo0_o <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:719:        	spi_sdo1_o <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:720:        	spi_sdo2_o <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:721:        	spi_sdo3_o <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_txrx.sv:726:        	spi_sdo0_o <= s_spi_sdo0;
ips/udma/udma_qspi/rtl/udma_spim_clk_div_cnt.sv:42:            r_counter  <=  'h0;
ips/udma/udma_qspi/rtl/udma_spim_clk_div_cnt.sv:43:            r_target   <=  'h0;
ips/udma/udma_qspi/rtl/udma_spim_clk_div_cnt.sv:44:            clk_o      <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_clk_div_cnt.sv:51:                r_counter <=  'h0;
ips/udma/udma_qspi/rtl/udma_spim_clk_div_cnt.sv:52:                clk_o     <= 1'b0;
ips/udma/udma_qspi/rtl/udma_spim_clk_div_cnt.sv:60:                        r_counter <= 'h0;
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:114:            r_rx_startaddr  <=  'h0;
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:115:            r_rx_size       <=  'h0;
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:116:            r_rx_continuous <=  'h0;
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:119:            r_tx_startaddr  <=  'h0;
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:120:            r_tx_size       <=  'h0;
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:121:            r_tx_continuous <=  'h0;
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:137:                    r_rx_startaddr   <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:139:                    r_rx_size        <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:145:                    r_rx_continuous  <= cfg_data_i[0];
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:148:                    r_tx_startaddr   <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:150:                    r_tx_size        <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv:155:                    r_tx_continuous  <= cfg_data_i[0];
ips/udma/udma_i2s/rtl/cic_comb.sv:41:			r_previousdata <= 'h0;
ips/udma/udma_i2s/rtl/cic_comb.sv:42:			data_o         <= 'h0;
ips/udma/udma_i2s/rtl/cic_comb.sv:48:				r_previousdata <= 'h0;
ips/udma/udma_i2s/rtl/cic_comb.sv:49:				data_o         <= 'h0;
ips/udma/udma_i2s/rtl/cic_integrator.sv:40:			r_accumulator <= 'h0;
ips/udma/udma_i2s/rtl/cic_integrator.sv:43:				r_accumulator <= 'h0;
ips/udma/udma_i2s/rtl/i2s_clk_gen.sv:47:            r_counter  <= 'h0;
ips/udma/udma_i2s/rtl/i2s_clk_gen.sv:48:            r_sampled_config <= 'h0;
ips/udma/udma_i2s/rtl/i2s_clk_gen.sv:49:            r_clk      <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_clk_gen.sv:50:            r_clock_en <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_clk_gen.sv:63:                    r_counter <= 'h0;
ips/udma/udma_i2s/rtl/i2s_clk_gen.sv:64:                    r_clock_en <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_clk_gen.sv:71:                        r_counter <= 'h0;
ips/udma/udma_i2s/rtl/i2s_clk_gen.sv:72:                        r_clk     <= 'h0;
ips/udma/udma_i2s/rtl/i2s_clk_gen.sv:84:                    r_counter <= 'h0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:137:            r_fifo_data_filter_pos_valid <= 0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:138:            r_fifo_data_filter_neg_valid <= 0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:152:                        r_sel_pos <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:162:                                r_sel_pos <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:186:                r_fifo_data_filter_pos_valid <= 0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:187:                r_fifo_data_filter_neg_valid <= 0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:197:            r_send_neg  <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:204:                r_send_neg <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:214:            r_shiftreg_pos  <=  'h0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:224:                    r_shiftreg_pos  <= {r_shiftreg_pos[30:0],sd_i};
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:234:            r_counter <= 'h0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:235:            r_shiftreg_neg  <= 'h0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:240:                r_counter <= 'h0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:249:                        r_shiftreg_neg[32] <= r_shiftreg_neg[0];
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:252:                    r_shiftreg_neg  <= {r_shiftreg_neg[31:0],sd_i};
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:262:            r_ws_sync  <= 'h0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:266:            r_ws_sync  <= {r_ws_sync[0],ws_i};
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:275:            fifo_err_o  <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_rx_channel.sv:280:                fifo_err_o  <= 1'b0;
ips/udma/udma_i2s/rtl/cic_top.sv:59:    r_sample_nr  <=  'h0;
ips/udma/udma_i2s/rtl/cic_top.sv:60:    data_valid_o <= 1'b0;
ips/udma/udma_i2s/rtl/cic_top.sv:66:          r_sample_nr  <= 0;
ips/udma/udma_i2s/rtl/cic_top.sv:67:          data_valid_o <= 0;      
ips/udma/udma_i2s/rtl/cic_top.sv:73:          r_sample_nr  <= 0;
ips/udma/udma_i2s/rtl/cic_top.sv:79:          data_valid_o <= 0;
ips/udma/udma_i2s/rtl/cic_top.sv:83:      data_valid_o <= 0;
ips/udma/udma_i2s/rtl/cic_top.sv:158://     0: out_data <= comb_data[STAGES][MSB0:LSB0] + comb_data[STAGES][LSB0-1];
ips/udma/udma_i2s/rtl/i2s_rx.sv:261:            r_datavalid  <= 'h0;
ips/udma/udma_i2s/rtl/i2s_rx.sv:262:            r_error      <= 'h0;
ips/udma/udma_i2s/rtl/i2s_rx.sv:269:                    r_error[i] <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_rx.sv:280:                                r_datavalid[i] <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_rx.sv:288:                            r_datavalid[i] <= s_dataready0;
ips/udma/udma_i2s/rtl/i2s_rx.sv:293:                    r_datavalid[i] <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_rx.sv:303:            ext_ws0_o   <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_rx.sv:309:                    ext_ws0_o   <= cfg0_ws_value_i;
ips/udma/udma_i2s/rtl/i2s_rx.sv:312:                        ext_ws0_o   <= ~ext_ws0_o;
ips/udma/udma_i2s/rtl/i2s_rx.sv:315:                ext_ws0_o   <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_rx.sv:323:            ext_ws1_o   <= 1'b0;
ips/udma/udma_i2s/rtl/i2s_rx.sv:335:                ext_ws1_o   <= 1'b0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:182:            r_rx_ch0_startaddr   <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:183:            r_rx_ch0_size        <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:185:            r_rx_ch0_continuous  <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:188:            r_rx_ch1_startaddr   <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:189:            r_rx_ch1_size        <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:191:            r_rx_ch1_continuous  <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:194:            r_i2s_ch_mode        <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:195:            r_i2s_useddr         <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:197:            r_i2s_decimation     <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:198:            r_i2s_shift          <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:199:            r_i2s_pdm_en         <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:200:            r_i2s_pdm_usefilter  <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:201:            r_i2s_snap_cam       <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:202:            r_i2s_lsb_first      <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:203:            r_i2s_ext_bits_word  <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:204:            r_i2s_cfg0_clk_en    <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:205:            r_i2s_cfg0_clk_div   <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:206:            r_i2s_cfg0_bits_word <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:207:            r_i2s_cfg1_clk_en    <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:208:            r_i2s_cfg1_clk_div   <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:209:            r_i2s_cfg1_bits_word <=  'h0;
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:224:                    r_rx_ch0_startaddr   <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:226:                    r_rx_ch0_size        <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:232:                    r_rx_ch0_continuous  <= cfg_data_i[0];
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:235:                    r_rx_ch1_startaddr   <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:237:                    r_rx_ch1_size        <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:243:                    r_rx_ch1_continuous  <= cfg_data_i[0];
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:252:                    r_i2s_snap_cam[0]      <= cfg_data_i[0];
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:276:                    r_i2s_decimation[0]  <= cfg_data_i[9:0];
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:283:                    r_i2s_decimation[1]  <= cfg_data_i[9:0];
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:289:                    r_i2s_ext_bits_word     <= cfg_data_i[4:0];
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:295:                    r_i2s_cfg0_bits_word <= cfg_data_i[4:0];
ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv:301:                    r_i2s_cfg1_bits_word <= cfg_data_i[4:0];
ips/udma/udma_i2s/rtl/i2s_ws_gen.sv:40:            r_counter  <= 'h0;
ips/udma/udma_i2s/rtl/i2s_ws_gen.sv:47:                    r_counter <= 'h0;
ips/udma/udma_i2s/rtl/i2s_ws_gen.sv:59:            ws_o       <= 1'b0;
ips/udma/udma_core/rtl/common/io_tx_fifo_mark.sv:106:            r_inflight <= 0;
ips/udma/udma_core/rtl/common/io_tx_fifo_mark.sv:107:            r_mark_sof_cnt  <= 0;
ips/udma/udma_core/rtl/common/io_tx_fifo_mark.sv:108:            r_mark_eof_cnt  <= 0;
ips/udma/udma_core/rtl/common/udma_clkgen.sv:172:            r_clockdiv_en  <= 0;
ips/udma/udma_core/rtl/common/udma_clkgen.sv:185:            reg_clk_div <= '0;
ips/udma/udma_core/rtl/common/udma_clk_div_cnt.sv:38:             r_counter  <=  'h0;
ips/udma/udma_core/rtl/common/udma_clk_div_cnt.sv:39:             r_target   <=  'h0;
ips/udma/udma_core/rtl/common/udma_clk_div_cnt.sv:40:             clk_o      <= 1'b0;
ips/udma/udma_core/rtl/common/udma_clk_div_cnt.sv:47:                  r_counter <=  'h0;
ips/udma/udma_core/rtl/common/udma_clk_div_cnt.sv:48:                  clk_o     <= 1'b0;
ips/udma/udma_core/rtl/common/udma_clk_div_cnt.sv:56:                         r_counter <= 'h0;
ips/udma/udma_core/rtl/common/io_tx_fifo.sv:79:            r_inflight <= 0;
ips/udma/udma_core/rtl/common/io_generic_fifo.sv:62:            elements <= 0;
ips/udma/udma_core/rtl/common/io_generic_fifo.sv:66:                elements <= 0;
ips/udma/udma_core/rtl/common/io_generic_fifo.sv:88:                        buffer[loop1] <= 0;
ips/udma/udma_core/rtl/common/io_generic_fifo.sv:102:                pointer_out <= 0;
ips/udma/udma_core/rtl/common/io_generic_fifo.sv:103:                pointer_in  <= 0;
ips/udma/udma_core/rtl/common/io_generic_fifo.sv:109:                    pointer_out <= 0;
ips/udma/udma_core/rtl/common/io_generic_fifo.sv:110:                    pointer_in  <= 0;
ips/udma/udma_core/rtl/common/io_generic_fifo.sv:121:                                pointer_in <= 0;
ips/udma/udma_core/rtl/common/io_generic_fifo.sv:134:                                pointer_out <= 0;
ips/udma/udma_core/rtl/common/io_clk_gen.sv:66:           clk_o        <= 1'b0;
ips/udma/udma_core/rtl/common/io_clk_gen.sv:67:           counter      <= 'h0;
ips/udma/udma_core/rtl/common/io_clk_gen.sv:68:           running      <= 1'b0;
ips/udma/udma_core/rtl/common/io_clk_gen.sv:79:               running <= 1'b0;
ips/udma/udma_core/rtl/common/io_shiftreg.sv:61:            shift_reg <= 'h0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:188:            r_cg      <= 'h0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:189:            r_cmp_evt <= 'h0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:190:            r_rst     <= 'h0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:191:            r_filter_tx_start_addr[0] <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:192:            r_filter_tx_datasize[0]   <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:193:            r_filter_tx_mode[0]       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:194:            r_filter_tx_len0[0]       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:195:            r_filter_tx_len1[0]       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:196:            r_filter_tx_len2[0]       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:197:            r_filter_tx_start_addr[1] <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:198:            r_filter_tx_datasize[1]   <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:199:            r_filter_tx_mode[1]       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:200:            r_filter_tx_len0[1]       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:201:            r_filter_tx_len1[1]       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:202:            r_filter_tx_len2[1]       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:203:            r_filter_rx_start_addr <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:204:            r_filter_rx_datasize   <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:205:            r_filter_rx_mode       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:206:            r_filter_rx_len0       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:207:            r_filter_rx_len1       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:208:            r_filter_rx_len2       <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:209:            r_au_use_signed        <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:210:            r_au_bypass            <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:211:            r_au_mode              <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:212:            r_au_shift             <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:213:            r_au_reg0              <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:214:            r_au_reg1              <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:215:            r_bincu_threshold      <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:216:            r_bincu_counter        <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:217:            r_filter_mode          <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:218:            r_filter_start         <= 0;
ips/udma/udma_core/rtl/common/udma_ctrl.sv:231:                    r_cg   <= cfg_data_i[15:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:233:                    r_rst  <= cfg_data_i[15:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:236:                    r_cmp_evt[0] <= cfg_data_i[7:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:243:                    r_filter_tx_start_addr[0] <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:247:                   r_filter_tx_datasize[0] <= cfg_data_i[1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:252:                    r_filter_tx_len0[0] <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:256:                    r_filter_tx_len1[0] <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:260:                    r_filter_tx_len2[0] <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:264:                    r_filter_tx_start_addr[1] <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:268:                   r_filter_tx_datasize[1] <= cfg_data_i[1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:273:                    r_filter_tx_len0[1] <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:277:                    r_filter_tx_len1[1] <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:281:                    r_filter_rx_len2[1] <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:285:                    r_filter_rx_start_addr <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:289:                   r_filter_rx_datasize <= cfg_data_i[1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:294:                    r_filter_rx_len0 <= cfg_data_i[15:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:298:                    r_filter_rx_len1 <= cfg_data_i[15:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:302:                    r_filter_rx_len2 <= cfg_data_i[15:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:306:                    r_au_use_signed        <= cfg_data_i[0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:325:                    r_bincu_counter <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_core/rtl/common/udma_ctrl.sv:329:                    r_filter_mode <= cfg_data_i[2:0];
ips/udma/udma_core/rtl/common/io_event_counter.sv:66:            trigger_old <= 1'b0;
ips/udma/udma_core/rtl/common/io_event_counter.sv:67:            counter     <= 'h0;
ips/udma/udma_core/rtl/common/io_tx_fifo_dc.sv:87:            r_inflight <= 0;
ips/udma/udma_core/rtl/core/udma_rx_channels.sv:315:         r_data     <= '0;
ips/udma/udma_core/rtl/core/udma_rx_channels.sv:316:         r_grant    <= '0;
ips/udma/udma_core/rtl/core/udma_rx_channels.sv:317:         r_anygrant <= '0;
ips/udma/udma_core/rtl/core/udma_rx_channels.sv:318:         r_size     <= '0;
ips/udma/udma_core/rtl/core/udma_rx_channels.sv:319:         r_addr     <= '0;
ips/udma/udma_core/rtl/core/udma_filter.sv:338:      r_status <= 0;
ips/udma/udma_core/rtl/core/udma_filter.sv:339:      r_done   <= 0;
ips/udma/udma_core/rtl/core/udma_filter.sv:343:        r_status <= 0;
ips/udma/udma_core/rtl/core/udma_filter_rx_dataout.sv:247:        r_loc_startaddr <= 0;
ips/udma/udma_core/rtl/core/udma_filter_rx_dataout.sv:248:        r_loc_pointer   <= 0;
ips/udma/udma_core/rtl/core/udma_filter_rx_dataout.sv:249:        r_ptn_buffer_w  <= 0;
ips/udma/udma_core/rtl/core/udma_filter_rx_dataout.sv:250:        r_ptn_buffer_l  <= 0;
ips/udma/udma_core/rtl/core/udma_filter_rx_dataout.sv:261:          r_ptn_buffer_w  <= 0;
ips/udma/udma_core/rtl/core/udma_filter_rx_dataout.sv:262:          r_ptn_buffer_l  <= 0;
ips/udma/udma_core/rtl/core/udma_filter_au.sv:268:        r_accumulator  <= 0;
ips/udma/udma_core/rtl/core/udma_filter_au.sv:269:        r_sample_dly   <= 1'b0;
ips/udma/udma_core/rtl/core/udma_filter_au.sv:270:        r_sample_out   <= 1'b0;
ips/udma/udma_core/rtl/core/udma_filter_au.sv:271:        r_operanda     <= 0;
ips/udma/udma_core/rtl/core/udma_filter_au.sv:272:        r_operandb     <= 0;
ips/udma/udma_core/rtl/core/udma_filter_au.sv:273:        r_sof          <= 1'b0;
ips/udma/udma_core/rtl/core/udma_filter_au.sv:274:        r_eof          <= 1'b0;
ips/udma/udma_core/rtl/core/udma_filter_au.sv:275:        r_accoutvalid  <= 0;
ips/udma/udma_core/rtl/core/udma_filter_au.sv:295:            r_accumulator <= s_mac[31:0];
ips/udma/udma_core/rtl/core/udma_tx_channels.sv:271:        r_grant     <=  '0;
ips/udma/udma_core/rtl/core/udma_tx_channels.sv:272:        r_anygrant  <=  '0;
ips/udma/udma_core/rtl/core/udma_tx_channels.sv:273:        r_resp      <=  '0;
ips/udma/udma_core/rtl/core/udma_tx_channels.sv:274:        r_resp_dly  <=  '0;
ips/udma/udma_core/rtl/core/udma_tx_channels.sv:275:        r_valid     <=  '0;
ips/udma/udma_core/rtl/core/udma_tx_channels.sv:276:        r_in_size   <=  '0;
ips/udma/udma_core/rtl/core/udma_tx_channels.sv:277:        r_size      <=  '0;
ips/udma/udma_core/rtl/core/udma_tx_channels.sv:278:        r_addr      <=  '0; 
ips/udma/udma_core/rtl/core/udma_tx_channels.sv:279:        r_data      <=  '0;
ips/udma/udma_core/rtl/core/udma_tx_channels.sv:280:        r_in_addr   <=  '0;
ips/udma/udma_core/rtl/core/udma_tx_channels.sv:300:                r_in_addr <= filter_ch_addr_i[0];
ips/udma/udma_core/rtl/core/udma_filter_bincu.sv:84:			r_counter  <= 0;
ips/udma/udma_core/rtl/core/udma_filter_bincu.sv:85:			r_count_of <= 0;
ips/udma/udma_core/rtl/core/udma_filter_bincu.sv:89:				r_counter <= 0;
ips/udma/udma_core/rtl/core/udma_filter_bincu.sv:90:				r_count_of <= 1'b0;
ips/udma/udma_core/rtl/core/udma_ch_addrgen.sv:188:        r_addresses  <=  '0;
ips/udma/udma_core/rtl/core/udma_ch_addrgen.sv:189:        r_counters   <=  '0;
ips/udma/udma_core/rtl/core/udma_ch_addrgen.sv:190:        r_en         <= 1'b0;
ips/udma/udma_core/rtl/core/udma_ch_addrgen.sv:191:        r_ch_en      <= 1'b0;
ips/udma/udma_core/rtl/core/udma_ch_addrgen.sv:192:        r_event      <= 1'b0;
ips/udma/udma_core/rtl/core/udma_ch_addrgen.sv:193:        r_pending_en <= 1'b0;
ips/udma/udma_core/rtl/core/udma_ch_addrgen.sv:194:        r_filter     <= 1'b0;
ips/udma/udma_core/rtl/core/udma_ch_addrgen.sv:195:        r_sot        <= 1'b0;
ips/udma/udma_core/rtl/core/udma_filter_tx_datafetch.sv:288:        r_loc_startaddr <= 0;
ips/udma/udma_core/rtl/core/udma_filter_tx_datafetch.sv:289:        r_loc_pointer   <= 0;
ips/udma/udma_core/rtl/core/udma_filter_tx_datafetch.sv:290:        r_ptn_buffer_w  <= 0;
ips/udma/udma_core/rtl/core/udma_filter_tx_datafetch.sv:291:        r_ptn_buffer_l  <= 0;
ips/udma/udma_core/rtl/core/udma_filter_tx_datafetch.sv:294:        r_issof         <= 1'b0;
ips/udma/udma_core/rtl/core/udma_filter_tx_datafetch.sv:302:          r_issof <= 1'b0;
ips/udma/udma_core/rtl/core/udma_filter_tx_datafetch.sv:309:          r_ptn_buffer_w  <= 0;
ips/udma/udma_core/rtl/core/udma_filter_tx_datafetch.sv:310:          r_ptn_buffer_l  <= 0;
ips/udma/udma_core/rtl/core/udma_arbiter.sv:118:            r_priority[N-1:1] <= gnt[N-2:0];
ips/udma/udma_uart/rtl/udma_uart_tx.sv:169:			reg_bit_count  <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_tx.sv:170:			parity_bit     <= 1'b0;
ips/udma/udma_uart/rtl/udma_uart_tx.sv:196:			baud_cnt <= 'h0;
ips/udma/udma_uart/rtl/udma_uart_tx.sv:197:			bit_done <= 1'b0;
ips/udma/udma_uart/rtl/udma_uart_tx.sv:205:					baud_cnt <= 'h0;
ips/udma/udma_uart/rtl/udma_uart_tx.sv:211:					bit_done <= 1'b0;
ips/udma/udma_uart/rtl/udma_uart_tx.sv:216:				baud_cnt <= 'h0;
ips/udma/udma_uart/rtl/udma_uart_tx.sv:217:				bit_done <= 1'b0;
ips/udma/udma_uart/rtl/udma_uart_top.sv:239:            r_uart_en_tx_sync <= 0;
ips/udma/udma_uart/rtl/udma_uart_top.sv:240:            r_uart_en_rx_sync <= 0;
ips/udma/udma_uart/rtl/udma_uart_top.sv:241:            r_uart_div        <= 0;
ips/udma/udma_uart/rtl/udma_uart_top.sv:242:            r_uart_parity_en  <= 0;
ips/udma/udma_uart/rtl/udma_uart_top.sv:243:            r_uart_bits       <= 0;
ips/udma/udma_uart/rtl/udma_uart_top.sv:244:            r_uart_stop_bits  <= 0;
ips/udma/udma_uart/rtl/udma_uart_top.sv:246:            r_uart_en_tx_sync <= {r_uart_en_tx_sync[1:0],s_uart_en_tx};
ips/udma/udma_uart/rtl/udma_uart_top.sv:247:            r_uart_en_rx_sync <= {r_uart_en_rx_sync[1:0],s_uart_en_rx};
ips/udma/udma_uart/rtl/udma_uart_rx.sv:179:			reg_bit_count  <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_rx.sv:180:			parity_bit     <= 1'b0;
ips/udma/udma_uart/rtl/udma_uart_rx.sv:205:                reg_rx_sync <= {reg_rx_sync[1:0],rx_i};
ips/udma/udma_uart/rtl/udma_uart_rx.sv:215:			baud_cnt <= 'h0;
ips/udma/udma_uart/rtl/udma_uart_rx.sv:216:			bit_done <= 1'b0;
ips/udma/udma_uart/rtl/udma_uart_rx.sv:224:					baud_cnt <= 'h0;
ips/udma/udma_uart/rtl/udma_uart_rx.sv:229:					baud_cnt <= 'h0;
ips/udma/udma_uart/rtl/udma_uart_rx.sv:235:					bit_done <= 1'b0;
ips/udma/udma_uart/rtl/udma_uart_rx.sv:240:				baud_cnt <= 'h0;
ips/udma/udma_uart/rtl/udma_uart_rx.sv:241:				bit_done <= 1'b0;
ips/udma/udma_uart/rtl/udma_uart_rx.sv:250:			err_o <= 1'b0;
ips/udma/udma_uart/rtl/udma_uart_rx.sv:256:    			err_o <= 1'b0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:128:            r_rx_startaddr     <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:129:            r_rx_size          <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:130:            r_rx_continuous    <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:133:            r_tx_startaddr     <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:134:            r_tx_size          <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:135:            r_tx_continuous    <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:138:            r_uart_div         <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:139:            r_uart_stop_bits   <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:140:            r_uart_bits        <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:141:            r_uart_parity_en   <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:142:            r_uart_en_tx       <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:143:            r_uart_en_rx       <=  'h0;
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:156:                    r_rx_startaddr    <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:158:                    r_rx_size         <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:163:                    r_rx_continuous   <= cfg_data_i[0];
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:166:                    r_tx_startaddr    <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:168:                    r_tx_size         <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:173:                    r_tx_continuous   <= cfg_data_i[0];
ips/udma/udma_uart/rtl/udma_uart_reg_if.sv:183:                    r_uart_parity_en  <= cfg_data_i[0];
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:460:	    r_sample_wd <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:461:	    r_rpt_num   <= 'h0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:462:	    r_data      <= 'h0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:463:	    r_bits      <= 'h0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:464:	    r_rd_ack    <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:465:	    r_div_num   <= 16'h100;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:466:	    r_busy      <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:467:	    r_al        <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:468:	    r_ev_sel    <=  'h0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:475:		    r_sample_wd <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:476:		    r_rpt_num   <= 'h0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:477:	    	r_data      <= 'h0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:478:		    r_bits      <= 'h0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:479:	    	r_rd_ack    <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:480:		    r_div_num   <= 16'h100;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:481:	    	r_busy      <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:482:	    	r_al        <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_control.sv:483:     	    r_ev_sel    <=  'h0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:115:        slave_wait <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:118:          slave_wait <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:131:          cnt    <= 16'h0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:136:            cnt    <= 16'h0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:147:            clk_en <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:152:            clk_en <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:162:          r_sync_scl <= 2'b00;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:163:          r_sync_sda <= 2'b00;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:169:          r_sync_scl <= 2'b00;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:170:          r_sync_sda <= 2'b00;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:174:          r_sync_scl <= {r_sync_scl[0],scl_i};
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:175:          r_sync_sda <= {r_sync_sda[0],sda_i};
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:183:        r_filter_cnt <= 'h0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:185:        r_filter_cnt <= 'h0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:206:          r_filter_scl <= {r_filter_scl[1:0],r_sync_scl[1]};
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:207:          r_filter_sda <= {r_filter_sda[1:0],r_sync_sda[1]};
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:233:          sSCL <= &r_filter_scl[2:1] | &r_filter_scl[1:0] | (r_filter_scl[2] & r_filter_scl[0]);
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:234:          sSDA <= &r_filter_sda[2:1] | &r_filter_sda[1:0] | (r_filter_sda[2] & r_filter_sda[0]);
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:245:        r_start <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:246:        r_stop  <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:252:          r_start <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:253:          r_stop  <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:266:        busy_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:269:          busy_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:280:          r_cmd_stop <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:284:          r_cmd_stop <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:291:          al_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:295:          al_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:319:          cmd_ack_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:322:          sda_chk   <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:327:          cmd_ack_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:330:          sda_chk   <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:351:                      sda_chk <= 1'b0;    // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:352:                      cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:361:                      sda_chk <= 1'b0;    // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:362:                      cmd_ack_o <= 1'b0;  // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:371:                      sda_chk <= 1'b0;    // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:372:                      cmd_ack_o <= 1'b0;  // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:381:                      sda_chk <= 1'b0;    // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:382:                      cmd_ack_o <= 1'b0;  // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:393:                        cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:396:                      sda_chk <= 1'b0;    // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:406:                      sda_chk <= 1'b0;    // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:407:                      cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:416:                      sda_chk <= 1'b0; // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:417:                      cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:425:                      sda_oen <= 1'b0; // set SDA low
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:426:                      sda_chk <= 1'b0; // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:427:                      cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:438:                        cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:439:                      scl_oen <= 1'b0; // set SCL low
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:440:                      sda_oen <= 1'b0; // keep SDA low
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:441:                      sda_chk <= 1'b0; // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:449:                      scl_oen <= 1'b0; // keep SCL low
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:450:                      sda_oen <= 1'b0; // set SDA low
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:451:                      sda_chk <= 1'b0; // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:452:                      cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:460:                      sda_oen <= 1'b0; // keep SDA low
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:461:                      sda_chk <= 1'b0; // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:462:                      cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:470:                      sda_oen <= 1'b0; // keep SDA low
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:471:                      sda_chk <= 1'b0; // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:472:                      cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:483:                        cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:486:                      sda_chk <= 1'b0; // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:494:                      scl_oen <= 1'b0; // keep SCL low
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:496:                      sda_chk <= 1'b0; // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:497:                      cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:506:                        sda_chk <= 1'b0; // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:507:                      cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:516:                      sda_chk <= 1'b0; // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:517:                      cmd_ack_o <= 1'b0;    // default no command acknowledge
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:528:                        cmd_ack_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:529:                      scl_oen <= 1'b0; // set SCL low
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:531:                      sda_chk <= 1'b0; // don't check SDA output
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:539:                      scl_oen <= 1'b0; // keep SCL low
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:541:                      sda_chk <= 1'b0; // don't check SDA output (SCL low)
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:542:                      cmd_ack_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:551:                      sda_chk <= 1'b0; // don't check SDA output yet
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:553:                      cmd_ack_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:563:                      cmd_ack_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:574:                        cmd_ack_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:575:                      scl_oen <= 1'b0; // set SCL low
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:577:                      sda_chk <= 1'b0; // don't check SDA output (SCL low)
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:583:                      cmd_ack_o <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv:586:                      sda_chk   <= 1'b0; // don't check SDA output (SCL low)
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:122:            r_rx_startaddr  <=  'h0;
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:123:            r_rx_size       <=  'h0;
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:124:            r_rx_continuous <=  'h0;
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:127:            r_tx_startaddr  <=  'h0;
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:128:            r_tx_size       <=  'h0;
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:129:            r_tx_continuous <=  'h0;
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:132:            r_do_rst        <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:133:            r_busy          <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:134:            r_al            <= 1'b0;
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:147:                    r_rx_startaddr   <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:149:                    r_rx_size        <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:154:                    r_rx_continuous  <= cfg_data_i[0];
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:157:                    r_tx_startaddr   <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:159:                    r_tx_size        <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:164:                    r_tx_continuous  <= cfg_data_i[0];
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:168:                    r_do_rst         <= cfg_data_i[0];
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:175:                r_busy <= 0;
ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv:176:                r_al   <= 0;
ips/udma/udma_camera/rtl/camera_reg_if.sv:112:            r_rx_startaddr   <=  'h0;
ips/udma/udma_camera/rtl/camera_reg_if.sv:113:            r_rx_size        <=  'h0;
ips/udma/udma_camera/rtl/camera_reg_if.sv:114:            r_rx_continuous  <=  'h0;
ips/udma/udma_camera/rtl/camera_reg_if.sv:115:            r_rx_filter      <=  'h0;
ips/udma/udma_camera/rtl/camera_reg_if.sv:118:            r_rx_datasize    <=  'b0;
ips/udma/udma_camera/rtl/camera_reg_if.sv:119:            r_cam_cfg        <=  'h0;
ips/udma/udma_camera/rtl/camera_reg_if.sv:120:            r_cam_cfg_ll     <=  'h0;
ips/udma/udma_camera/rtl/camera_reg_if.sv:121:            r_cam_cfg_ur     <=  'h0;
ips/udma/udma_camera/rtl/camera_reg_if.sv:122:            r_cam_cfg_size   <=  'h0;
ips/udma/udma_camera/rtl/camera_reg_if.sv:123:            r_cam_cfg_filter <=  'h0;
ips/udma/udma_camera/rtl/camera_reg_if.sv:134:                    r_rx_startaddr   <= cfg_data_i[L2_AWIDTH_NOAL-1:0];
ips/udma/udma_camera/rtl/camera_reg_if.sv:136:                    r_rx_size        <= cfg_data_i[TRANS_SIZE-1:0];
ips/udma/udma_camera/rtl/camera_reg_if.sv:143:                    r_rx_continuous  <= cfg_data_i[0];
ips/udma/udma_camera/rtl/camera_if.sv:306:            r_r_pix <= 0;
ips/udma/udma_camera/rtl/camera_if.sv:307:            r_g_pix <= 0;
ips/udma/udma_camera/rtl/camera_if.sv:308:            r_b_pix <= 0;
ips/udma/udma_camera/rtl/camera_if.sv:309:            r_yuv_pix <= 0;
ips/udma/udma_camera/rtl/camera_if.sv:310:            r_tx_valid <= 1'b0;
ips/udma/udma_camera/rtl/camera_if.sv:311:            udma_tx_data <= 'h0;
ips/udma/udma_camera/rtl/camera_if.sv:312:            r_yuv_data_valid <= 1'b0;
ips/udma/udma_camera/rtl/camera_if.sv:313:            udma_tx_valid <= 1'b0;
ips/udma/udma_camera/rtl/camera_if.sv:314:            r_data_filter <=  'h0;
ips/udma/udma_camera/rtl/camera_if.sv:315:            r_data_filter_valid <= 1'b0;
ips/udma/udma_camera/rtl/camera_if.sv:330:               r_tx_valid <= 1'b0;
ips/udma/udma_camera/rtl/camera_if.sv:331:               r_yuv_data_valid <= 1'b0;
ips/udma/udma_camera/rtl/camera_if.sv:340:                r_data_filter_valid <= 1'b0;
ips/udma/udma_camera/rtl/camera_if.sv:348:                udma_tx_valid <= 1'b0;
ips/udma/udma_camera/rtl/camera_if.sv:375:            r_vsync     <= 0;
ips/udma/udma_camera/rtl/camera_if.sv:384:            r_en_sync     <= 0;
ips/udma/udma_camera/rtl/camera_if.sv:386:            r_en_sync     <= {r_en_sync[0],s_cfg_en};
ips/udma/udma_camera/rtl/camera_if.sv:404:            r_data_msb   <=  'h0;
ips/udma/udma_camera/rtl/camera_if.sv:405:            r_rowcounter <=  'h0;
ips/udma/udma_camera/rtl/camera_if.sv:406:            r_colcounter <=  'h0;
ips/udma/udma_camera/rtl/camera_if.sv:407:            r_enable     <= 1'b0;
ips/udma/udma_camera/rtl/camera_if.sv:411:                r_rowcounter <= 'h0;
ips/udma/udma_camera/rtl/camera_if.sv:422:                        r_colcounter <= 'h0;
ips/udma/udma_camera/rtl/camera_if.sv:434:            r_framecounter <= 'h0;
ips/udma/udma_camera/rtl/camera_if.sv:441:                        r_framecounter <= 'h0;
ips/udma/udma_camera/rtl/camera_if.sv:446:                    r_framecounter <= 'h0;
ips/udma/udma_camera/rtl/camera_if.sv:453:    //        r_en_sync_soc <= 0;
ips/udma/udma_camera/rtl/camera_if.sv:455:    //        r_en_sync_soc <= {r_en_sync_soc[0],r_enable};
ips/common_cells/edge_propagator.sv:35:	     r_input_reg <= 1'b0;
ips/common_cells/edge_propagator.sv:36:	     sync_a      <= 2'b00;
ips/common_cells/generic_fifo_adv.sv:89:             Pop_Pointer_CS  <= {ADDR_DEPTH {1'b0}};
ips/common_cells/generic_fifo_adv.sv:90:             Push_Pointer_CS <= {ADDR_DEPTH {1'b0}};
ips/common_cells/generic_fifo_adv.sv:97:		  Pop_Pointer_CS  <= {ADDR_DEPTH {1'b0}};
ips/common_cells/generic_fifo_adv.sv:98:		  Push_Pointer_CS <= {ADDR_DEPTH {1'b0}};
ips/common_cells/generic_fifo_adv.sv:253:               FIFO_REGISTERS[i] <= {DATA_WIDTH {1'b0}};
ips/common_cells/generic_LFSR_8bit.sv:45:             out <= {out[6],out[5],out[4],out[3],out[2],out[1],out[0], linear_feedback};
ips/common_cells/pulp_sync.sv:29:          r_reg <= 'h0;
ips/common_cells/pulp_sync.sv:31:          r_reg <= {r_reg[STAGES-2:0], serial_i};
ips/common_cells/generic_fifo.sv:88:             Pop_Pointer_CS  <= {ADDR_DEPTH {1'b0}};
ips/common_cells/generic_fifo.sv:89:             Push_Pointer_CS <= {ADDR_DEPTH {1'b0}};
ips/common_cells/generic_fifo.sv:243:               FIFO_REGISTERS[i] <= {DATA_WIDTH {1'b0}};
ips/common_cells/pulp_sync_wedge.sv:30:          r_reg <= 3'h0;
ips/common_cells/clock_divider_counter.sv:114:             counter            <=  'h0;
ips/common_cells/clock_divider_counter.sv:115:             div1               <= 1'b0;
ips/common_cells/clock_divider_counter.sv:118:             is_odd             <= 1'b0;
ips/common_cells/clock_divider_counter.sv:119:             clk_div_valid_reg  <= 1'b0;
ips/common_cells/clock_divider_counter.sv:132:                      clk_cnt <= 'h0;
ips/common_cells/clock_divider_counter.sv:133:                      is_odd  <= 1'b0;
ips/common_cells/clock_divider_counter.sv:137:                      bypass <= 1'b0;
ips/common_cells/clock_divider_counter.sv:145:                          is_odd  <= 1'b0;
ips/common_cells/clock_divider_counter.sv:149:                div1 <= 1'b0;
ips/common_cells/clock_divider_counter.sv:185:            div2    <= 1'b0;
ips/common_cells/clock_divider_counter.sv:190:                div2 <= 1'b0;
ips/common_cells/edge_propagator_tx.sv:33:	     r_input_reg <= 1'b0;
ips/common_cells/edge_propagator_tx.sv:34:	     sync_a      <= 2'b00;
ips/common_cells/clock_divider.sv:177:            reg_clk_div <= '0;
ips/common_cells/clock_divider.sv:186:            reg_ext_gate_sync <= 2'b00;
ips/common_cells/rstgen.sv:35:	     s_rst_ff0  <= 1'b0;
ips/common_cells/rstgen.sv:36:	     s_rst_ff1  <= 1'b0;
ips/common_cells/rstgen.sv:37:	     s_rst_ff2  <= 1'b0;
ips/common_cells/rstgen.sv:38:	     s_rst_ff3  <= 1'b0;
ips/common_cells/rstgen.sv:39:	     s_rst_n    <= 1'b0;
ips/common_cells/rstgen.sv:47:	     s_rst_n    <= s_rst_ff0;
ips/hwpe-stream/tb/tb_hwpe_stream_reservoir.sv:78:            data_o.strb[i] <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_reservoir.sv:90:              data_o.valid <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_reservoir.sv:105:          data_o.valid <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_reservoir.sv:106:          data_o.data  <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_reservoir.sv:122:              data_o.valid <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_reservoir.sv:137:          data_o.valid <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_reservoir.sv:138:          data_o.data  <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:74:    clk_i <= #(TCP/2) 0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:83:    clk_i <= #(TCP/2) 0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:142:    rst_ni <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:148:    rst_ni <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:155:    randomize <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:173:    ctrl.realign     <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:174:    ctrl.first       <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:175:    ctrl.last        <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:176:    // real_last        <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:177:    ctrl.last_packet <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:178:    force_invalid    <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:179:    force_valid      <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:180:    new_rotation     <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:188:        force_invalid <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:193:        force_valid <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:194:        new_rotation <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:225:        ctrl.realign <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:246:      save_strb <= '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:277:      verif_vector_in <= '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:278:      verif_ctr_in <= 0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:286:        verif_ctr_in <= 0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:287:        verif_vector_in <= '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:306:      verif_vector_out <= '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:307:      verif_ctr_out <= 0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:310:      verif_ctr_out <= 0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:311:      verif_vector_out <= '0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:322:      gold_valid_out <= 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_source_realign.sv:323:      gold_valid_in  <= 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:72:    clk_i <= #(TCP/2) 0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:81:    clk_i <= #(TCP/2) 0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:140:    rst_ni <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:146:    rst_ni <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:153:    randomize <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:172:    ctrl.realign     <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:173:    ctrl.first       <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:174:    ctrl.last        <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:175:    // real_last        <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:176:    ctrl.last_packet <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:177:    force_invalid    <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:178:    force_valid      <= #TA '0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:188:        force_invalid <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:192:        force_valid <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:217:          ctrl.realign <= #TA 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:258:      verif_vector_out <= '0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:259:      verif_ctr_out <= 0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:267:        verif_ctr_out <= 0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:268:        verif_vector_out <= '0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:287:      verif_vector_in <= '0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:288:      verif_ctr_in <= 0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:291:      verif_ctr_in <= 0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:292:      verif_vector_in <= '0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:303:      gold_valid_out <= 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv:304:      gold_valid_in  <= 1'b0;
ips/hwpe-stream/tb/tb_dummy_memory.sv:101:        tcdm_r_valid_int [i] <= 1'b0;
ips/hwpe-stream/tb/tb_dummy_memory.sv:118:          tcdm_r_valid_int [i] <= 1'b0;
ips/hwpe-stream/tb/tb_dummy_memory.sv:122:          tcdm_r_valid_int [i] <= 1'b0;
ips/hwpe-stream/tb/tb_hwpe_stream_receiver.sv:45:          data_i.ready <= #TA 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall.sv:49:      pop_pointer_cs  <= '0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall.sv:50:      push_pointer_cs <= '0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall.sv:54:      pop_pointer_cs  <= '0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall.sv:55:      push_pointer_cs <= '0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall.sv:179:            fifo_registers[i] <= {(DATA_WIDTH+DATA_WIDTH/8) {1'b0}};
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall.sv:183:            fifo_registers[i] <= {(DATA_WIDTH+DATA_WIDTH/8) {1'b0}};
ips/hwpe-stream/rtl/hwpe_stream_fifo.sv:53:      pop_pointer_cs  <= {ADDR_DEPTH {1'b0}};
ips/hwpe-stream/rtl/hwpe_stream_fifo.sv:54:      push_pointer_cs <= {ADDR_DEPTH {1'b0}};
ips/hwpe-stream/rtl/hwpe_stream_fifo.sv:58:      pop_pointer_cs  <= {ADDR_DEPTH {1'b0}};
ips/hwpe-stream/rtl/hwpe_stream_fifo.sv:59:      push_pointer_cs <= {ADDR_DEPTH {1'b0}};
ips/hwpe-stream/rtl/hwpe_stream_fifo.sv:172:            fifo_registers[i] <= '0;
ips/hwpe-stream/rtl/hwpe_stream_fifo.sv:176:            fifo_registers[i] <= '0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_reorder.sv:108:          last_winner[i] <= '0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_reorder.sv:109:          last_req   [i] <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_reorder.sv:112:          last_winner[i] <= '0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_reorder.sv:113:          last_req   [i] <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:94:      flags.realign_flags.last_packet <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:96:      flags.realign_flags.last_packet <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:98:      flags.realign_flags.last_packet <= (misalignment==1'b1 && overall_counter == trans_size_m2) ? 1'b1 : 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:133:      misalignment_last  <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:140:    //   misalignment_last <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:154:      word_addr    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:155:      line_addr    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:156:      feat_addr    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:157:      word_counter    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:158:      line_counter    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:159:      feat_counter    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:160:      overall_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:163:      word_addr    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:164:      line_addr    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:165:      feat_addr    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:166:      word_counter    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:167:      line_counter    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:168:      feat_counter    <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:169:      overall_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:191:          word_addr <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:194:          word_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:200:          word_addr <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:201:          line_addr <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:203:          word_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:204:          line_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:205:          feat_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:209:          word_addr <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:210:          line_addr <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:212:          word_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:213:          line_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:218:          word_addr <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:219:          line_addr <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:221:          word_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:222:          line_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:226:          word_addr <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:227:          line_addr <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:228:          feat_addr <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:229:          word_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:230:          line_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:231:          feat_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:250:            flags.in_progress <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:256:            flags.in_progress <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:268:            flags.in_progress <= ((overall_counter == '0) ? 1'b1 : 1'b0);
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:274:            flags.in_progress <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:285:      misalignment <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:287:      misalignment <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:289:      misalignment <= (base_addr   [1:0] != '0) ? 1'b1 :
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:339:          aux <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:340:          gen_strb_r <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:343:          aux <= '0;
ips/hwpe-stream/rtl/hwpe_stream_addressgen.sv:344:          gen_strb_r <= '0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_fifo_load.sv:78:      tcdm_master_r_valid_r <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_fifo_load.sv:80:      tcdm_master_r_valid_r <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_fifo_load.sv:83:        tcdm_master_r_valid_r <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_fifo_load.sv:87:        tcdm_master_r_valid_r <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_fifo_load.sv:94:      tcdm_master_r_data_r <= '0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_fifo_load.sv:96:      tcdm_master_r_data_r <= '0;
ips/hwpe-stream/rtl/hwpe_stream_buffer.sv:43:      pop_o.data <= '0;
ips/hwpe-stream/rtl/hwpe_stream_buffer.sv:44:      pop_o.strb <= '0;
ips/hwpe-stream/rtl/hwpe_stream_buffer.sv:47:      pop_o.data <= '0;
ips/hwpe-stream/rtl/hwpe_stream_buffer.sv:48:      pop_o.strb <= '0;
ips/hwpe-stream/rtl/hwpe_stream_buffer.sv:59:      pop_o.valid <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_buffer.sv:62:      pop_o.valid <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_mux.sv:73:      rr_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_mux.sv:75:      rr_counter <= '0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_mux.sv:77:      rr_counter <= (rr_counter + {{($clog2(NB_IN_CHAN/NB_OUT_CHAN)-1){1'b0}},1'b1}); //[$clog2(NB_IN_CHAN)-1:0];
ips/hwpe-stream/rtl/hwpe_stream_tcdm_mux.sv:215:          last_winner[i] <= '0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_mux.sv:216:          last_req   [i] <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_mux.sv:219:          last_winner[i] <= '0;
ips/hwpe-stream/rtl/hwpe_stream_tcdm_mux.sv:220:          last_req   [i] <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:59:      first_state <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:61:      first_state <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:65:      first_state <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:99:      stream_strb_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:101:      stream_strb_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:110:      strb_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:112:      strb_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:121:      strb_rotate_q     <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:122:      strb_rotate_inv_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:125:      strb_rotate_q     <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:126:      strb_rotate_inv_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:137:      stream_data_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:139:      stream_data_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:170:      int_data_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:171:      int_strb_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:172:      int_valid_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:175:      int_data_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:176:      int_strb_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:177:      int_valid_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink_realign.sv:185:      int_valid_q <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_sidech.sv:57:      pop_pointer_cs  <= {ADDR_DEPTH {1'b0}};
ips/hwpe-stream/rtl/hwpe_stream_fifo_sidech.sv:58:      push_pointer_cs <= {ADDR_DEPTH {1'b0}};
ips/hwpe-stream/rtl/hwpe_stream_fifo_sidech.sv:62:      pop_pointer_cs  <= {ADDR_DEPTH {1'b0}};
ips/hwpe-stream/rtl/hwpe_stream_fifo_sidech.sv:63:      push_pointer_cs <= {ADDR_DEPTH {1'b0}};
ips/hwpe-stream/rtl/hwpe_stream_fifo_sidech.sv:176:            fifo_registers[i] <= '0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_sidech.sv:180:            fifo_registers[i] <= '0;
ips/hwpe-stream/rtl/hwpe_stream_sink.sv:150:      flags_o.done <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_sink.sv:152:      flags_o.done <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_source_realign.sv:69:      strb_rotate_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_source_realign.sv:70:      strb_rotate_inv_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_source_realign.sv:73:      strb_rotate_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_source_realign.sv:74:      strb_rotate_inv_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_source_realign.sv:87:      stream_data_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_source_realign.sv:89:      stream_data_q <= '0;
ips/hwpe-stream/rtl/hwpe_stream_source.sv:130:          stream_valid_r <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_source.sv:132:          stream_valid_r <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_source.sv:135:            stream_valid_r <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_source.sv:139:            stream_valid_r <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_source.sv:146:          stream_data_r <= '0;
ips/hwpe-stream/rtl/hwpe_stream_source.sv:148:          stream_data_r <= '0;
ips/hwpe-stream/rtl/hwpe_stream_source.sv:180:      flags_o.done <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_source.sv:182:      flags_o.done <= 1'b0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall_sidech.sv:53:      pop_pointer_cs  <= '0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall_sidech.sv:54:      push_pointer_cs <= '0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall_sidech.sv:58:      pop_pointer_cs  <= '0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall_sidech.sv:59:      push_pointer_cs <= '0;
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall_sidech.sv:182:            fifo_registers[i] <= {(DATA_WIDTH+DATA_WIDTH/8+SIDECH_WIDTH) {1'b0}};
ips/hwpe-stream/rtl/hwpe_stream_fifo_earlystall_sidech.sv:186:            fifo_registers[i] <= {(DATA_WIDTH+DATA_WIDTH/8+SIDECH_WIDTH) {1'b0}};
ips/jtag_pulp/src/tap_top.v:177:        test_logic_reset<= 1'b0;
ips/jtag_pulp/src/tap_top.v:185:    run_test_idle<= 1'b0;
ips/jtag_pulp/src/tap_top.v:187:    run_test_idle<= 1'b0;
ips/jtag_pulp/src/tap_top.v:192:    run_test_idle<= 1'b0;
ips/jtag_pulp/src/tap_top.v:199:    sel_dr_scan<= 1'b0;
ips/jtag_pulp/src/tap_top.v:201:    sel_dr_scan<= 1'b0;
ips/jtag_pulp/src/tap_top.v:206:    sel_dr_scan<= 1'b0;
ips/jtag_pulp/src/tap_top.v:213:    capture_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:215:    capture_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:220:    capture_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:227:    shift_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:229:    shift_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:234:    shift_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:241:    exit1_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:243:    exit1_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:248:    exit1_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:255:    pause_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:257:    pause_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:262:    pause_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:269:    exit2_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:271:    exit2_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:276:    exit2_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:283:    update_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:285:    update_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:290:    update_dr<= 1'b0;
ips/jtag_pulp/src/tap_top.v:297:    sel_ir_scan<= 1'b0;
ips/jtag_pulp/src/tap_top.v:299:    sel_ir_scan<= 1'b0;
ips/jtag_pulp/src/tap_top.v:304:    sel_ir_scan<= 1'b0;
ips/jtag_pulp/src/tap_top.v:311:    capture_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:313:    capture_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:318:    capture_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:325:    shift_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:327:    shift_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:332:    shift_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:339:    exit1_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:341:    exit1_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:346:    exit1_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:353:    pause_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:355:    pause_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:360:    pause_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:367:    exit2_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:369:    exit2_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:374:    exit2_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:381:    update_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:383:    update_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:388:    update_ir<= 1'b0;
ips/jtag_pulp/src/tap_top.v:411:    jtag_ir[`IR_LENGTH-1:0] <=  `IR_LENGTH'b0;
ips/jtag_pulp/src/tap_top.v:413:    jtag_ir <=  4'b0101;          // This value is fixed for easier fault detection
ips/jtag_pulp/src/tap_top.v:463:    bypass_reg<= 1'b0;
ips/jtag_pulp/src/jtag_axi_wrap.sv:162:	 axireg_p <= 64'b0;
ips/jtag_pulp/src/jtag_rst_synch.sv:25:	   trst1 <= 1'b0;
ips/jtag_pulp/src/jtag_rst_synch.sv:26:	   trst2 <= 1'b0;
ips/jtag_pulp/src/jtag_rst_synch.sv:27:	   trst3 <= 1'b0;
ips/jtag_pulp/src/jtag_rst_synch.sv:28:	   trst4 <= 1'b0;
ips/jtag_pulp/src/jtag_rst_synch.sv:29:	   trst5 <= 1'b0;
ips/jtag_pulp/src/jtag_enable_synch.sv:25:	     tck1 <= 1'b0;
ips/jtag_pulp/src/jtag_enable_synch.sv:26:	     tck2 <= 1'b0;
ips/jtag_pulp/src/jtag_enable_synch.sv:27:	     tck3 <= 1'b0;
ips/jtag_pulp/src/bscell.sv:34:	     r_datasample <= 1'b0;
ips/jtag_pulp/src/bscell.sv:35:	     r_dataout    <= 1'b0;
ips/jtag_pulp/src/jtag_sync.sv:24:	   synch1 <= 1'b0;
ips/jtag_pulp/src/jtag_sync.sv:25:	   synch2 <= 1'b0;
ips/jtag_pulp/src/jtag_sync.sv:26:	   synch3 <= 1'b0;
ips/jtag_pulp/src/jtag_sync.sv:27:	   synched <= 1'b0;
ips/apb_interrupt_cntrl/apb_interrupt_cntrl.sv:192:      r_mask       <= '0;
ips/apb_interrupt_cntrl/apb_interrupt_cntrl.sv:193:      r_int        <= '0;
ips/apb_interrupt_cntrl/apb_interrupt_cntrl.sv:194:      r_ack        <= '0;
ips/apb_interrupt_cntrl/apb_interrupt_cntrl.sv:195:      r_fifo_event <= '0;
ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv:66:         RR_FLAG <= 1'b0;
ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv:27:            RR_FLAG_o <= '0;
ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv:35:                  RR_FLAG_o <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv:262:                        addr_q <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv:329:            data_rID_o  <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv:330:            data_raux_o <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv:351:          valid_q <= 1'b0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv:352:          rdata_q <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv:355:          r_opc_q     <= '0;
ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv:66:        RR_FLAG <= 1'b0;
ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv:28:           RR_FLAG_o <= '0;
ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv:35:                  RR_FLAG_o <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv:94:            CountBurst_CS <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv:96:            RDATA_REG   <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv:97:            RID_REG     <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv:98:            RUSER_REG   <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv:99:            ARADDR_REG  <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv:100:            ARLEN_REG   <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv:101:            ARSIZE_REG  <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv:112:                ARADDR_REG <= ARADDR_i[MEM_ADDR_WIDTH-1 : 0];
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv:105:            CountBurst_CS   <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv:106:            AWID_REG        <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv:107:            AWUSER_REG      <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv:108:            AWADDR_REG      <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv:109:            AWLEN_REG       <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv:110:            AWSIZE_REG      <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv:121:                AWADDR_REG  <= AWADDR_i[MEM_ADDR_WIDTH-1 : 0];
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv:59:         data_r_rdata_q <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv:60:         size_offset_info <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv:62:         rvalid_mask <= '0;
ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv:69:            data_r_rdata_q[0] <= data_r_rdata_i[0];
ips/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv:120:             sampled_data_aux <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv:73:          data_r_aux_o    <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv:74:          data_r_ID_o     <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv:75:          master_PADDR_Q  <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv:76:          master_PWDATA_Q <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv:77:          master_PWRITE_Q <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv:79:          data_r_rdata_o <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv:80:          data_r_opc_o   <= '0;
ips/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv:81:          data_r_valid_o <= 1'b0;
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM.sv:53:               r_valid_o <= '0;
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM.sv:54:               r_aux_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM.sv:55:               r_id_o    <= '0;
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM.sv:59:                     ram[i]    <= '0;
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM.sv:87:                     r_valid_o <= 1'b0;
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM_STALL.sv:63:         gnt_o <= 0;
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM_STALL.sv:75:               r_valid_int <= '0;
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM_STALL.sv:76:               r_aux_int   <= '0;
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM_STALL.sv:77:               r_id_int    <= '0;
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM_STALL.sv:81:                     ram[i]    <= '0;
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM_STALL.sv:104:                     Q_int <= ram[A[LOG_NUM_ROWS-1:0]];
ips/L2_tcdm_hybrid_interco/TB/L2_SP_RAM_STALL.sv:109:                     r_valid_int <= 1'b0;
ips/L2_tcdm_hybrid_interco/TB/generic_fifo.sv:86:               Pop_Pointer_CS  <= {ADDR_DEPTH {1'b0}};
ips/L2_tcdm_hybrid_interco/TB/generic_fifo.sv:87:               Push_Pointer_CS <= {ADDR_DEPTH {1'b0}};
ips/L2_tcdm_hybrid_interco/TB/generic_fifo.sv:241:         FIFO_REGISTERS[i] <= {DATA_WIDTH {1'b0}};
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:55:          AWID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:56:          AWADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:57:          AWLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:58:          AWSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:59:          AWBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:60:          AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:61:          AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:62:          AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:63:          AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:64:          AWUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:65:          AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:66:          AWVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:75:          WDATA      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:76:          WSTRB      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:77:          WLAST      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:78:          WUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:79:          WVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:88:          ARID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:89:          ARADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:90:          ARLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:91:          ARSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:92:          ARBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:93:          ARLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:94:          ARCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:95:          ARPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:96:          ARREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:97:          ARUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:98:          ARQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:99:          ARVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:116:              AWLEN       <=  8'h00;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:117:              AWSIZE      <=  3'b010;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:118:              AWBURST     <=  2'b01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:119:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:120:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:121:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:122:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:124:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:127:              AWID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:128:              AWADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:129:              AWLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:130:              AWSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:131:              AWBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:132:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:133:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:134:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:135:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:136:              AWUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:137:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:138:              AWVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:151:              AWLEN       <=  8'h00;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:152:              AWSIZE      <=  3'b011;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:153:              AWBURST     <=  2'b01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:154:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:155:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:156:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:157:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:159:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:162:              AWID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:163:              AWADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:164:              AWLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:165:              AWSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:166:              AWBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:167:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:168:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:169:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:170:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:171:              AWUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:172:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:173:              AWVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:186:              AWLEN       <=  8'h01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:187:              AWSIZE      <=  3'b011;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:188:              AWBURST     <=  2'b01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:189:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:190:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:191:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:192:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:194:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:197:              AWID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:198:              AWADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:199:              AWLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:200:              AWSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:201:              AWBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:202:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:203:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:204:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:205:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:206:              AWUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:207:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:208:              AWVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:221:              AWLEN       <=  8'h03;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:222:              AWSIZE      <=  3'b011;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:223:              AWBURST     <=  2'b01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:224:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:225:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:226:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:227:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:229:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:232:              AWID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:233:              AWADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:234:              AWLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:235:              AWSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:236:              AWBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:237:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:238:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:239:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:240:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:241:              AWUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:242:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:243:              AWVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:256:              AWLEN       <=  8'h07;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:257:              AWSIZE      <=  3'b011;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:258:              AWBURST     <=  2'b01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:259:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:260:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:261:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:262:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:264:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:267:              AWID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:268:              AWADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:269:              AWLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:270:              AWSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:271:              AWBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:272:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:273:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:274:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:275:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:276:              AWUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:277:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:278:              AWVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:292:              AWSIZE      <=  3'b011;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:293:              AWBURST     <=  2'b01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:294:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:295:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:296:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:297:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:299:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:302:              AWID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:303:              AWADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:304:              AWLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:305:              AWSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:306:              AWBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:307:              AWLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:308:              AWCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:309:              AWPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:310:              AWREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:311:              AWUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:312:              AWQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:313:              AWVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:335:              WDATA      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:336:              WSTRB      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:337:              WLAST      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:338:              WUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:339:              WVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:363:              WDATA      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:364:              WSTRB      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:365:              WLAST      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:366:              WUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:367:              WVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:383:              WDATA  <= wdata[0];
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:384:              WSTRB  <= be[0];
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:385:              WLAST  <= 1'b0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:397:              WDATA      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:398:              WSTRB      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:399:              WLAST      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:400:              WUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:401:              WVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:418:              WDATA  <= wdata[0];
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:419:              WSTRB  <= be[0];
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:420:              WLAST  <= 1'b0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:427:              WLAST  <= 1'b0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:434:              WLAST  <= 1'b0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:446:              WDATA      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:447:              WSTRB      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:448:              WLAST      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:449:              WUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:450:              WVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:476:              WDATA      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:477:              WSTRB      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:478:              WLAST      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:479:              WUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:480:              WVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:492:              ARLEN       <=  8'h00;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:493:              ARSIZE      <=  3'b010;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:494:              ARBURST     <=  2'b01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:495:              ARLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:496:              ARCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:497:              ARPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:498:              ARREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:500:              ARQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:503:              ARID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:504:              ARADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:505:              ARLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:506:              ARSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:507:              ARBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:508:              ARLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:509:              ARCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:510:              ARPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:511:              ARREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:512:              ARUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:513:              ARQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:514:              ARVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:527:              ARLEN       <=  8'h00;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:528:              ARSIZE      <=  3'b011;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:529:              ARBURST     <=  2'b01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:530:              ARLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:531:              ARCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:532:              ARPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:533:              ARREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:535:              ARQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:538:              ARID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:539:              ARADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:540:              ARLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:541:              ARSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:542:              ARBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:543:              ARLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:544:              ARCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:545:              ARPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:546:              ARREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:547:              ARUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:548:              ARQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:549:              ARVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:561:              ARLEN       <=  8'h01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:562:              ARSIZE      <=  3'b011;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:563:              ARBURST     <=  2'b01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:564:              ARLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:565:              ARCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:566:              ARPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:567:              ARREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:569:              ARQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:572:              ARID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:573:              ARADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:574:              ARLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:575:              ARSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:576:              ARBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:577:              ARLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:578:              ARCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:579:              ARPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:580:              ARREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:581:              ARUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:582:              ARQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:583:              ARVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:595:              ARLEN       <=  8'h03;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:596:              ARSIZE      <=  3'b011;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:597:              ARBURST     <=  2'b01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:598:              ARLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:599:              ARCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:600:              ARPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:601:              ARREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:603:              ARQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:606:              ARID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:607:              ARADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:608:              ARLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:609:              ARSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:610:              ARBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:611:              ARLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:612:              ARCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:613:              ARPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:614:              ARREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:615:              ARUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:616:              ARQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:617:              ARVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:630:              ARLEN       <=  8'h07;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:631:              ARSIZE      <=  3'b011;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:632:              ARBURST     <=  2'b01;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:633:              ARLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:634:              ARCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:635:              ARPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:636:              ARREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:638:              ARQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:641:              ARID        <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:642:              ARADDR      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:643:              ARLEN       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:644:              ARSIZE      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:645:              ARBURST     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:646:              ARLOCK      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:647:              ARCACHE     <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:648:              ARPROT      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:649:              ARREGION    <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:650:              ARUSER      <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:651:              ARQOS       <= '0;
ips/L2_tcdm_hybrid_interco/TB/AXI64_TGEN/traffic_pattern/TGEN_TASK.sv:652:              ARVALID     <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:74:      data_req_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:75:      data_add_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:76:      data_wen_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:77:      data_wdata_o <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:78:      data_be_o    <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:79:      data_aux_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:94:      data_wen_o   <= 1'b0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:100:      data_req_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:101:      data_add_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:102:      data_wen_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:103:      data_wdata_o <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:104:      data_be_o    <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:105:      data_aux_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:117:      data_wdata_o <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:118:      data_be_o    <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:122:      data_req_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:123:      data_add_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:124:      data_wen_o   <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:125:      data_wdata_o <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:126:      data_be_o    <= '0;
ips/L2_tcdm_hybrid_interco/TB/TGEN_32.sv:127:      data_aux_o   <= '0;
ips/hwpe-ctrl/tb/tb_hwpe_ctrl_seq_mult.sv:40:    clk_i <= #(TCP/2) 1'b0;
ips/hwpe-ctrl/tb/tb_hwpe_ctrl_seq_mult.sv:50:    rst_ni <= #TA 1'b0;
ips/hwpe-ctrl/tb/tb_hwpe_ctrl_seq_mult.sv:59:      start <= #TA 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:68:      s_enable_after <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:81:      offloading_core <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:103:          pointer_context <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:105:          pointer_context <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:115:          running_context <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:117:          running_context <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:127:          counter_pending <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:129:          counter_pending <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:153:    regfile_flags.is_mandatory  = (cfg.add[LOG_REGS+2-1:2] <= N_MANDATORY_REGS+N_RESERVED_REGS-1)                     ? 1 : 0;  // Accessed reg is mandatory (or reserved)
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:230:      flags_o.start      <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:231:      flags_o.is_working    <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:235:      flags_o.start      <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:236:      flags_o.is_working    <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:243:            flags_o.start      <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:244:            flags_o.is_working    <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:248:            flags_o.start      <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:261:            flags_o.start      <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:262:            flags_o.is_working    <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:266:            flags_o.start      <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:272:          flags_o.start      <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:273:          flags_o.is_working    <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:283:      regfile_flags.is_critical <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:287:      regfile_flags.is_critical <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:298:            regfile_flags.is_critical <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:304:            regfile_flags.is_critical <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:319:      flags_o.evt <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:321:      flags_o.evt <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:324:        flags_o.evt[i][N_EVT-1:1] <= (offloading_core[running_context] == i) ? ctrl_i.evt              : '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:326:        flags_o.evt[i][0] <= (offloading_core[running_context] == i)         ? regfile_flags.true_done : 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:333:      s_clear <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:334:      clear_o <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:338:        s_clear <= 2'b01;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:340:        s_clear <= s_clear + 2'b01;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:348:      cfg.r_id <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv:356:      cfg.r_valid <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile_latch.sv:144:               WDataIntxD[m] <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:85:      r_first_startup <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:86:      r_clear_first_startup <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:90:      r_first_startup[1] <= r_first_startup[0];
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:159:        regfile_mem_mandatory_dout <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:162:        regfile_mem_mandatory_dout <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:165:        regfile_mem_mandatory_dout <= regfile_mem_mandatory[regfile_in_i.addr[LOG_REGS-1:0]];
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:190:      offload_job_id <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:192:      offload_job_id <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:202:      running_job_id_incr <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:204:      running_job_id_incr <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:212:      running_job_id <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:214:      running_job_id <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:225:      offload_job_id_incr  <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:226:      regfile_out_rdata_int <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:231:          offload_job_id_incr   <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:235:          offload_job_id_incr <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:240:          regfile_out_rdata_int <= { 24'b0 , offload_job_id };
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:244:        offload_job_id_incr <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:248:      offload_job_id_incr <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:254:      r_was_testset   <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:255:      r_was_mandatory <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:258:      r_was_testset   <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:259:      r_was_mandatory <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:281:      regfile_mem_mandatory[4] <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:282:      regfile_mem_mandatory[5] <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:285:      regfile_mem_mandatory[4] <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:286:      regfile_mem_mandatory[5] <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:289:      regfile_mem_mandatory[4] <= { 24'b0 , running_job_id };
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:316:          regfile_mem_mandatory[3][(i+1)*8-1:i*8] <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:317:          regfile_mem_mandatory[6][(i+1)*8-1:i*8] <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:320:          regfile_mem_mandatory[3][(i+1)*8-1:i*8] <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:321:          regfile_mem_mandatory[6][(i+1)*8-1:i*8] <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:326:              regfile_mem_mandatory[3][(i+1)*8-1:i*8] <= 8'h01;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:330:              regfile_mem_mandatory[3][(i+1)*8-1:i*8] <= 8'h00;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:336:              regfile_mem_mandatory[3][(i+1)*8-1:i*8] <= 8'h00;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:367:      r_finished_cnt <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:370:      r_finished_cnt <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv:374:        r_finished_cnt <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:65:      busy_sticky <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:66:      done_sticky <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:67:      flags_o.valid <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:70:      busy_sticky <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:71:      done_sticky <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:72:      flags_o.valid <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:77:        busy_sticky <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:83:        done_sticky <= 1'b0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:213:      curr_addr <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:214:      curr_loop <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:215:      curr_op   <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:216:      curr_idx  <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:219:      curr_addr <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:220:      curr_loop <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:221:      curr_op   <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:222:      curr_idx  <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:248:      registers <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_ucode.sv:251:      registers <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_seq_mult.sv:43:      cnt <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_seq_mult.sv:46:      cnt <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_seq_mult.sv:49:      cnt <= 0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_seq_mult.sv:62:      prod_o <= '0;
ips/hwpe-ctrl/rtl/hwpe_ctrl_seq_mult.sv:65:      prod_o <= '0;
ips/riscv/verilator-model/dp_ram.sv:44:    rdata_a_o[  0+: 8] <= mem[addr_a_i +  0];
ips/riscv/verilator-model/dp_ram.sv:68:        if (be_b_i[0]) mem[addr_b_int    ] <= wdata_b_i[ 0+:8];
ips/riscv/tb/serDiv/tb_div.sv:11:AcqTrig_T     <= 0;
ips/riscv/tb/serDiv/tb_udiv.sv:11:AcqTrig_T     <= 0;
ips/riscv/tb/serDiv/tb_rem.sv:11:AcqTrig_T     <= 0;
ips/riscv/tb/serDiv/tb_urem.sv:11:AcqTrig_T     <= 0;
ips/riscv/riscv_if_stage.sv:346:      hwlp_dec_cnt_if <= '0;
ips/riscv/riscv_if_stage.sv:360:      instr_valid_id_o      <= 1'b0;
ips/riscv/riscv_if_stage.sv:361:      instr_rdata_id_o      <= '0;
ips/riscv/riscv_if_stage.sv:362:      illegal_c_insn_id_o   <= 1'b0;
ips/riscv/riscv_if_stage.sv:363:      is_compressed_id_o    <= 1'b0;
ips/riscv/riscv_if_stage.sv:364:      pc_id_o               <= '0;
ips/riscv/riscv_if_stage.sv:365:      is_hwlp_id_q          <= 1'b0;
ips/riscv/riscv_if_stage.sv:366:      hwlp_dec_cnt_id_o     <= '0;
ips/riscv/riscv_if_stage.sv:384:        instr_valid_id_o    <= 1'b0;
ips/riscv/riscv_load_store_unit.sv:167:      data_type_q     <= '0;
ips/riscv/riscv_load_store_unit.sv:168:      rdata_offset_q  <= '0;
ips/riscv/riscv_load_store_unit.sv:169:      data_sign_ext_q <= '0;
ips/riscv/riscv_load_store_unit.sv:170:      data_we_q       <= 1'b0;
ips/riscv/riscv_load_store_unit.sv:175:      rdata_offset_q  <= data_addr_int[1:0];
ips/riscv/riscv_load_store_unit.sv:300:      rdata_q       <= '0;
ips/riscv/riscv_apu_disp.sv:105:      valid_inflight   <= 1'b0;
ips/riscv/riscv_apu_disp.sv:106:      valid_waiting    <= 1'b0;
ips/riscv/riscv_apu_disp.sv:107:      addr_inflight    <= '0;
ips/riscv/riscv_apu_disp.sv:108:      addr_waiting     <= '0;
ips/riscv/riscv_apu_disp.sv:156:      apu_lat    <= '0;
ips/riscv/riscv_cs_registers.sv:635:        frm_q          <= '0;
ips/riscv/riscv_cs_registers.sv:636:        fflags_q       <= '0;
ips/riscv/riscv_cs_registers.sv:637:        fprec_q        <= '0;
ips/riscv/riscv_cs_registers.sv:640:        uepc_q         <= '0;
ips/riscv/riscv_cs_registers.sv:641:        ucause_q       <= '0;
ips/riscv/riscv_cs_registers.sv:642:        mtvec_reg_q    <= '0;
ips/riscv/riscv_cs_registers.sv:643:	utvec_q        <= '0;
ips/riscv/riscv_cs_registers.sv:653:      mepc_q      <= '0;
ips/riscv/riscv_cs_registers.sv:654:      mcause_q    <= '0;
ips/riscv/riscv_cs_registers.sv:843:      id_valid_q <= 1'b0;
ips/riscv/riscv_cs_registers.sv:845:      PCER_q <= '0;
ips/riscv/riscv_cs_registers.sv:850:        PCCR_q[i]     <= '0;
ips/riscv/riscv_cs_registers.sv:851:        PCCR_inc_q[i] <= '0;
ips/riscv/riscv_id_stage.sv:1317:      alu_en_ex_o                 <= '0;
ips/riscv/riscv_id_stage.sv:1319:      alu_operand_a_ex_o          <= '0;
ips/riscv/riscv_id_stage.sv:1320:      alu_operand_b_ex_o          <= '0;
ips/riscv/riscv_id_stage.sv:1321:      alu_operand_c_ex_o          <= '0;
ips/riscv/riscv_id_stage.sv:1322:      bmask_a_ex_o                <= '0;
ips/riscv/riscv_id_stage.sv:1323:      bmask_b_ex_o                <= '0;
ips/riscv/riscv_id_stage.sv:1324:      imm_vec_ext_ex_o            <= '0;
ips/riscv/riscv_id_stage.sv:1325:      alu_vec_mode_ex_o           <= '0;
ips/riscv/riscv_id_stage.sv:1327:      mult_operator_ex_o          <= '0;
ips/riscv/riscv_id_stage.sv:1328:      mult_operand_a_ex_o         <= '0;
ips/riscv/riscv_id_stage.sv:1329:      mult_operand_b_ex_o         <= '0;
ips/riscv/riscv_id_stage.sv:1330:      mult_operand_c_ex_o         <= '0;
ips/riscv/riscv_id_stage.sv:1331:      mult_en_ex_o                <= 1'b0;
ips/riscv/riscv_id_stage.sv:1332:      mult_sel_subword_ex_o       <= 1'b0;
ips/riscv/riscv_id_stage.sv:1333:      mult_signed_mode_ex_o       <= 2'b00;
ips/riscv/riscv_id_stage.sv:1334:      mult_imm_ex_o               <= '0;
ips/riscv/riscv_id_stage.sv:1336:      mult_dot_op_a_ex_o          <= '0;
ips/riscv/riscv_id_stage.sv:1337:      mult_dot_op_b_ex_o          <= '0;
ips/riscv/riscv_id_stage.sv:1338:      mult_dot_op_c_ex_o          <= '0;
ips/riscv/riscv_id_stage.sv:1339:      mult_dot_signed_ex_o        <= '0;
ips/riscv/riscv_id_stage.sv:1341:      fpu_op_ex_o                 <= '0;
ips/riscv/riscv_id_stage.sv:1343:      apu_en_ex_o                 <= '0;
ips/riscv/riscv_id_stage.sv:1344:      apu_type_ex_o               <= '0;
ips/riscv/riscv_id_stage.sv:1345:      apu_op_ex_o                 <= '0;
ips/riscv/riscv_id_stage.sv:1346:      apu_lat_ex_o                <= '0;
ips/riscv/riscv_id_stage.sv:1347:      apu_operands_ex_o[0]        <= '0;
ips/riscv/riscv_id_stage.sv:1348:      apu_operands_ex_o[1]        <= '0;
ips/riscv/riscv_id_stage.sv:1349:      apu_operands_ex_o[2]        <= '0;
ips/riscv/riscv_id_stage.sv:1350:      apu_flags_ex_o              <= '0;
ips/riscv/riscv_id_stage.sv:1351:      apu_waddr_ex_o              <= '0;
ips/riscv/riscv_id_stage.sv:1354:      regfile_waddr_ex_o          <= 6'b0;
ips/riscv/riscv_id_stage.sv:1355:      regfile_we_ex_o             <= 1'b0;
ips/riscv/riscv_id_stage.sv:1357:      regfile_alu_waddr_ex_o      <= 6'b0;
ips/riscv/riscv_id_stage.sv:1358:      regfile_alu_we_ex_o         <= 1'b0;
ips/riscv/riscv_id_stage.sv:1359:      prepost_useincr_ex_o        <= 1'b0;
ips/riscv/riscv_id_stage.sv:1361:      csr_access_ex_o             <= 1'b0;
ips/riscv/riscv_id_stage.sv:1364:      data_we_ex_o                <= 1'b0;
ips/riscv/riscv_id_stage.sv:1365:      data_type_ex_o              <= 2'b0;
ips/riscv/riscv_id_stage.sv:1366:      data_sign_ext_ex_o          <= 1'b0;
ips/riscv/riscv_id_stage.sv:1367:      data_reg_offset_ex_o        <= 2'b0;
ips/riscv/riscv_id_stage.sv:1368:      data_req_ex_o               <= 1'b0;
ips/riscv/riscv_id_stage.sv:1369:      data_load_event_ex_o        <= 1'b0;
ips/riscv/riscv_id_stage.sv:1371:      data_misaligned_ex_o        <= 1'b0;
ips/riscv/riscv_id_stage.sv:1373:      pc_ex_o                     <= '0;
ips/riscv/riscv_id_stage.sv:1375:      branch_in_ex_o              <= 1'b0;
ips/riscv/riscv_id_stage.sv:1473:          data_load_event_ex_o      <= 1'b0;
ips/riscv/riscv_id_stage.sv:1476:        data_misaligned_ex_o        <= 1'b0;
ips/riscv/riscv_id_stage.sv:1487:        regfile_we_ex_o             <= 1'b0;
ips/riscv/riscv_id_stage.sv:1489:        regfile_alu_we_ex_o         <= 1'b0;
ips/riscv/riscv_id_stage.sv:1493:        data_req_ex_o               <= 1'b0;
ips/riscv/riscv_id_stage.sv:1494:        data_load_event_ex_o        <= 1'b0;
ips/riscv/riscv_id_stage.sv:1496:        data_misaligned_ex_o        <= 1'b0;
ips/riscv/riscv_id_stage.sv:1498:        branch_in_ex_o              <= 1'b0;
ips/riscv/riscv_id_stage.sv:1500:        apu_en_ex_o                 <= 1'b0;
ips/riscv/riscv_id_stage.sv:1506:       regfile_alu_we_ex_o         <= 1'b0;
ips/riscv/riscv_mult.sv:207:      mulh_carry_q <= 1'b0;
ips/riscv/riscv_mult.sv:214:        mulh_carry_q <= 1'b0;
ips/riscv/riscv_int_controller.sv:75:      irq_id_q    <= '0;
ips/riscv/riscv_int_controller.sv:76:      irq_sec_q   <= 1'b0;
ips/riscv/riscv_int_controller.sv:106:          irq_sec_q   <= 1'b0;
ips/riscv/riscv_core.sv:426:      core_busy_q <= 1'b0;
ips/riscv/riscv_register_file.sv:147:        mem[0] <= 32'b0;
ips/riscv/riscv_register_file.sv:150:        mem[0] <= 32'b0;
ips/riscv/riscv_register_file.sv:161:          mem[i] <= 32'b0;
ips/riscv/riscv_register_file.sv:178:            mem_fp[l] <= '0;
ips/riscv/riscv_debug_unit.sv:358:      debug_rvalid_o <= 1'b0;
ips/riscv/riscv_debug_unit.sv:425:      dbg_ssth_q  <= 1'b0;
ips/riscv/riscv_debug_unit.sv:493:      addr_q             <= '0;
ips/riscv/riscv_debug_unit.sv:494:      wdata_q            <= '0;
ips/riscv/riscv_debug_unit.sv:497:      regfile_rreq_q     <= 1'b0;
ips/riscv/riscv_debug_unit.sv:498:      regfile_fp_sel_q   <= 1'b0;
ips/riscv/riscv_debug_unit.sv:499:      csr_req_q          <= 1'b0;
ips/riscv/riscv_debug_unit.sv:500:      jump_req_q         <= 1'b0;
ips/riscv/riscv_debug_unit.sv:502:      settings_q         <= 1'b0;
ips/riscv/riscv_ex_stage.sv:458:      regfile_waddr_lsu   <= '0;
ips/riscv/riscv_ex_stage.sv:459:      regfile_we_lsu      <= 1'b0;
ips/riscv/riscv_ex_stage.sv:472:        regfile_we_lsu    <= 1'b0;
ips/riscv/riscv_prefetch_buffer.sv:367:      instr_addr_q    <= '0;
ips/riscv/riscv_L0_buffer.sv:246:      L0_buffer       <= '0;
ips/riscv/riscv_L0_buffer.sv:247:      addr_q          <= '0;
ips/riscv/riscv_L0_buffer.sv:248:      //fetch_valid_int <= '0;
ips/riscv/riscv_controller.sv:807:      jump_done_q    <= 1'b0;
ips/riscv/riscv_controller.sv:808:      boot_done_q    <= 1'b0;
ips/riscv/riscv_hwloop_regs.sv:73:      hwlp_start_q <= '{default: 32'b0};
ips/riscv/riscv_hwloop_regs.sv:89:      hwlp_end_q <= '{default: 32'b0};
ips/riscv/riscv_hwloop_regs.sv:110:      hwlp_counter_q <= '{default: 32'b0};
ips/riscv/riscv_register_file_latch.sv:135:           wdata_a_q        <= '0;
ips/riscv/riscv_register_file_latch.sv:136:           wdata_b_q        <= '0;
ips/riscv/riscv_register_file_latch.sv:137:           waddr_onehot_b_q <= '0;
ips/riscv/riscv_prefetch_L0_buffer.sv:521:      addr_q         <= '0;
ips/riscv/riscv_prefetch_L0_buffer.sv:522:      is_hwlp_q      <= 1'b0;
ips/riscv/riscv_prefetch_L0_buffer.sv:524:      rdata_last_q   <= '0;
ips/riscv/riscv_prefetch_L0_buffer.sv:537:              //rdata_last_q <= rdata_L0[3];
ips/riscv/riscv_prefetch_L0_buffer.sv:540:                   rdata_last_q <= rdata_L0[3];//rdata;
ips/riscv/riscv_alu_div.sv:186:       AReg_DP    <= '0;
ips/riscv/riscv_alu_div.sv:187:       BReg_DP    <= '0;
ips/riscv/riscv_alu_div.sv:188:       ResReg_DP  <= '0;
ips/riscv/riscv_alu_div.sv:189:       Cnt_DP     <= '0;
ips/riscv/riscv_alu_div.sv:190:       RemSel_SP  <= 1'b0;
ips/riscv/riscv_alu_div.sv:191:       CompInv_SP <= 1'b0;
ips/riscv/riscv_alu_div.sv:192:       ResInv_SP  <= 1'b0;
ips/riscv/riscv_fetch_fifo.sv:245:      addr_Q    <= '{default: '0};
ips/riscv/riscv_fetch_fifo.sv:246:      rdata_Q   <= '{default: '0};
ips/riscv/riscv_fetch_fifo.sv:247:      valid_Q   <= '0;
ips/riscv/riscv_fetch_fifo.sv:248:      is_hwlp_Q <= '0;
ips/riscv/riscv_fetch_fifo.sv:255:        valid_Q    <= '0;
ips/riscv/riscv_fetch_fifo.sv:256:        is_hwlp_Q  <= '0;
ips/hwpe-mac-engine/rtl/mac_engine.sv:96:      r_mult <= '0;
ips/hwpe-mac-engine/rtl/mac_engine.sv:99:      r_mult <= '0;
ips/hwpe-mac-engine/rtl/mac_engine.sv:113:      r_mult_valid <= '0;
ips/hwpe-mac-engine/rtl/mac_engine.sv:116:      r_mult_valid <= '0;
ips/hwpe-mac-engine/rtl/mac_engine.sv:129:      r_acc <= '0;
ips/hwpe-mac-engine/rtl/mac_engine.sv:132:      r_acc <= '0;
ips/hwpe-mac-engine/rtl/mac_engine.sv:149:      r_acc_valid <= '0;
ips/hwpe-mac-engine/rtl/mac_engine.sv:152:      r_acc_valid <= '0;
ips/hwpe-mac-engine/rtl/mac_engine.sv:193:      r_cnt <= '0;
ips/hwpe-mac-engine/rtl/mac_engine.sv:196:      r_cnt <= '0;
ips/hwpe-mac-engine/rtl/keccak.v:52:        i <= 0;
ips/hwpe-mac-engine/rtl/keccak.v:54:        i <= {i[9:0], state & f_ack};
ips/hwpe-mac-engine/rtl/keccak.v:58:        state <= 0;
ips/hwpe-mac-engine/rtl/keccak.v:85:        out_ready <= 0;
ips/hwpe-mac-engine/rtl/f_permutation.v:37:      if (reset) i <= 0;
ips/hwpe-mac-engine/rtl/f_permutation.v:38:      else       i <= {i[9:0], accept};
ips/hwpe-mac-engine/rtl/f_permutation.v:41:      if (reset) calc <= 0;
ips/hwpe-mac-engine/rtl/f_permutation.v:50:        out_ready <= 0;
ips/hwpe-mac-engine/rtl/f_permutation.v:52:        out_ready <= 0;
ips/hwpe-mac-engine/rtl/f_permutation.v:66:        out <= 0;
ips/hwpe-mac-engine/rtl/padder.v:47:        out <= 0;
ips/hwpe-mac-engine/rtl/padder.v:49:        out <= {out[575-64:0], v1};
ips/hwpe-mac-engine/rtl/padder.v:53:        i <= 0;
ips/hwpe-mac-engine/rtl/padder.v:55:        i <= {i[7:0], 1'b1} & {9{~ f_ack}};
ips/hwpe-mac-engine/rtl/padder.v:56:/*    if (f_ack)  i <= 0; */
ips/hwpe-mac-engine/rtl/padder.v:57:/*    if (update) i <= {i[7:0], 1'b1}; // increase length */
ips/hwpe-mac-engine/rtl/padder.v:61:        state <= 0;
ips/hwpe-mac-engine/rtl/padder.v:67:        done <= 0;
ips/zero-riscy/zeroriscy_cs_registers.sv:286:      mepc_q     <= '0;
ips/zero-riscy/zeroriscy_cs_registers.sv:287:      mcause_q   <= '0;
ips/zero-riscy/zeroriscy_cs_registers.sv:450:      id_valid_q <= 1'b0;
ips/zero-riscy/zeroriscy_cs_registers.sv:452:      PCER_q <= '0;
ips/zero-riscy/zeroriscy_cs_registers.sv:457:        PCCR_q[i]     <= '0;
ips/zero-riscy/zeroriscy_cs_registers.sv:458:        PCCR_inc_q[i] <= '0;
ips/zero-riscy/zeroriscy_int_controller.sv:59:      irq_id_q    <= '0;
ips/zero-riscy/zeroriscy_core.sv:251:      core_busy_q <= 1'b0;
ips/zero-riscy/zeroriscy_if_stage.sv:240:              instr_valid_id_o      <= 1'b0;
ips/zero-riscy/zeroriscy_if_stage.sv:241:              instr_rdata_id_o      <= '0;
ips/zero-riscy/zeroriscy_if_stage.sv:242:              illegal_c_insn_id_o   <= 1'b0;
ips/zero-riscy/zeroriscy_if_stage.sv:243:              is_compressed_id_o    <= 1'b0;
ips/zero-riscy/zeroriscy_if_stage.sv:244:              pc_id_o               <= '0;
ips/zero-riscy/zeroriscy_if_stage.sv:257:                instr_valid_id_o    <= 1'b0;
ips/zero-riscy/zeroriscy_prefetch_buffer.sv:240:      instr_addr_q    <= '0;
ips/zero-riscy/zeroriscy_multdiv_slow.sv:169:      multdiv_state_q     <= '0;
ips/zero-riscy/zeroriscy_multdiv_slow.sv:170:      accum_window_q   <= '0;
ips/zero-riscy/zeroriscy_multdiv_slow.sv:171:      op_b_shift_q     <= '0;
ips/zero-riscy/zeroriscy_multdiv_slow.sv:172:      op_a_shift_q     <= '0;
ips/zero-riscy/zeroriscy_multdiv_slow.sv:174:      op_numerator_q   <= '0;
ips/zero-riscy/zeroriscy_multdiv_slow.sv:183:                        accum_window_q <= {  ~(op_a_ext[32] & op_b_i[0]),  op_a_ext[31:0] & {32{op_b_i[0]}}  };
ips/zero-riscy/zeroriscy_multdiv_slow.sv:189:                        accum_window_q <= { 1'b1, ~(op_a_ext[32] & op_b_i[0]),  op_a_ext[31:1] & {31{op_b_i[0]}}  };
ips/zero-riscy/zeroriscy_multdiv_slow.sv:211:                    op_a_shift_q   <= '0;
ips/zero-riscy/zeroriscy_multdiv_slow.sv:219:                    accum_window_q   <= { 32'h0, op_numerator_q[31]};
ips/zero-riscy/zeroriscy_multdiv_slow.sv:241:                        accum_window_q <= {next_reminder[31:0], op_numerator_q[multdiv_state_n]};
ips/zero-riscy/zeroriscy_multdiv_slow.sv:270:                        accum_window_q <= {1'b0, next_reminder[31:0]};
ips/zero-riscy/zeroriscy_id_stage.sv:666:      branch_set_q  <= 1'b0;
ips/zero-riscy/zeroriscy_register_file.sv:108:      wdata_a_q        <= '0;
ips/zero-riscy/zeroriscy_fetch_fifo.sv:205:      addr_Q    <= '{default: '0};
ips/zero-riscy/zeroriscy_fetch_fifo.sv:206:      rdata_Q   <= '{default: '0};
ips/zero-riscy/zeroriscy_fetch_fifo.sv:207:      valid_Q   <= '0;
ips/zero-riscy/zeroriscy_fetch_fifo.sv:214:        valid_Q    <= '0;
ips/zero-riscy/zeroriscy_controller.sv:500:      //jump_done_q <= 1'b0;
ips/zero-riscy/zeroriscy_load_store_unit.sv:169:      data_type_q     <= '0;
ips/zero-riscy/zeroriscy_load_store_unit.sv:170:      rdata_offset_q  <= '0;
ips/zero-riscy/zeroriscy_load_store_unit.sv:171:      data_sign_ext_q <= '0;
ips/zero-riscy/zeroriscy_load_store_unit.sv:172:      data_we_q       <= 1'b0;
ips/zero-riscy/zeroriscy_load_store_unit.sv:177:      rdata_offset_q  <= data_addr_int[1:0];
ips/zero-riscy/zeroriscy_load_store_unit.sv:302:      rdata_q       <= '0;
ips/zero-riscy/zeroriscy_load_store_unit.sv:303:      data_misaligned_q <= '0;
ips/zero-riscy/zeroriscy_load_store_unit.sv:304:      misaligned_addr_o <= 32'b0;
ips/zero-riscy/zeroriscy_register_file_ff.sv:85:          rf_reg_tmp[i] <= 'b0;
ips/zero-riscy/zeroriscy_multdiv_fast.sv:77:      mac_res_q         <= '0;
ips/zero-riscy/zeroriscy_multdiv_fast.sv:78:      div_counter_q     <= '0;
ips/zero-riscy/zeroriscy_multdiv_fast.sv:80:      op_denominator_q  <= '0;
ips/zero-riscy/zeroriscy_multdiv_fast.sv:81:      op_numerator_q    <= '0;
ips/zero-riscy/zeroriscy_multdiv_fast.sv:82:      op_quotient_q     <= '0;
ips/zero-riscy/zeroriscy_debug_unit.sv:337:      debug_rvalid_o <= 1'b0;
ips/zero-riscy/zeroriscy_debug_unit.sv:404:      dbg_ssth_q  <= 1'b0;
ips/zero-riscy/zeroriscy_debug_unit.sv:423:      addr_q             <= '0;
ips/zero-riscy/zeroriscy_debug_unit.sv:424:      wdata_q            <= '0;
ips/zero-riscy/zeroriscy_debug_unit.sv:427:      regfile_rreq_q     <= 1'b0;
ips/zero-riscy/zeroriscy_debug_unit.sv:428:      csr_req_q          <= 1'b0;
ips/zero-riscy/zeroriscy_debug_unit.sv:429:      jump_req_q         <= 1'b0;
ips/zero-riscy/zeroriscy_debug_unit.sv:431:      settings_q         <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:327:      sel_reg     <=  'h0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:328:      addr_reg    <=  'h0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:329:      data_in_reg <=  'h0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:330:      wr_reg      <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:345:    if(~trstn_i)               str_sync <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:353:      rdy_sync_tff1  <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:354:      rdy_sync_tff2  <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:355:      rdy_sync_tff2q <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:371:        rdy_o <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:460:       str_sync_wbff1  <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:461:       str_sync_wbff2  <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:462:       str_sync_wbff2q <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:475:      if(!axi_aresetn) err_reg <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:476:      else if(err_en) err_reg <= wr_reg ? ((axi_master_b_resp == 2'b00) ? 1'b0 : 1'b1) : ((axi_master_r_resp == 2'b00) ? 1'b0 : 1'b1);
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:482:    if(!axi_aresetn)   data_out_reg <= 32'h0;
ips/adv_dbg_if/rtl/adbg_axi_biu.sv:489:    if(!axi_aresetn)     rdy_sync <= 1'b0;
ips/adv_dbg_if/rtl/adbg_crc32.v:113:    crc[31:0] <= {1'b0, crc[31:1]};
ips/adv_dbg_if/rtl/syncflop.v:96:	if(~RESETN) sync1 <= 1'b0;
ips/adv_dbg_if/rtl/syncflop.v:104:	if(~RESETN) sync2 <= 1'b0;
ips/adv_dbg_if/rtl/syncflop.v:112:	if(~RESETN) syncprev <= 1'b0;
ips/adv_dbg_if/rtl/syncflop.v:120:	if(~RESETN)         srflop <= 1'b0;
ips/adv_dbg_if/rtl/syncflop.v:121:	else if(D_RST)    srflop <= 1'b0;
ips/adv_dbg_if/rtl/adbg_axi_module.sv:328:            internal_register_select <= 1'h0;
ips/adv_dbg_if/rtl/adbg_axi_module.sv:362:            internal_reg_error <= 33'h0;
ips/adv_dbg_if/rtl/adbg_axi_module.sv:366:                   internal_reg_error[0] <= 1'b0;  // if write data is 1, reset the error bit
ips/adv_dbg_if/rtl/adbg_axi_module.sv:390:            address_counter <= 32'h0;
ips/adv_dbg_if/rtl/adbg_axi_module.sv:401:         operation <= 4'h0;
ips/adv_dbg_if/rtl/adbg_axi_module.sv:411:      if(~trstn_i)          bit_count <= 6'h0;
ips/adv_dbg_if/rtl/adbg_axi_module.sv:412:      else if(bit_ct_rst)   bit_count <= 6'h0;
ips/adv_dbg_if/rtl/adbg_axi_module.sv:430:         word_count <= 16'h0;
ips/adv_dbg_if/rtl/adbg_axi_module.sv:444:      if(~trstn_i) data_out_shift_reg <= 'h0;
ips/adv_dbg_if/rtl/adbg_axi_module.sv:446:      else if(out_reg_shift_en) data_out_shift_reg <= {1'b0, data_out_shift_reg[64:1]};
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:240:      sel_reg     <=  'h0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:241:      addr_reg    <=  'h0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:242:      data_in_reg <=  'h0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:243:      wr_reg      <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:258:    if(~trstn_i)               str_sync <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:266:      rdy_sync_tff1  <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:267:      rdy_sync_tff2  <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:268:      rdy_sync_tff2q <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:284:        rdy_o <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:316:       str_sync_wbff1  <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:317:       str_sync_wbff2  <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:318:       str_sync_wbff2q <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:331:      if(!rstn_i) err_reg <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:332:      else if(err_en) err_reg <= 1'b0; //TODO check if lint can return err
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:338:    if(!rstn_i)   data_out_reg <= 32'h0;
ips/adv_dbg_if/rtl/adbg_lint_biu.sv:345:    if(!rstn_i)     rdy_sync <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:282:            address_counter <= 32'h0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:294:            operation <= 4'h0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:307:            bit_count <= 6'h0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:309:            bit_count <= 6'h0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:328:      word_count <= 16'h0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:344:            data_out_shift_reg <= 32'h0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:348:            data_out_shift_reg <= {1'b0, data_out_shift_reg[31:1]};
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:357:            module_tdo_o <= data_out_shift_reg[0];
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:451:           if(word_count_zero) module_next_state <= STATE_idle;  // set up a burst of size 0, illegal.
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:535:    addr_sel <= 1'b1;  // Selects data for address_counter. 0 = data_register_i, 1 = incremented address count
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:536:    addr_ct_en <= 1'b0;  // Enable signal for address counter register
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:537:    op_reg_en <= 1'b0;  // Enable signal for 'operation' register
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:538:    bit_ct_en <= 1'b0;  // enable bit counter
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:539:    bit_ct_rst <= 1'b0;  // reset (zero) bit count register
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:540:    word_ct_sel <= 1'b1;  // Selects data for byte counter.  0 = data_register_i, 1 = decremented byte count
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:541:    word_ct_en <= 1'b0;   // Enable byte counter register
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:542:    out_reg_ld_en <= 1'b0;  // Enable parallel load of data_out_shift_reg
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:543:    out_reg_shift_en <= 1'b0;  // Enable shift of data_out_shift_reg
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:544:    tdo_output_sel <= 2'b1;   // 1 = data reg, 0 = biu_ready, 2 = crc_match, 3 = CRC data
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:545:    biu_strobe <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:546:    crc_clr <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:547:    crc_en <= 1'b0;      // add the input bit to the CRC calculation
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:548:    crc_in_sel <= 1'b0;  // 0 = tdo, 1 = tdi
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:549:    crc_shift_en <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:550:    out_reg_data_sel <= 1'b1;  // 0 = BIU data, 1 = internal register data
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:551:    regsel_ld_en <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:552:    cpusel_ld_en <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:553:    intreg_ld_en <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:554:    top_inhibit_o <= 1'b0;  // Don't disable the top-level module in the default case
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:559:           addr_sel <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:560:           word_ct_sel <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:599:           tdo_output_sel <= 2'h0;
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:604:             out_reg_data_sel <= 1'b0;  // select BIU data
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:624:           crc_in_sel <= 1'b0;  // read data in output shift register LSB (tdo)
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:629:             out_reg_data_sel <= 1'b0;  // select BIU data
ips/adv_dbg_if/rtl/adbg_or1k_module.sv:693:           tdo_output_sel <= 2'h0;  // Send the status bit to TDO
ips/adv_dbg_if/rtl/adbg_top.sv:168:            module_id_reg <= 5'h0;
ips/adv_dbg_if/rtl/adbg_top.sv:190:    input_shift_reg <= 'h0;
ips/adv_dbg_if/rtl/adbg_top.sv:319:            tdo_o <= 1'b0;
ips/adv_dbg_if/rtl/adbg_tap_top.v:398:    jtag_ir[`IR_LENGTH-1:0] <= `IR_LENGTH'b0;
ips/adv_dbg_if/rtl/adbg_tap_top.v:400:	jtag_ir[`IR_LENGTH-1:0] <= `IR_LENGTH'b0;
ips/adv_dbg_if/rtl/adbg_tap_top.v:402:    jtag_ir <= 4'b0101;          // This value is fixed for easier fault detection
ips/adv_dbg_if/rtl/adbg_tap_top.v:470:     bypass_reg <=  1'b0;
ips/adv_dbg_if/rtl/adbg_tap_top.v:472:     bypass_reg <=  1'b0;
ips/adv_dbg_if/rtl/adbg_tap_top.v:474:    bypass_reg<= 1'b0;
ips/adv_dbg_if/rtl/adbg_tap_top.v:545:    tdo_pad_o <= 1'b0;
ips/adv_dbg_if/rtl/adbg_tap_top.v:555:    tdo_padoe_o <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:161:           rd_op <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:167:           rd_op <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:173:           rd_op <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:179:           rd_op <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:282:      address_counter <= 32'h0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:293:      operation <= 4'h0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:304:    if(~trstn_i)             bit_count <= 6'h0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:305:    else if(bit_ct_rst)  bit_count <= 6'h0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:324:      word_count <= 16'h0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:338:    if(~trstn_i) data_out_shift_reg <= 'h0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:340:    else if(out_reg_shift_en) data_out_shift_reg <= {1'b0, data_out_shift_reg[64:1]};
ips/adv_dbg_if/rtl/adbg_lint_module.sv:347:    else if(tdo_output_sel == 2'h1) module_tdo_o <= data_out_shift_reg[0];
ips/adv_dbg_if/rtl/adbg_lint_module.sv:447:           if(word_count_zero) module_next_state <= STATE_idle;  // set up a burst of size 0, illegal.
ips/adv_dbg_if/rtl/adbg_lint_module.sv:531:    addr_sel <= 1'b1;  // Selects data for address_counter. 0 = data_register_i, 1 = incremented address count
ips/adv_dbg_if/rtl/adbg_lint_module.sv:532:    addr_ct_en <= 1'b0;  // Enable signal for address counter register
ips/adv_dbg_if/rtl/adbg_lint_module.sv:533:    op_reg_en <= 1'b0;  // Enable signal for 'operation' register
ips/adv_dbg_if/rtl/adbg_lint_module.sv:534:    bit_ct_en <= 1'b0;  // enable bit counter
ips/adv_dbg_if/rtl/adbg_lint_module.sv:535:    bit_ct_rst <= 1'b0;  // reset (zero) bit count register
ips/adv_dbg_if/rtl/adbg_lint_module.sv:536:    word_ct_sel <= 1'b1;  // Selects data for byte counter.  0 = data_register_i, 1 = decremented byte count
ips/adv_dbg_if/rtl/adbg_lint_module.sv:537:    word_ct_en <= 1'b0;   // Enable byte counter register
ips/adv_dbg_if/rtl/adbg_lint_module.sv:538:    out_reg_ld_en <= 1'b0;  // Enable parallel load of data_out_shift_reg
ips/adv_dbg_if/rtl/adbg_lint_module.sv:539:    out_reg_shift_en <= 1'b0;  // Enable shift of data_out_shift_reg
ips/adv_dbg_if/rtl/adbg_lint_module.sv:540:    tdo_output_sel <= 2'b1;   // 1 = data reg, 0 = biu_ready, 2 = crc_match, 3 = CRC data
ips/adv_dbg_if/rtl/adbg_lint_module.sv:541:    biu_strobe <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:542:    crc_clr <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:543:    crc_en <= 1'b0;      // add the input bit to the CRC calculation
ips/adv_dbg_if/rtl/adbg_lint_module.sv:544:    crc_in_sel <= 1'b0;  // 0 = tdo, 1 = tdi
ips/adv_dbg_if/rtl/adbg_lint_module.sv:545:    crc_shift_en <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:546:    out_reg_data_sel <= 1'b1;  // 0 = BIU data, 1 = internal register data
ips/adv_dbg_if/rtl/adbg_lint_module.sv:547:    regsel_ld_en <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:548:    intreg_ld_en <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:549:    error_reg_en <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:550:    biu_clr_err <= 1'b0;  // Set this to reset the BIU, clearing the biu_err bit
ips/adv_dbg_if/rtl/adbg_lint_module.sv:551:    top_inhibit_o <= 1'b0;  // Don't disable the top-level module in the default case
ips/adv_dbg_if/rtl/adbg_lint_module.sv:556:            addr_sel <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:557:            word_ct_sel <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:600:           tdo_output_sel <= 2'h0;
ips/adv_dbg_if/rtl/adbg_lint_module.sv:605:          out_reg_data_sel <= 1'b0;  // select BIU data
ips/adv_dbg_if/rtl/adbg_lint_module.sv:624:           crc_in_sel <= 1'b0;  // read data in output shift register LSB (tdo)
ips/adv_dbg_if/rtl/adbg_lint_module.sv:630:             out_reg_data_sel <= 1'b0;  // select BIU data
ips/adv_dbg_if/rtl/adbg_lint_module.sv:696:           tdo_output_sel <= 2'h0;  // Send the status bit to TDO
ips/adv_dbg_if/rtl/adbg_axionly_top.sv:159:            module_id_reg <= 5'h0;
ips/adv_dbg_if/rtl/adbg_axionly_top.sv:181:    input_shift_reg <= 'h0;
ips/adv_dbg_if/rtl/bytefifo.v:118:	  reg0 <= 8'h0;
ips/adv_dbg_if/rtl/bytefifo.v:128:	  reg1 <= 8'h0;
ips/adv_dbg_if/rtl/bytefifo.v:130:	  reg1 <= reg0;
ips/adv_dbg_if/rtl/bytefifo.v:138:	  reg2 <= 8'h0;
ips/adv_dbg_if/rtl/bytefifo.v:148:	  reg3 <= 8'h0;
ips/adv_dbg_if/rtl/bytefifo.v:158:	  reg4 <= 8'h0;
ips/adv_dbg_if/rtl/bytefifo.v:168:	  reg5 <= 8'h0;
ips/adv_dbg_if/rtl/bytefifo.v:178:	  reg6 <= 8'h0;
ips/adv_dbg_if/rtl/bytefifo.v:188:	  reg7 <= 8'h0;
ips/adv_dbg_if/rtl/bytefifo.v:200:	if(~RSTN)             counter <= 4'h0;
ips/adv_dbg_if/rtl/bytefifo.v:212:	  4'h1:     DATA_OUT <= reg0; 
ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv:93:            stall_bp <= '0;
ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv:101:                    stall_bp[i] <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv:112:         stall_bp_csff <= '0;
ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv:113:         stall_bp_tck  <= '0;
ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv:127:         stall_reg_csff <= '0;
ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv:128:         stall_reg_cpu  <= '0;
ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv:149:            stall_reg <= '0;
ips/adv_dbg_if/rtl/syncreg.v:103:	  regA <= 4'b0;
ips/adv_dbg_if/rtl/syncreg.v:113:	  regB <= 4'b0;
ips/adv_dbg_if/rtl/syncreg.v:123:	  strobe_toggle <= 1'b0;
ips/adv_dbg_if/rtl/adbg_lintonly_top.sv:84:            module_id_reg <= 5'h0;
ips/adv_dbg_if/rtl/adbg_lintonly_top.sv:106:    input_shift_reg <= 'h0;
ips/adv_dbg_if/rtl/adbg_lintonly_top.sv:165:            tdo_o <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:129:       addr_reg <= 32'h0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:130:       data_in_reg <= 32'h0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:131:       wr_reg <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:146:            str_sync <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:156:            rdy_sync_tff1 <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:157:            rdy_sync_tff2 <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:158:            rdy_sync_tff2q <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:168:                rdy_o <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:223:            str_sync_wbff1 <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:224:            str_sync_wbff2 <= 1'b0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:225:            str_sync_wbff2q <= 1'b0;      
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:241:            data_out_reg <= 32'h0;
ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:250:            rdy_sync <= 1'b0;
ips/axi/axi_node/axi_BW_allocator.sv:136:      outstanding_counter  <= '0;
ips/axi/axi_node/axi_BW_allocator.sv:146:                    outstanding_counter  <= '0;
ips/axi/axi_node/axi_BW_allocator.sv:165:    error_user_S <= '0;
ips/axi/axi_node/axi_BW_allocator.sv:166:    error_id_S   <= '0;
ips/axi/axi_node/axi_address_decoder_AR.sv:95:              assign match_region_int[j][i]  =  (enable_region_i[j][i] == 1'b1 ) ? (araddr_i >= START_ADDR_i[j][i]) && (araddr_i <= END_ADDR_i[j][i]) : 1'b0;
ips/axi/axi_node/axi_RR_Flag_Req.sv:64:           RR_FLAG_o <= '0;
ips/axi/axi_node/axi_RR_Flag_Req.sv:70:            RR_FLAG_o <= '0;
ips/axi/axi_node/axi_address_decoder_AW.sv:115:              assign match_region_int[j][i]  =  (enable_region_i[j][i] == 1'b1 ) ? (awaddr_i >= START_ADDR_i[j][i]) && (awaddr_i <= END_ADDR_i[j][i]) : 1'b0;
ips/axi/axi_node/axi_regs_top.sv:196:      wdata_done_reg_dly  <= 0;
ips/axi/axi_node/axi_regs_top.sv:197:      awaddr_done_reg_dly <= 0;
ips/axi/axi_node/axi_regs_top.sv:211:      awaddr_done_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:212:      waddr_reg       <= 0;
ips/axi/axi_node/axi_regs_top.sv:219:        awready   <= 0;
ips/axi/axi_node/axi_regs_top.sv:221:        waddr_reg <= {2'b00,s_axi_awaddr[31:2]};
ips/axi/axi_node/axi_regs_top.sv:226:        awaddr_done_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:236:      wdata_done_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:238:      wdata_reg      <= 0;
ips/axi/axi_node/axi_regs_top.sv:239:      wstrb_reg      <= 0;
ips/axi/axi_node/axi_regs_top.sv:245:        wready   <= 0;
ips/axi/axi_node/axi_regs_top.sv:253:        wdata_done_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:263:      bvalid            <= 0;
ips/axi/axi_node/axi_regs_top.sv:264:      wresp_done_reg    <= 0;
ips/axi/axi_node/axi_regs_top.sv:265:      wresp_running_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:278:          bvalid         <= 0;
ips/axi/axi_node/axi_regs_top.sv:280:          wresp_running_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:285:        bvalid         <= 0;
ips/axi/axi_node/axi_regs_top.sv:286:        wresp_done_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:287:        wresp_running_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:297:      araddr_done_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:299:      raddr_reg       <= 0;
ips/axi/axi_node/axi_regs_top.sv:305:        arready   <= 0;
ips/axi/axi_node/axi_regs_top.sv:312:        araddr_done_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:323:      rresp_done_reg    <= 0;
ips/axi/axi_node/axi_regs_top.sv:324:      rvalid            <= 0;
ips/axi/axi_node/axi_regs_top.sv:325:      rresp_running_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:338:          rvalid            <= 0;
ips/axi/axi_node/axi_regs_top.sv:340:          rresp_running_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:345:        rvalid         <= 0;
ips/axi/axi_node/axi_regs_top.sv:346:        rresp_done_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:347:        rresp_running_reg <= 0;
ips/axi/axi_node/axi_regs_top.sv:396:                    cfg_reg[ (y*4) + (k*4*N_REGION_MAX) + 2]    <= {  {(C_S_AXI_DATA_WIDTH-1) {1'b0}} , init_valid_rule_i [y][k]};
ips/axi/axi_node/apb_regs_top.sv:128:                     cfg_req_START_ADDR[PADDR_i[7:2]]  <= PWDATA_i[31:0];
ips/axi/axi_node/apb_regs_top.sv:133:                      cfg_req_END_ADDR[PADDR_i[7:2]]     <= PWDATA_i[31:0];
ips/axi/axi_node/apb_regs_top.sv:138:                      cfg_req_valid_rule[PADDR_i[7:2]]  <= PWDATA_i[N_MASTER_PORT-1:0];
ips/axi/axi_node/apb_regs_top.sv:143:                      cfg_req_END_ADDR[PADDR_i[7:2]]    <= PWDATA_i[N_MASTER_PORT-1:0];
ips/axi/axi_node/axi_BR_allocator.sv:143:      outstanding_counter  <= '0;
ips/axi/axi_node/axi_BR_allocator.sv:153:                    outstanding_counter  <= '0;
ips/axi/axi_node/axi_BR_allocator.sv:174:    CounterBurstCS <= '0;
ips/axi/axi_node/axi_BR_allocator.sv:175:    error_user_S   <= '0;
ips/axi/axi_node/axi_BR_allocator.sv:176:    error_id_S     <= '0;
ips/axi/axi_node/axi_BR_allocator.sv:177:    error_len_S    <= '0;
ips/axi/axi_slice_dc/dc_data_buffer.sv:38:                data <= '0;
ips/axi/axi_slice_dc/dc_full_detector.v:50:            latched_full_s <= 1'b0;
ips/axi/axi_slice/axi_buffer.sv:47:          elements <= 0;
ips/axi/axi_slice/axi_buffer.sv:68:            buffer[loop1] <= 0;
ips/axi/axi_slice/axi_buffer.sv:82:             pointer_out <= 0;
ips/axi/axi_slice/axi_buffer.sv:83:             pointer_in  <= 0;
ips/axi/axi_slice/axi_buffer.sv:94:                   pointer_in <= 0;
ips/axi/axi_slice/axi_buffer.sv:107:                   pointer_out <= 0;
ips/tech_cells_generic/pulp_clock_gating_async.sv:30:            r_sync_0 <= 1'b0;
ips/tech_cells_generic/pulp_clock_gating_async.sv:31:            r_sync_1 <= 1'b0;
ips/tech_cells_generic/pulp_clock_gating_async.sv:36:            r_sync_1 <= r_sync_0;
ips/timer_unit/timer_unit_counter.sv:54:         s_count_reg <= 0;
ips/timer_unit/timer_unit_counter.sv:63:         target_reached_o <= 1'b0;
ips/timer_unit/timer_unit_counter.sv:68:            target_reached_o <= 1'b0;
ips/timer_unit/timer_unit_counter_presc.sv:54:         s_count_reg <= 0;
ips/timer_unit/timer_unit_counter_presc.sv:63:         target_reached_o <= 1'b0;
ips/timer_unit/timer_unit_counter_presc.sv:68:            target_reached_o <= 1'b0;
ips/timer_unit/timer_unit.sv:146:	     s_req  <= 0;
ips/timer_unit/timer_unit.sv:147:	     s_wen  <= 0;
ips/timer_unit/timer_unit.sv:148:         s_addr <= 0;
ips/timer_unit/timer_unit.sv:149:	     r_id_o <= 0;
ips/timer_unit/timer_unit.sv:259:	     s_cfg_lo_reg       <= 0;
ips/timer_unit/timer_unit.sv:260:	     s_cfg_hi_reg       <= 0;
ips/timer_unit/timer_unit.sv:261:	     s_timer_cmp_lo_reg <= 0;
ips/timer_unit/timer_unit.sv:262:	     s_timer_cmp_hi_reg <= 0;
ips/timer_unit/timer_unit.sv:488:	     s_ref_clk0    <= 1'b0;
ips/timer_unit/timer_unit.sv:489:	     s_ref_clk1    <= 1'b0;
ips/timer_unit/timer_unit.sv:490:	     s_ref_clk2    <= 1'b0;
ips/timer_unit/timer_unit.sv:495:	     s_ref_clk1    <= s_ref_clk0;
ips/scm/latch_scm/register_file_1w_64b_1r_32b.sv:52:        DEST <= 0;
ips/scm/latch_scm/register_file_1w_64b_1r_32b.sv:56:        DEST <= ReadAddr[0];
ips/scm/latch_scm/register_file_1w_multi_port_read.sv:74:                    RAddrRegxDP[z] <= '0;
ips/scm/latch_scm/register_file_1w_multi_port_read.sv:140:            WDataIntxD <= '0;
ips/scm/fpga_scm/register_file_1r_1w_be.sv:45:      ReadData_reg <= '0;
ips/scm/fpga_scm/register_file_1r_1w_be.sv:59:      MemContent_int <= '0;
ips/scm/fpga_scm/register_file_1w_64b_1r_32b.sv:56:        DEST <= 0;
ips/scm/fpga_scm/register_file_1w_64b_1r_32b.sv:60:        DEST <= ReadAddr[0];
ips/scm/fpga_scm/register_file_1w_64b_multi_port_read_32b.sv:59:        DEST <= 0;
ips/scm/fpga_scm/register_file_1w_64b_multi_port_read_32b.sv:65:            DEST[j] <= ReadAddr[j][0];
ips/scm/fpga_scm/register_file_3r_2w.sv:60:        we_a_dec[i] <= 1'b0;
ips/scm/fpga_scm/register_file_3r_2w.sv:70:        we_b_dec[i] <= 1'b0;
ips/scm/fpga_scm/register_file_3r_2w.sv:82:          rf_reg[i] <= 'b0;
ips/scm/fpga_scm/register_file_1r_1w_raw.sv:56:        WriteEnable_and_ReadWriteSameAddr_reg <= (ReadAddr == WriteAddr) ? WriteEnable : 1'b0;
ips/scm/fpga_scm/register_file_1r_1w_raw.sv:73:          ReadData_reg <= '0;
ips/scm/fpga_scm/register_file_1r_1w_raw.sv:87:          MemContent_int <= '0;
ips/scm/fpga_scm/register_file_1r_1w_all.sv:45:      ReadData <= '0;
ips/scm/fpga_scm/register_file_1r_1w_all.sv:72:      MemContent_int <= '0;
ips/scm/fpga_scm/register_file_1r_1w_1row.sv:64:          ReadData_reg <= '0;
ips/scm/fpga_scm/register_file_1r_1w_1row.sv:78:          MemContent_int <= '0;
ips/scm/fpga_scm/register_file_2r_1w_asymm.sv:57:        we_dec[i] <= 1'b0;
ips/scm/fpga_scm/register_file_2r_1w_asymm.sv:69:          rf_reg[i] <= 'b0;
ips/scm/fpga_scm/register_file_2r_1w_asymm.sv:85:      ReadData_a <= {DATA_WIDTH{1'b0}};
ips/scm/fpga_scm/register_file_2r_1w_asymm.sv:93:      ReadAddr_b_reg <= {ASYMM_FACTOR*DATA_WIDTH{1'b0}};
ips/scm/fpga_scm/register_file_1r_1w.sv:68:          ReadData_reg <= '0;
ips/scm/fpga_scm/register_file_1r_1w.sv:82:          MemContent_int <= '0;
ips/scm/fpga_scm/register_file_2r_2w.sv:55:        we_a_dec[i] <= 1'b0;
ips/scm/fpga_scm/register_file_2r_2w.sv:65:        we_b_dec[i] <= 1'b0;
ips/scm/fpga_scm/register_file_2r_2w.sv:77:          rf_reg[i] <= 'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:131:            Zero_a_SP <='0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:132:            Zero_b_SP <='0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:133:            Inf_a_SP <='0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:134:            Inf_b_SP <='0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:135:            NaN_a_SP <='0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:136:            NaN_b_SP <='0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:174:            Sign_z_DP <= '0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:201:            RM_DP <= '0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:232:            Mant_a_norm_DP <= '0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:247:            Exp_a_norm_DP <= '0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:273:            Mant_b_norm_DP <= '0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv:288:            Exp_b_norm_DP <= '0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:121:            Precision_ctl_S<='b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:149:               State_ctl_S<=3'b010;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:153:               State_ctl_S<=3'b011;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:157:               State_ctl_S<=3'b100;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:189:            Div_start_dly_S<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:197:            Div_start_dly_S<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:207:            Div_enable_SO<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:215:            Div_enable_SO<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:230:            Sqrt_start_dly_S<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:238:            Sqrt_start_dly_S<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:247:            Sqrt_enable_SO<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:255:           Sqrt_enable_SO<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:278:             Crtl_cnt_S    <= '0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:282:              Crtl_cnt_S    <= '0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:290:              Crtl_cnt_S    <= '0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:300:            Done_SO<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:304:            Done_SO<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:312:            Done_SO<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:328:           Ready_SO<=1'b0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:641:             Partial_remainder_DP <= '0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:663:          Quotient_DP <= '0;
ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv:809:            Exp_result_prenorm_DP <= '0;
ips/fpu/hdl/fpu_v0.1/fpu.sv:76:             Operand_a_D <= '0;
ips/fpu/hdl/fpu_v0.1/fpu.sv:77:             Operand_b_D <= '0;
ips/fpu/hdl/fpu_v0.1/fpu.sv:78:             RM_S        <= '0;
ips/fpu/hdl/fpu_v0.1/fpu.sv:79:	           OP_S        <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_core.sv:103:           Operand_a_DP   <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_core.sv:104:           Operand_b_DP   <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_core.sv:105:           OP_SP          <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_core.sv:106:           RM_SP          <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_core.sv:107:           Enable_SP      <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_shared.sv:76:                 Operand_a_D <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_shared.sv:77:                 Operand_b_D <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_shared.sv:78:                 Op_S        <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_shared.sv:79:                 RM_S        <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_shared.sv:81:                 Valid_S     <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_shared.sv:82:                 Tag_D       <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_shared.sv:159:             ValidDelayed_SP <= '0;
ips/fpu/hdl/fpu_v0.1/fpu_shared.sv:160:             TagDelayed_DP   <= '0;
ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv:95:        valid_count_q <= 1'b0;
ips/fpu/hdl/fpu_v0.1/fpu_norm.sv:108:        if (Mant_shAmt2_D <= 0)
ips/fpu/hdl/fpu_v0.1/fpu_norm.sv:133:        else if (Exp_rounded_D <= signed'({2'b0,C_EXP_ZERO})) //underflow
ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv:137:               En_SP[i]         <= '0;
ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv:138:               OpA_DP[i]        <= '0;
ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv:139:               OpB_DP[i]        <= '0;
ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv:140:               OpC_DP[i]        <= '0;
ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv:141:               Rnd_DP[i]        <= '0;
ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv:166:               EnPost_SP[j]     <= '0;
ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv:167:               Res_DP[j]        <= '0;
ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv:168:               Status_DP[j]     <= '0;
ips/apb/apb_gpio/apb_gpio.sv:122:            r_status  <=  'h0;
ips/apb/apb_gpio/apb_gpio.sv:132:               r_status  <=  'h0;
ips/apb/apb_gpio/apb_gpio.sv:158:            r_gpio_sync0[3:0]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:159:            r_gpio_sync1[3:0]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:160:            r_gpio_in[3:0]       <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:164:            r_gpio_sync0[3:0]    <= gpio_in[3:0];      //first 2 sync for metastability resolving
ips/apb/apb_gpio/apb_gpio.sv:165:            r_gpio_sync1[3:0]    <= r_gpio_sync0[3:0];
ips/apb/apb_gpio/apb_gpio.sv:166:            r_gpio_in[3:0]       <= r_gpio_sync1[3:0]; //last reg used for edge detection
ips/apb/apb_gpio/apb_gpio.sv:174:            r_gpio_sync0[7:4]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:175:            r_gpio_sync1[7:4]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:176:            r_gpio_in[7:4]       <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:181:            r_gpio_sync1[7:4]    <= r_gpio_sync0[7:4];
ips/apb/apb_gpio/apb_gpio.sv:190:            r_gpio_sync0[11:8]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:191:            r_gpio_sync1[11:8]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:192:            r_gpio_in[11:8]       <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:197:            r_gpio_sync1[11:8]    <= r_gpio_sync0[11:8];
ips/apb/apb_gpio/apb_gpio.sv:206:            r_gpio_sync0[15:12]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:207:            r_gpio_sync1[15:12]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:208:            r_gpio_in[15:12]       <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:213:            r_gpio_sync1[15:12]    <= r_gpio_sync0[15:12];
ips/apb/apb_gpio/apb_gpio.sv:222:            r_gpio_sync0[19:16]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:223:            r_gpio_sync1[19:16]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:224:            r_gpio_in[19:16]       <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:229:            r_gpio_sync1[19:16]    <= r_gpio_sync0[19:16];
ips/apb/apb_gpio/apb_gpio.sv:238:            r_gpio_sync0[23:20]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:239:            r_gpio_sync1[23:20]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:240:            r_gpio_in[23:20]       <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:245:            r_gpio_sync1[23:20]    <= r_gpio_sync0[23:20];
ips/apb/apb_gpio/apb_gpio.sv:254:            r_gpio_sync0[27:24]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:255:            r_gpio_sync1[27:24]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:256:            r_gpio_in[27:24]       <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:261:            r_gpio_sync1[27:24]    <= r_gpio_sync0[27:24];
ips/apb/apb_gpio/apb_gpio.sv:270:            r_gpio_sync0[31:28]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:271:            r_gpio_sync1[31:28]    <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:272:            r_gpio_in[31:28]       <= 'h0;
ips/apb/apb_gpio/apb_gpio.sv:277:            r_gpio_sync1[31:28]    <= r_gpio_sync0[31:28];
ips/apb/apb_gpio/apb_gpio.sv:286:            r_gpio_inten    <=  '0;
ips/apb/apb_gpio/apb_gpio.sv:287:            r_gpio_inttype0 <=  '0;
ips/apb/apb_gpio/apb_gpio.sv:288:            r_gpio_inttype1 <=  '0;
ips/apb/apb_gpio/apb_gpio.sv:289:            r_gpio_out      <=  '0;
ips/apb/apb_gpio/apb_gpio.sv:290:            r_gpio_dir      <=  '0;
ips/apb/apb_gpio/apb_gpio.sv:291:            r_gpio_en       <=  '0;
ips/apb/apb_gpio/apb_gpio.sv:292:	    r_gpio_lock     <=  '0;
ips/apb/apb_gpio/apb_gpio.sv:294:                gpio_padcfg[i]  <=  6'b000010; // DS=high, PE=disabled
ips/apb/apb_gpio/apb_gpio.sv:328:                    gpio_padcfg[0]  <= PWDATA[5:0]  ;
ips/apb/apb_gpio/apb_gpio.sv:335:                    gpio_padcfg[4]  <= PWDATA[5:0]  ;
ips/apb/apb_gpio/apb_gpio.sv:342:                    gpio_padcfg[8]  <= PWDATA[5:0]  ;
ips/apb/apb_gpio/apb_gpio.sv:349:                    gpio_padcfg[12] <= PWDATA[5:0]  ;
ips/apb/apb_gpio/apb_gpio.sv:356:                    gpio_padcfg[16] <= PWDATA[5:0]  ;
ips/apb/apb_gpio/apb_gpio.sv:363:                    gpio_padcfg[20] <= PWDATA[5:0]  ;
ips/apb/apb_gpio/apb_gpio.sv:370:                    gpio_padcfg[24] <= PWDATA[5:0]  ;
ips/apb/apb_gpio/apb_gpio.sv:377:                    gpio_padcfg[28]  <= PWDATA[5:0]  ;
ips/apb/apb_adv_timer/out_filter.sv:39:			r_mode    <= 0;
ips/apb/apb_adv_timer/out_filter.sv:63:			r_oldval <= 0;
ips/apb/apb_adv_timer/prescaler.sv:31:			r_presc <= 0;
ips/apb/apb_adv_timer/prescaler.sv:43:			r_counter <= 0;
ips/apb/apb_adv_timer/prescaler.sv:44:			event_o <= 0;
ips/apb/apb_adv_timer/prescaler.sv:48:				r_counter <= 0;
ips/apb/apb_adv_timer/prescaler.sv:49:				event_o   <= 0;
ips/apb/apb_adv_timer/prescaler.sv:64:							r_counter <= 0;
ips/apb/apb_adv_timer/prescaler.sv:68:							event_o   <= 1'b0;
ips/apb/apb_adv_timer/prescaler.sv:75:					event_o <= 1'b0;
ips/apb/apb_adv_timer/prescaler.sv:80:				r_counter <= 0;
ips/apb/apb_adv_timer/prescaler.sv:81:				event_o   <= 0;
ips/apb/apb_adv_timer/input_stage.sv:56:            r_ls_clk_sync <= 'h0;
ips/apb/apb_adv_timer/input_stage.sv:58:            r_ls_clk_sync <= {r_ls_clk_sync[1:0],ls_clk_i};
ips/apb/apb_adv_timer/input_stage.sv:64:            r_mode    <= 0;
ips/apb/apb_adv_timer/input_stage.sv:65:            r_sel     <= 0;
ips/apb/apb_adv_timer/input_stage.sv:125:            r_event <= 1'b0;
ips/apb/apb_adv_timer/input_stage.sv:126:            r_armed <= 1'b0;
ips/apb/apb_adv_timer/input_stage.sv:131:                r_event <= 1'b0;
ips/apb/apb_adv_timer/input_stage.sv:135:                r_armed <= 1'b0;
ips/apb/apb_adv_timer/input_stage.sv:141:            r_oldval <= 0;
ips/apb/apb_adv_timer/timer_cntrl.sv:59:			r_active <= 0;
ips/apb/apb_adv_timer/timer_cntrl.sv:60:			r_pending <= 0;
ips/apb/apb_adv_timer/timer_cntrl.sv:65:				r_active <= 0;
ips/apb/apb_adv_timer/timer_cntrl.sv:68:				r_pending <= 0;
ips/apb/apb_adv_timer/apb_adv_timer.sv:573:			r_event_sync_0 <= 0;
ips/apb/apb_adv_timer/apb_adv_timer.sv:574:			r_event_sync_1 <= 0;
ips/apb/apb_adv_timer/apb_adv_timer.sv:575:			r_event_sync_2 <= 0;
ips/apb/apb_adv_timer/apb_adv_timer.sv:576:			r_event_sync_3 <= 0;
ips/apb/apb_adv_timer/apb_adv_timer.sv:579:				r_event_sync_0 <= {s_event_signals[s_event_sel_0],r_event_sync_0[1]};
ips/apb/apb_adv_timer/lut_4x4.sv:30:			r_lut    <= 0;
ips/apb/apb_adv_timer/lut_4x4.sv:41:			r_active <= 0;
ips/apb/apb_adv_timer/lut_4x4.sv:47:				r_active <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:61:			r_comp    <= 0;
ips/apb/apb_adv_timer/comparator.sv:62:			r_comp_op <= 0;
ips/apb/apb_adv_timer/comparator.sv:74:			r_value <= 0;
ips/apb/apb_adv_timer/comparator.sv:75:			r_is_2nd_event <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:79:				r_value <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:80:				r_is_2nd_event <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:94:								r_value <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:105:								r_value <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:106:								r_is_2nd_event <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:117:								r_value <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:128:								r_value <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:129:								r_is_2nd_event <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:136:						r_value <= s_match ? 1'b0 : r_value;
ips/apb/apb_adv_timer/comparator.sv:156:								r_is_2nd_event <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:165:								r_value <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:173:								r_value <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:179:								r_is_2nd_event <= 1'b0;
ips/apb/apb_adv_timer/comparator.sv:186:						r_is_2nd_event <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:514:            r_timer0_th       <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:515:            r_timer0_in_sel   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:516:            r_timer0_in_clk   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:517:            r_timer0_in_mode  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:518:            r_timer0_presc    <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:519:            r_timer0_start    <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:520:            r_timer0_stop     <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:521:            r_timer0_update   <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:522:            r_timer0_arm      <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:523:            r_timer0_rst      <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:525:			r_timer0_ch0_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:526:			r_timer0_ch0_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:527:			r_timer0_ch0_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:528:			r_timer0_ch0_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:529:			r_timer0_ch1_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:530:			r_timer0_ch1_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:531:			r_timer0_ch1_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:532:			r_timer0_ch1_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:533:			r_timer0_ch2_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:534:			r_timer0_ch2_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:535:			r_timer0_ch2_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:536:			r_timer0_ch2_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:537:			r_timer0_ch3_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:538:			r_timer0_ch3_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:539:			r_timer0_ch3_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:540:			r_timer0_ch3_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:542:            r_timer1_th       <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:543:            r_timer1_in_sel   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:544:            r_timer1_in_clk   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:545:            r_timer1_in_mode  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:546:            r_timer1_presc    <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:547:            r_timer1_start    <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:548:            r_timer1_stop     <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:549:            r_timer1_update   <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:550:            r_timer1_rst      <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:551:            r_timer1_arm      <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:553:			r_timer1_ch0_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:554:			r_timer1_ch0_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:555:			r_timer1_ch0_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:556:			r_timer1_ch0_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:557:			r_timer1_ch1_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:558:			r_timer1_ch1_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:559:			r_timer1_ch1_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:560:			r_timer1_ch1_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:561:			r_timer1_ch2_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:562:			r_timer1_ch2_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:563:			r_timer1_ch2_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:564:			r_timer1_ch2_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:565:			r_timer1_ch3_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:566:			r_timer1_ch3_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:567:			r_timer1_ch3_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:568:			r_timer1_ch3_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:570:            r_timer2_th       <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:571:            r_timer2_in_sel   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:572:            r_timer2_in_clk   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:573:            r_timer2_in_mode  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:574:            r_timer2_presc    <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:575:            r_timer2_start    <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:576:            r_timer2_stop     <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:577:            r_timer2_update   <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:578:            r_timer2_rst      <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:579:            r_timer2_arm      <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:581:			r_timer2_ch0_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:582:			r_timer2_ch0_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:583:			r_timer2_ch0_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:584:			r_timer2_ch0_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:585:			r_timer2_ch1_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:586:			r_timer2_ch1_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:587:			r_timer2_ch1_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:588:			r_timer2_ch1_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:589:			r_timer2_ch2_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:590:			r_timer2_ch2_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:591:			r_timer2_ch2_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:592:			r_timer2_ch2_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:593:			r_timer2_ch3_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:594:			r_timer2_ch3_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:595:			r_timer2_ch3_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:596:			r_timer2_ch3_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:598:            r_timer3_th       <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:599:            r_timer3_in_sel   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:600:            r_timer3_in_clk   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:601:            r_timer3_in_mode  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:602:            r_timer3_presc    <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:603:            r_timer3_start    <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:604:            r_timer3_stop     <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:605:            r_timer3_update   <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:606:            r_timer3_rst      <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:607:            r_timer3_arm      <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:609:			r_timer3_ch0_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:610:			r_timer3_ch0_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:611:			r_timer3_ch0_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:612:			r_timer3_ch0_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:613:			r_timer3_ch1_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:614:			r_timer3_ch1_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:615:			r_timer3_ch1_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:616:			r_timer3_ch1_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:617:			r_timer3_ch2_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:618:			r_timer3_ch2_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:619:			r_timer3_ch2_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:620:			r_timer3_ch2_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:621:			r_timer3_ch3_th   <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:622:			r_timer3_ch3_mode <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:623:			r_timer3_ch3_lut  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:624:			r_timer3_ch3_flt  <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:626:			r_event_sel_0     <=  'h0; 
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:627:			r_event_sel_1     <=  'h0; 
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:628:			r_event_sel_2     <=  'h0; 
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:629:			r_event_sel_3     <=  'h0; 
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:630:			r_event_en        <=  'h0; 
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:632:			r_clk_en          <=  'h0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:645:            			r_timer0_start  <= PWDATA[0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:653:			            r_timer0_in_sel <= PWDATA[7:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:661:						r_timer0_ch0_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:666:						r_timer0_ch0_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:671:						r_timer0_ch1_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:676:						r_timer0_ch1_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:681:						r_timer0_ch2_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:686:						r_timer0_ch2_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:691:						r_timer0_ch3_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:696:						r_timer0_ch3_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:705:            			r_timer1_start  <= PWDATA[0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:713:			            r_timer1_in_sel <= PWDATA[7:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:721:						r_timer1_ch0_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:726:						r_timer1_ch0_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:731:						r_timer1_ch1_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:736:						r_timer1_ch1_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:741:						r_timer1_ch2_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:746:						r_timer1_ch2_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:751:						r_timer1_ch3_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:756:						r_timer1_ch3_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:764:            			r_timer2_start  <= PWDATA[0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:772:			            r_timer2_in_sel <= PWDATA[7:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:780:						r_timer2_ch0_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:785:						r_timer2_ch0_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:790:						r_timer2_ch1_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:795:						r_timer2_ch1_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:800:						r_timer2_ch2_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:805:						r_timer2_ch2_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:810:						r_timer2_ch3_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:815:						r_timer2_ch3_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:823:            			r_timer3_start  <= PWDATA[0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:831:			            r_timer3_in_sel <= PWDATA[7:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:839:						r_timer3_ch0_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:844:						r_timer3_ch0_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:849:						r_timer3_ch1_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:854:						r_timer3_ch1_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:859:						r_timer3_ch2_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:864:						r_timer3_ch2_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:869:						r_timer3_ch3_th   <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:874:						r_timer3_ch3_lut  <= PWDATA[15:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:879:						r_event_sel_0 <= PWDATA[3:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:887:						r_clk_en <= PWDATA[3:0];
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:893:            	r_timer0_start  <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:894:            	r_timer0_stop   <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:895:            	r_timer0_rst    <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:896:            	r_timer0_update <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:897:       			r_timer0_arm    <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:898:            	r_timer1_start  <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:899:            	r_timer1_stop   <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:900:            	r_timer1_rst    <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:901:            	r_timer1_update <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:902:       			r_timer1_arm    <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:903:            	r_timer2_start  <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:904:            	r_timer2_stop   <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:905:            	r_timer2_rst    <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:906:            	r_timer2_update <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:907:       			r_timer2_arm    <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:908:            	r_timer3_start  <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:909:            	r_timer3_stop   <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:910:            	r_timer3_rst    <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:911:            	r_timer3_update <= 1'b0;
ips/apb/apb_adv_timer/adv_timer_apb_if.sv:912:       			r_timer3_arm    <= 1'b0;
ips/apb/apb_adv_timer/up_down_counter.sv:63:			r_event <= 0;
ips/apb/apb_adv_timer/up_down_counter.sv:64:			r_pending_update <= 0;
ips/apb/apb_adv_timer/up_down_counter.sv:148:			r_counter   <= 0;
ips/apb/apb_adv_timer/up_down_counter.sv:149:			r_start     <= 0;
ips/apb/apb_adv_timer/up_down_counter.sv:150:			r_end       <= 0;
ips/apb/apb_adv_timer/up_down_counter.sv:151:			r_direction <= 0;
ips/apb/apb_fll_if/apb_fll_if.sv:87:            fll1_ack_sync0  <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:88:            fll1_ack_sync   <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:89:            fll2_ack_sync0  <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:90:            fll2_ack_sync   <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:91:            fll3_ack_sync0  <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:92:            fll3_ack_sync   <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:93:            fll1_lock_sync0 <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:94:            fll1_lock_sync  <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:95:            fll2_lock_sync0 <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:96:            fll2_lock_sync  <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:97:            fll3_lock_sync0 <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:98:            fll3_lock_sync  <= 1'b0;
ips/apb/apb_fll_if/apb_fll_if.sv:104:            fll1_ack_sync   <= fll1_ack_sync0;
ips/apb/apb_fll_if/apb_fll_if.sv:106:            fll2_ack_sync   <= fll2_ack_sync0;
ips/apb/apb_fll_if/apb_fll_if.sv:108:            fll3_ack_sync   <= fll3_ack_sync0;
ips/apb/apb_fll_if/apb_fll_if.sv:110:            fll1_lock_sync  <= fll1_lock_sync0;
ips/apb/apb_fll_if/apb_fll_if.sv:112:            fll2_lock_sync  <= fll2_lock_sync0;
ips/apb/apb_fll_if/apb_fll_if.sv:114:            fll3_lock_sync  <= fll3_lock_sync0;
rtl/tb/tb_pulp.sv:674:            r_stdout_pready <= 0;
rtl/tb/tb_fs_handler.sv:180:               RDATA <= '0;
rtl/pulpissimo/safe_domain_reg_if.sv:139:	     reg_if_ack_o  <= 1'b0;
rtl/pulpissimo/safe_domain_reg_if.sv:143:		reg_if_ack_o <= 1'b0;
rtl/pulpissimo/safe_domain_reg_if.sv:193:	     r_cfg_ret              <= 13'h0;
rtl/pulpissimo/safe_domain_reg_if.sv:194:	     r_rar_nv_volt          <= 5'h0D; //1.2V
rtl/pulpissimo/safe_domain_reg_if.sv:195:	     r_rar_mv_volt          <= 5'h09; //1.0V
rtl/pulpissimo/safe_domain_reg_if.sv:196:	     r_rar_lv_volt          <= 5'h09; //1.0V
rtl/pulpissimo/safe_domain_reg_if.sv:197:	     r_rar_rv_volt          <= 5'h05; //0.8V
rtl/pulpissimo/safe_domain_reg_if.sv:198:       r_sleep_pad_cfg0       <= '0;
rtl/pulpissimo/safe_domain_reg_if.sv:199:       r_sleep_pad_cfg1       <= '0;
rtl/pulpissimo/safe_domain_reg_if.sv:200:       r_pad_sleep            <= '0;
rtl/pulpissimo/safe_domain_reg_if.sv:201:	     r_extwake_sel          <= '0;
rtl/pulpissimo/safe_domain_reg_if.sv:202:	     r_extwake_en           <= '0;
rtl/pulpissimo/safe_domain_reg_if.sv:203:	     r_extwake_type         <= '0;
rtl/pulpissimo/safe_domain_reg_if.sv:204:	     r_extevent             <= 0;
rtl/pulpissimo/safe_domain_reg_if.sv:205:	     r_extevent_sync        <= 0;
rtl/pulpissimo/safe_domain_reg_if.sv:206:	     r_wakeup               <= 0;
rtl/pulpissimo/safe_domain_reg_if.sv:207:	     r_cluster_wake         <= 1'b0;
rtl/pulpissimo/safe_domain_reg_if.sv:208:	     r_boot_l2              <= 0;
rtl/pulpissimo/safe_domain_reg_if.sv:209:	     r_reboot               <= 2'b00;
rtl/pulpissimo/safe_domain_reg_if.sv:216:		    r_rar_nv_volt <= reg_if_wdata_i[4:0];
rtl/pulpissimo/safe_domain_reg_if.sv:223:        r_cfg_ret[13:12] <= reg_if_wdata_i[1:0];
rtl/pulpissimo/safe_domain_reg_if.sv:263:            r_pad_sleep          <= reg_if_wdata_i[0];
rtl/pulpissimo/safe_domain_reg_if.sv:274:	  	 		r_extevent <= 1'b0;
rtl/pulpissimo/jtag_tap_top.sv:115:        r_soc_reg0 <= 0;
rtl/pulpissimo/jtag_tap_top.sv:116:        r_soc_reg1 <= 0;
rtl/pulpissimo/rtc_clock.sv:100:            r_alarm_seconds <= 'h0;
rtl/pulpissimo/rtc_clock.sv:101:            r_alarm_minutes <= 'h0;
rtl/pulpissimo/rtc_clock.sv:102:            r_alarm_hours   <= 'h0;
rtl/pulpissimo/rtc_clock.sv:115:        		r_alarm_enable <= 'h0;
rtl/pulpissimo/rtc_clock.sv:122:            r_alarm_match <= 'h0;
rtl/pulpissimo/rtc_clock.sv:131:            r_timer_en     <= 'h0;
rtl/pulpissimo/rtc_clock.sv:132:            r_timer_target <= 'h0;
rtl/pulpissimo/rtc_clock.sv:133:            r_timer        <= 'h0;
rtl/pulpissimo/rtc_clock.sv:134:            r_timer_retrig <= 'h0;
rtl/pulpissimo/rtc_clock.sv:143:            	r_timer        <= 'h0;
rtl/pulpissimo/rtc_clock.sv:150:        				r_timer_en <= 0;
rtl/pulpissimo/rtc_clock.sv:151:        			r_timer    <= 'h0;
rtl/pulpissimo/rtc_clock.sv:162:            r_sec_counter <= 'h0;
rtl/pulpissimo/rtc_clock.sv:166:        		r_sec_counter <= {init_sec_cnt_i,5'h0};
rtl/pulpissimo/rtc_clock.sv:176:			r_seconds <= 0;
rtl/pulpissimo/rtc_clock.sv:177:			r_minutes <= 0;
rtl/pulpissimo/rtc_clock.sv:178:			r_hours   <= 0;
rtl/pulpissimo/rtc_clock.sv:193:						r_seconds[3:0] <= 4'h0;
rtl/pulpissimo/rtc_clock.sv:195:						r_seconds[3:0] <= r_seconds[3:0] + 4'h1;
rtl/pulpissimo/rtc_clock.sv:197:						r_seconds[7:4] <= 4'h0;
rtl/pulpissimo/rtc_clock.sv:205:						r_minutes[3:0] <= 4'h0;
rtl/pulpissimo/rtc_clock.sv:207:						r_minutes[3:0] <= r_minutes[3:0] + 4'h1;
rtl/pulpissimo/rtc_clock.sv:209:						r_minutes[7:4] <= 4'h0;
rtl/pulpissimo/rtc_clock.sv:218:						r_hours <= 6'h00;
rtl/pulpissimo/rtc_clock.sv:221:						r_hours[3:0] <= 4'h0;
rtl/pulpissimo/rtc_clock.sv:224:						r_hours[3:0] <= r_hours[3:0] + 4'h1;
rtl/pulpissimo/rtc_date.sv:77:			r_day <= 6'h01;
rtl/pulpissimo/rtc_date.sv:79:			r_day[3:0] <= r_day[3:0] + 4'h1;
rtl/pulpissimo/rtc_date.sv:82:			r_day[3:0] <= 4'h0;
rtl/pulpissimo/rtc_date.sv:91:			r_month <= 5'h01;
rtl/pulpissimo/rtc_date.sv:96:				r_month <= 5'h01;
rtl/pulpissimo/rtc_date.sv:98:				r_month[3:0] <= r_month[3:0] + 4'h1;
rtl/pulpissimo/rtc_date.sv:101:				r_month[3:0] <= 4'h0;
rtl/pulpissimo/rtc_date.sv:109:	 		r_year <= 14'h2000;
rtl/pulpissimo/rtc_date.sv:116:					r_year[3:0] <= r_year[3:0] + 4'h1;
rtl/pulpissimo/rtc_date.sv:118:					r_year[3:0] <= 4'h0;
rtl/pulpissimo/rtc_date.sv:122:						r_year[7:4] <= 4'h0;
rtl/pulpissimo/rtc_date.sv:126:							r_year[11:8] <= 4'h0;
rtl/pulpissimo/safe_domain.sv:504:                ref_clk_0 <= 1'b0;
rtl/pulpissimo/safe_domain.sv:505:                ref_clk_1 <= 1'b0;
rtl/pulpissimo/safe_domain.sv:506:                ref_clk_2 <= 1'b0;
rtl/pulpissimo/safe_domain.sv:509:                ref_clk_1 <= ref_clk_0;
rtl/vip/camera/cam_vip.sv:178:            r_bytesel  <= 'h0;
rtl/vip/camera/cam_vip.sv:179:            r_colptr   <= 'h0;
rtl/vip/camera/cam_vip.sv:180:            r_lineptr  <= 'h0;
rtl/vip/camera/cam_vip.sv:181:            r_framesel <= 'h0;
rtl/vip/camera/cam_vip.sv:192:            r_counter <= 0;
rtl/vip/camera/cam_vip.sv:193:            r_target  <= 0;
rtl/vip/camera/cam_vip.sv:194:            r_active  <= 0;
rtl/vip/camera/cam_vip.sv:201:                    r_counter <=  'h0;
rtl/vip/camera/cam_vip.sv:202:                    r_active  <= 1'b0; 
rtl/vip/camera/cam_vip.sv:207:                    r_done    <= 1'b0;
rtl/vip/camera/cam_vip.sv:217:                r_counter <=  'h0;
rtl/vip/camera/cam_vip.sv:218:                r_done    <= 1'b0;
rtl/vip/i2s/i2c_if.v:215:         STOP_Rcvd  <= 0;
rtl/vip/i2s/i2c_if.v:216:         CTRL_Rcvd  <= 0;
rtl/vip/i2s/i2c_if.v:217:         ADHI_Rcvd  <= 0;
rtl/vip/i2s/i2c_if.v:218:         ADLO_Rcvd  <= 0;
rtl/vip/i2s/i2c_if.v:219:         MACK_Rcvd  <= 0;
rtl/vip/i2s/i2c_if.v:221:         WrCycle <= #1 0;
rtl/vip/i2s/i2c_if.v:222:         RdCycle <= #1 0;
rtl/vip/i2s/i2c_if.v:224:         BitCounter <= 0;
rtl/vip/i2s/i2c_if.v:234:         START_Rcvd <= 0;
rtl/vip/i2s/i2c_if.v:236:         CTRL_Rcvd  <= 0;
rtl/vip/i2s/i2c_if.v:237:         ADHI_Rcvd  <= 0;
rtl/vip/i2s/i2c_if.v:238:         ADLO_Rcvd  <= 0;
rtl/vip/i2s/i2c_if.v:239:         MACK_Rcvd  <= 0;
rtl/vip/i2s/i2c_if.v:241:         WrCycle <= #1 0;
rtl/vip/i2s/i2c_if.v:242:         RdCycle <= #1 0;
rtl/vip/i2s/i2c_if.v:254:      ShiftRegister[01] <= ShiftRegister[00];
rtl/vip/i2s/i2c_if.v:255:      ShiftRegister[02] <= ShiftRegister[01];
rtl/vip/i2s/i2c_if.v:256:      ShiftRegister[03] <= ShiftRegister[02];
rtl/vip/i2s/i2c_if.v:257:      ShiftRegister[04] <= ShiftRegister[03];
rtl/vip/i2s/i2c_if.v:258:      ShiftRegister[05] <= ShiftRegister[04];
rtl/vip/i2s/i2c_if.v:259:      ShiftRegister[06] <= ShiftRegister[05];
rtl/vip/i2s/i2c_if.v:260:      ShiftRegister[07] <= ShiftRegister[06];
rtl/vip/i2s/i2c_if.v:281:            StartAddress[16] <= ShiftRegister[03];      // Copy block select bit
rtl/vip/i2s/i2c_if.v:282:            RdPointer[16] <= ShiftRegister[03];         // Copy block select bit
rtl/vip/i2s/i2c_if.v:283:            ControlByte <= ShiftRegister[07:00];
rtl/vip/i2s/i2c_if.v:288:         START_Rcvd <= 0;
rtl/vip/i2s/i2c_if.v:301:            StartAddress[15:08] <= ShiftRegister[07:00];
rtl/vip/i2s/i2c_if.v:302:            RdPointer[15:08]    <= ShiftRegister[07:00];
rtl/vip/i2s/i2c_if.v:307:         WrCounter <= 0;
rtl/vip/i2s/i2c_if.v:308:         WrPointer <= 0;
rtl/vip/i2s/i2c_if.v:310:         CTRL_Rcvd <= 0;
rtl/vip/i2s/i2c_if.v:317:            StartAddress[07:00] <= ShiftRegister[07:00];
rtl/vip/i2s/i2c_if.v:318:            RdPointer[07:00]    <= ShiftRegister[07:00];
rtl/vip/i2s/i2c_if.v:323:         WrCounter <= 0;
rtl/vip/i2s/i2c_if.v:324:         WrPointer <= 0;
rtl/vip/i2s/i2c_if.v:326:         ADHI_Rcvd <= 0;
rtl/vip/i2s/i2c_if.v:337:            WrDataByte[WrPointer] <= ShiftRegister[07:00];
rtl/vip/i2s/i2c_if.v:353:               SDA_DO <= 0;
rtl/vip/i2s/i2c_if.v:358:            BitCounter <= 0;
rtl/vip/i2s/i2c_if.v:361:               SDA_DO <= 0;
rtl/vip/i2s/i2c_if.v:362:               SDA_OE <= 0;
rtl/vip/i2s/i2c_if.v:378:   always @(negedge SCL) MACK_Rcvd <= 0;
rtl/vip/i2s/i2c_if.v:408:      WrCounter <= 0;
rtl/vip/i2s/i2c_if.v:421:            RdPointer[15:00] <= RdPointer[15:00] + 1;
rtl/vip/i2s/i2c_if.v:435:            SDA_DO <= 0;
rtl/vip/i2s/i2c_if.v:436:            SDA_OE <= 0;
rtl/vip/i2s/i2c_if.v:439:            SDA_DO <= RdDataByte[07];
rtl/vip/i2s/i2s_vip_channel.sv:471:        COUNTER_ROW_STD <=  0;
rtl/vip/i2s/i2s_vip_channel.sv:472:        COUNT_BIT_STD   <=  0;
rtl/vip/i2s/i2s_vip_channel.sv:473:        ws_int          <=  1'b0;
rtl/vip/i2s/i2s_vip_channel.sv:481:               ws_int <= 1'b0;
rtl/vip/i2s/i2s_vip_channel.sv:484:                    COUNT_BIT_STD   <= 0;
rtl/vip/i2s/i2s_vip_channel.sv:496:               ws_int <= 1'b0;
rtl/vip/i2s/i2s_vip_channel.sv:508:                        COUNT_BIT_STD   <= 0;
rtl/vip/i2s/i2s_vip_channel.sv:530:         WSQ  <= 0;
rtl/vip/i2s/i2s_vip_channel.sv:531:         WSQQ <= 0;
rtl/vip/i2s/i2s_vip_channel.sv:564:                        SHIFT_REG_STD[PACKET_SIZE-1]   <= 0; // Fill with zeros
rtl/vip/i2s/i2s_vip_channel.sv:568:                        SHIFT_REG_STD[PACKET_SIZE-1:1] <= SHIFT_REG_STD[PACKET_SIZE-2:0] ;
rtl/vip/i2s/i2s_vip_channel.sv:569:                        SHIFT_REG_STD[0]               <= 0;  // Fill with zeros
rtl/vip/i2s/i2s_vip_channel.sv:576:            SHIFT_REG_STD <= '0;
rtl/vip/i2s/i2s_vip_channel.sv:595:         BIT_POINTER  <= 0;
rtl/vip/i2s/i2s_vip_channel.sv:596:         COUNTER_ROW_PDM <= '0;
rtl/vip/i2s/i2s_vip_channel.sv:606:                                    BIT_POINTER     <= '0;
rtl/vip/i2s/i2s_vip_channel.sv:622:                                    BIT_POINTER     <= '0;
rtl/vip/i2s/i2s_vip_channel.sv:635:                    BIT_POINTER     <= '0;
rtl/vip/i2s/i2s_vip_channel.sv:636:                    COUNTER_ROW_PDM <= '0;
rtl/vip/i2s/i2s_vip_channel.sv:645:         do_load <= 0;
rtl/vip/i2s/i2s_vip_channel.sv:655:                    do_load <= 1'b0;
rtl/vip/i2s/i2s_vip_channel.sv:684:                        SHIFT_REG_PDM[PACKET_SIZE-1]   <= 0; // Fill with zeros
rtl/vip/i2s/i2s_vip_channel.sv:688:                        SHIFT_REG_PDM[PACKET_SIZE-1:1] <= SHIFT_REG_PDM[PACKET_SIZE-2:0] ;
rtl/vip/i2s/i2s_vip_channel.sv:689:                        SHIFT_REG_PDM[0]               <= 0;  // Fill with zeros
rtl/vip/i2s/i2s_vip_channel.sv:702:                                SHIFT_REG_PDM[PACKET_SIZE-1:1] <= SHIFT_REG_PDM[PACKET_SIZE-2:0] ;
rtl/vip/i2s/i2s_vip_channel.sv:784:         COUNTER_SNAP_CS <= '0;
rtl/vip/i2s/i2s_vip_channel.sv:785:         COUNTER_ROW_SNAP_CS <= '0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:840:	reset_act <= CR2_V(5)='1' AND (QUAD='0' OR (QUAD='1' AND CSNeg='1'));
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:845:    PageSize <= 255 WHEN CR3_V(4)='0' ELSE 511;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:851:            SECURE_OPN <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:1415:				RST_in <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:1416:				reseted <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:1424:					SWRST_in <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:1425:					reseted <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:1435:			RST_out <= '0', '1' AFTER (tdevice_RPH - 200 ns);
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:1442:			SWRST_out <= '0', '1' AFTER (tdevice_RPH);
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:1513:                        cfg_write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2108:                                	change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2125:                                	change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2151:                                	change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2166:                                	change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2187:                            	change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2203:                            	change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2222:                                	change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2244:                                	change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2282:									change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2293:									change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2334:									change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2346:									change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2371:                                change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2393:                                change_addr <= '1','0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2463:                                read_out <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2472:                            read_out <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2480:                            read_out <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2489:                                read_out <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2498:                            read_out <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2567:                            	read_out <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2586:                                    write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2595:                                        write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2604:                                        write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2618:										write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2625:										write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2643:                                        write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2670:                                        write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2694:                                write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2703:                                write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2711:                                write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2720:                               		write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2728:                               		write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2745:									write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2756:									write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2767:									write <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2813:				PDONE <= '0', '1' AFTER pob;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2817:				PDONE <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2820:				PDONE <= '0', '1' AFTER duration_pgm;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2841:            	WDONE <= '0', '1' AFTER wob;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2856:            	CSDONE <= '0', '1' AFTER 50 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2878:            		EESDONE <= '0', '1' AFTER ees_time/4;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2880:            		EESDONE <= '0', '1' AFTER ees_time;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2923:				EDONE <= '0', '1' AFTER duration_ers;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2929:            EDONE <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2932:            EDONE <= '0', '1' AFTER duration_ers;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2947:            ERSSUSP_out <= '0', '1' after susp_time;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2949:            ERSSUSP_out <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2953:            PRGSUSP_out <= '0', '1' after susp_time;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2955:            PRGSUSP_out <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2969:            PPBERASE_out <= '0', '1' after ppbe_time;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2971:            PPBERASE_out <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2985:            PASSULCK_out <= '0', '1' after passulck_time;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:2987:            PASSULCK_out <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3779:            change_BP <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3812:                        EESSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3833:                                WSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3896:                                    CSSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3908:                                    	WSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3914:                                Address <= 16#00000005#) OR
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3916:                                Address <= 16#00000027#) THEN
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3917:                                    WSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3920:                                    CSSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3935:                            PSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3936:                            PGSUSP  <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3937:                            PGRES   <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:3972:                                	PSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4032:									bc_done <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4033:									ESTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4034:									ESUSP  <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4035:									ERES   <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4053:									bc_done <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4054:									ESTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4055:									ESUSP  <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4056:									ERES   <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4083:									bc_done <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4084:									ESTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4085:									ESUSP  <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4086:									ERES   <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4101:								bc_done <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4102:								ESTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4103:								ESUSP  <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4104:								ERES   <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4122:                            PSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4150:                                PSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4159:                        PSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4169:                                PSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4178:                            PSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4191:                            PSTART <= '1', '0' AFTER 5 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4221:                        RESET_EN <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4780:                                change_TBPARM <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4783:                            change_BP <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4919:									change_BP <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:4941:									change_TBPARM <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:5109:                                    change_BP <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:5276:							PGSUSP <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:5300:					PRGSUSP_in <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:5604:                        PGRES  <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:5605:                        RES_TO_SUSP_TIME <= '1', '0' AFTER res_time; -- 100us
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:5615:                        RESET_EN <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:5803:							ESUSP <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:5920:                    ERSSUSP_in <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6289:                        ERES <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6290:                        RES_TO_SUSP_TIME <= '1', '0' AFTER res_time;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6301:								PSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6302:								PGSUSP  <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6303:								PGRES   <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6334:                                PSTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6352:                        RESET_EN <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6476:							PGSUSP <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6500:					PRGSUSP_in <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6820:                        PGRES  <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6821:                        RES_TO_SUSP_TIME <= '1', '0' AFTER res_time; -- 100us
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6831:                        RESET_EN <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:6940:                    PASSULCK_in <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:7031:                    PPBERASE_in <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:7318:                	change_BP <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:7321:				RESET_EN <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:7394:                        RESET_EN <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:7402:                        ESTART <= '1', '0' AFTER 1 ns;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:7403:                        ESUSP     <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.vhd:7404:                        ERES      <= '0';
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:1447:        RST <= #199000 RESETNeg;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:2687:                            read_out <= #1 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:2696:                            read_out <= #1 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:2841:                                read_out <= #1 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:2858:                            read_out <= #1 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:2873:                                read_out <= #1 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:2896:                            read_out <= #1 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:3603:                                if (((((Address>=16'h0010 && Address<=16'h00FF))
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:3605:                                    ((Address>=16'h0100 && Address<=16'h01FF)
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:3607:                                    ((Address>=16'h0200 && Address<=16'h02FF)
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:3609:                                    ((Address>=16'h0300 && Address<=16'h03FF)
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4110:                        EESSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4139:                                WSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4212:                                    CSSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4231:                                        WSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4238:                                         (Address <= 32'h00000005) ||
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4240:                                         (Address <= 32'h00000027))
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4243:                                    WSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4249:                                    CSSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4268:                            PSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4296:                            if (((((Address>=16'h0010 && Address<=16'h00FF))
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4298:                                ((Address>=16'h0100 && Address<=16'h01FF)
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4300:                                ((Address>=16'h0200 && Address<=16'h02FF)
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4302:                                ((Address>=16'h0300 && Address<=16'h03FF)
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4310:                                    PSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4381:                                    ESTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4409:                                    ESTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4447:                                    ESTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4471:                                ESTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4494:                            PSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4534:                                PSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4550:                        PSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4560:                            PSTART  <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4574:                            PSTART  <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4593:                            PSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:4630:                        RESET_EN <= 0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:5974:                            PGSUSP <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:6388:                        PGRES <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:6390:                        RES_TO_SUSP_TIME <= #tdevice_RS 1'b0;//100us
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:6405:                        RESET_EN <= 0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:6658:                            ESUSP     <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:7262:                        ERES <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:7264:                        RES_TO_SUSP_TIME <= #tdevice_RS 1'b0;//100us
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:7278:                                PSTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:7312:                            PSTART  <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:7336:                        RESET_EN <= 0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:7499:                            PGSUSP <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:7928:                        PGRES <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:7930:                        RES_TO_SUSP_TIME <= #tdevice_RS 1'b0;//100us
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:7945:                        RESET_EN <= 0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:8680:                        RESET_EN <= 0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:8693:                        ESTART <= #5 1'b0;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:9804:            SOut_zd        <= #(DQt_01-1000) DataDriveOut_SO;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:9805:            SIOut_zd       <= #(DQt_01-1000) DataDriveOut_SI;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:9806:            RESETNegOut_zd <= #(DQt_01-1000) DataDriveOut_RESET;
rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v:9807:            WPNegOut_zd    <= #(DQt_01-1000) DataDriveOut_WP;
rtl/vip/spi_flash/S25fs256s/utilities/CreateSDF/testbench.vhd:498:    pwron <= '0', '1' after 1 ns;
rtl/vip/spi_flash/S25fs256s/utilities/CreateSDF/testbench.vhd:575:            T_BYTENeg <= '0';
rtl/vip/spi_flash/S25fs256s/utilities/CreateSDF/testbench.vhd:604:                    T_WPNeg <= '0';
rtl/vip/spi_flash/S25fs256s/utilities/CreateSDF/testbench.vhd:615:                T_RESETNeg <= '0', '1' AFTER tm ;
rtl/vip/spi_flash/S25fs256s/utilities/CreateSDF/testbench.vhd:622:                T_CENeg    <= '0' AFTER 50 ns;   ---
rtl/vip/spi_flash/S25fs256s/utilities/CreateSDF/testbench.vhd:629:                T_CENeg <= '0' AFTER 10 ns ;
rtl/vip/spi_flash/S25fs256s/utilities/CreateSDF/testbench.vhd:630:                T_WENeg <= '0' AFTER 20 ns;
rtl/vip/spi_flash/S25fs256s/utilities/CreateSDF/testbench.vhd:644:                    T_WENeg <= '0', '1' AFTER tm;
rtl/vip/spi_flash/S25fs256s/utilities/CreateSDF/testbench.vhd:652:                T_CENeg     <= '0' ;
rtl/vip/spi_flash/S25fs256s/utilities/CreateSDF/testbench.vhd:655:                    T_OENeg <= '0' AFTER 15 ns;
sim/modelsim_libs/tb_lib/_info:186:!s100 NA2<LJa2DNA:e<=NAoXR03
