

# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of  ODD COUNTER

---

## âœ… Day 69 - ODD COUNTER

![ODD COUNTER](./images/oddcounter_schematic1.png)

**Description:**  
  the scematic of  ODD COUNTER
count <= count + 2'd2;
out <= count;



![ODD COUNTER](./images/oddcounter_schematic2.png)

**Description:**  
simulation results.
simualtion results of  ODD COUNTER
if(count[0] == 1)begin
out <= count;
end


 
### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/oddcounter_sim.png)

**Description:**  
simulation results.
simualtion results of ODD COUNTER

