<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA4M500" family="SmartFusion2" package="tq144"/><componentInstances/><component name="blink_char_RXTX::work"/><component name="blink_char_RXTX_sb::work"/><component name="DESIGN_FIRMWARE::work"/><component name="blink_char_RXTX_sb_MSS::work"/><component name="CoreTimer_C0::work"/><SmartGen version="8.0"/></workspace>