--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml test_FullAdder.twx test_FullAdder.ncd -o
test_FullAdder.twr test_FullAdder.pcf -ucf test_FullAdder.ucf

Design file:              test_FullAdder.ncd
Physical constraint file: test_FullAdder.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock R1_C
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
R1_CE       |    1.955(R)|    0.506(R)|R1_C_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock R2_C
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
R1_CE       |    0.821(R)|    0.772(R)|R2_C_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock R3_C
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
R1_CE       |    0.982(R)|    1.687(R)|R3_C_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock R3_C to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OFL         |   10.531(R)|R3_C_BUFGP        |   0.000|
R_1<0>      |    9.172(R)|R3_C_BUFGP        |   0.000|
R_1<1>      |    8.615(R)|R3_C_BUFGP        |   0.000|
R_1<2>      |    8.582(R)|R3_C_BUFGP        |   0.000|
R_1<3>      |    8.578(R)|R3_C_BUFGP        |   0.000|
R_1<4>      |    8.322(R)|R3_C_BUFGP        |   0.000|
R_1<5>      |    9.028(R)|R3_C_BUFGP        |   0.000|
R_1<6>      |    8.620(R)|R3_C_BUFGP        |   0.000|
R_1<7>      |    8.935(R)|R3_C_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   12.097|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock R2_C
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
R1_C           |    2.309|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock R3_C
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
R1_C           |    1.986|         |         |         |
R2_C           |    2.004|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
nADD_SUB       |OFL            |    7.311|
---------------+---------------+---------+


Analysis completed Sat May 12 21:22:49 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



