// Seed: 294016339
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  assign module_1.id_3 = 0;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output tri1 id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  uwire id_8 = 1'h0 - 1;
  logic [7:0][{  1  }] id_9;
  module_0 modCall_1 ();
  parameter id_10 = -1'b0;
  assign id_3 = -1;
  logic id_11;
  ;
endprogram
