

================================================================
== Vivado HLS Report for 'U_drain_IO_L2_out_10_s'
================================================================
* Date:           Sat Jun 19 18:25:18 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|       11| 29.997 ns | 36.663 ns |    9|   11|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |        8|       10|   4 ~ 5  |          -|          -|      2|    no    |
        | + Loop 1.1  |        2|        2|         2|          1|          1|      2|    yes   |
        | + Loop 1.2  |        1|        2|         2|          1|          1| 1 ~ 2 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 5 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:702]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.90>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_093_0 = phi i4 [ -6, %0 ], [ %c0_V, %.loopexit ]"   --->   Operation 12 'phi' 'p_093_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.65ns)   --->   "%icmp_ln702 = icmp eq i4 %p_093_0, -4" [src/kernel_kernel.cpp:702]   --->   Operation 13 'icmp' 'icmp_ln702' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln702, label %3, label %2" [src/kernel_kernel.cpp:702]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i4 %p_093_0 to i2" [src/kernel_kernel.cpp:716]   --->   Operation 16 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln702)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.65ns)   --->   "%icmp_ln879 = icmp eq i4 %p_093_0, -6" [src/kernel_kernel.cpp:704]   --->   Operation 17 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln702)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %.preheader134.preheader, label %.preheader.preheader" [src/kernel_kernel.cpp:704]   --->   Operation 18 'br' <Predicate = (!icmp_ln702)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.12ns)   --->   "%xor_ln215 = xor i2 %trunc_ln215, -1" [src/kernel_kernel.cpp:716]   --->   Operation 19 'xor' 'xor_ln215' <Predicate = (!icmp_ln702 & !icmp_ln879)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:716]   --->   Operation 20 'br' <Predicate = (!icmp_ln702 & !icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 21 [1/1] (0.60ns)   --->   "br label %.preheader134" [src/kernel_kernel.cpp:707]   --->   Operation 21 'br' <Predicate = (!icmp_ln702 & icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:724]   --->   Operation 22 'ret' <Predicate = (icmp_ln702)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.34>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_op_assign = phi i1 [ %c3_4, %hls_label_241 ], [ false, %.preheader.preheader ]"   --->   Operation 23 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln899 = zext i1 %i_op_assign to i2" [src/kernel_kernel.cpp:716]   --->   Operation 24 'zext' 'zext_ln899' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.34ns)   --->   "%icmp_ln899 = icmp sgt i2 %zext_ln899, %xor_ln215" [src/kernel_kernel.cpp:716]   --->   Operation 25 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_410 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 0)"   --->   Operation 26 'speclooptripcount' 'empty_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %.loopexit.loopexit, label %hls_label_241" [src/kernel_kernel.cpp:716]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.12ns)   --->   "%c3_4 = xor i1 %i_op_assign, true" [src/kernel_kernel.cpp:716]   --->   Operation 28 'xor' 'c3_4' <Predicate = (!icmp_ln899)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str32)" [src/kernel_kernel.cpp:716]   --->   Operation 29 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:717]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.21ns)   --->   "%tmp_23 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_in_V)" [src/kernel_kernel.cpp:719]   --->   Operation 31 'read' 'tmp_23' <Predicate = (!icmp_ln899)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 32 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %tmp_23)" [src/kernel_kernel.cpp:720]   --->   Operation 32 'write' <Predicate = (!icmp_ln899)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_411 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str32, i32 %tmp_9)" [src/kernel_kernel.cpp:721]   --->   Operation 33 'specregionend' 'empty_411' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:716]   --->   Operation 34 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.33>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 35 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 36 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.33ns)   --->   "%c0_V = add i4 %p_093_0, 1" [src/kernel_kernel.cpp:702]   --->   Operation 37 'add' 'c0_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:702]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.34>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%c3_0 = phi i2 [ %c3, %hls_label_240 ], [ 0, %.preheader134.preheader ]"   --->   Operation 39 'phi' 'c3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.34ns)   --->   "%icmp_ln707 = icmp eq i2 %c3_0, -2" [src/kernel_kernel.cpp:707]   --->   Operation 40 'icmp' 'icmp_ln707' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_408 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 41 'speclooptripcount' 'empty_408' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.23ns)   --->   "%c3 = add i2 %c3_0, 1" [src/kernel_kernel.cpp:707]   --->   Operation 42 'add' 'c3' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln707, label %.loopexit.loopexit4, label %hls_label_240" [src/kernel_kernel.cpp:707]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.43>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str31)" [src/kernel_kernel.cpp:707]   --->   Operation 44 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln707)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:708]   --->   Operation 45 'specpipeline' <Predicate = (!icmp_ln707)> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (1.21ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:710]   --->   Operation 46 'read' 'tmp' <Predicate = (!icmp_ln707)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 47 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %tmp)" [src/kernel_kernel.cpp:711]   --->   Operation 47 'write' <Predicate = (!icmp_ln707)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%empty_409 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str31, i32 %tmp_s)" [src/kernel_kernel.cpp:712]   --->   Operation 48 'specregionend' 'empty_409' <Predicate = (!icmp_ln707)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader134" [src/kernel_kernel.cpp:707]   --->   Operation 49 'br' <Predicate = (!icmp_ln707)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_U_drain_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
br_ln702           (br               ) [ 01111111]
p_093_0            (phi              ) [ 00111111]
icmp_ln702         (icmp             ) [ 00111111]
empty              (speclooptripcount) [ 00000000]
br_ln702           (br               ) [ 00000000]
trunc_ln215        (trunc            ) [ 00000000]
icmp_ln879         (icmp             ) [ 00111111]
br_ln704           (br               ) [ 00000000]
xor_ln215          (xor              ) [ 00011000]
br_ln716           (br               ) [ 00111111]
br_ln707           (br               ) [ 00111111]
ret_ln724          (ret              ) [ 00000000]
i_op_assign        (phi              ) [ 00010000]
zext_ln899         (zext             ) [ 00000000]
icmp_ln899         (icmp             ) [ 00111111]
empty_410          (speclooptripcount) [ 00000000]
br_ln716           (br               ) [ 00000000]
c3_4               (xor              ) [ 00111111]
tmp_9              (specregionbegin  ) [ 00000000]
specpipeline_ln717 (specpipeline     ) [ 00000000]
tmp_23             (read             ) [ 00000000]
write_ln720        (write            ) [ 00000000]
empty_411          (specregionend    ) [ 00000000]
br_ln716           (br               ) [ 00111111]
br_ln0             (br               ) [ 00000000]
br_ln0             (br               ) [ 00000000]
c0_V               (add              ) [ 01111111]
br_ln702           (br               ) [ 01111111]
c3_0               (phi              ) [ 00000010]
icmp_ln707         (icmp             ) [ 00111111]
empty_408          (speclooptripcount) [ 00000000]
c3                 (add              ) [ 00111111]
br_ln707           (br               ) [ 00000000]
tmp_s              (specregionbegin  ) [ 00000000]
specpipeline_ln708 (specpipeline     ) [ 00000000]
tmp                (read             ) [ 00000000]
write_ln711        (write            ) [ 00000000]
empty_409          (specregionend    ) [ 00000000]
br_ln707           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_U_drain_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_U_drain_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_U_drain_local_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_23_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln720/4 write_ln711/7 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="81" class="1005" name="p_093_0_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="1"/>
<pin id="83" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_093_0 (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="p_093_0_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="4" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_093_0/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_op_assign_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_op_assign_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="c3_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="1"/>
<pin id="106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c3_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="c3_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln702_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="3" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln702/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="trunc_ln215_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln879_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="xor_ln215_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln899_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln899/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln899_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="1"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="c3_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="c3_4/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="c0_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="2"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c0_V/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln707_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln707/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="c3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/6 "/>
</bind>
</comp>

<comp id="170" class="1005" name="icmp_ln702_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln702 "/>
</bind>
</comp>

<comp id="174" class="1005" name="icmp_ln879_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="178" class="1005" name="xor_ln215_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln215 "/>
</bind>
</comp>

<comp id="183" class="1005" name="icmp_ln899_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="187" class="1005" name="c3_4_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="c3_4 "/>
</bind>
</comp>

<comp id="192" class="1005" name="c0_V_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c0_V "/>
</bind>
</comp>

<comp id="197" class="1005" name="icmp_ln707_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln707 "/>
</bind>
</comp>

<comp id="201" class="1005" name="c3_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="44" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="60" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="74" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="85" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="85" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="85" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="85" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="121" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="97" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="97" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="81" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="108" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="108" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="115" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="125" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="131" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="186"><net_src comp="141" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="146" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="195"><net_src comp="152" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="200"><net_src comp="158" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="164" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="108" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_U_drain_out_V | {4 7 }
 - Input state : 
	Port: U_drain_IO_L2_out<10> : fifo_U_drain_in_V | {4 }
	Port: U_drain_IO_L2_out<10> : fifo_U_drain_local_in_V | {7 }
  - Chain level:
	State 1
	State 2
		icmp_ln702 : 1
		br_ln702 : 2
		trunc_ln215 : 1
		icmp_ln879 : 1
		br_ln704 : 2
		xor_ln215 : 2
	State 3
		zext_ln899 : 1
		icmp_ln899 : 2
		br_ln716 : 3
		c3_4 : 1
	State 4
		empty_411 : 1
	State 5
	State 6
		icmp_ln707 : 1
		c3 : 1
		br_ln707 : 2
	State 7
		empty_409 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  icmp_ln702_fu_115 |    0    |    9    |
|   icmp   |  icmp_ln879_fu_125 |    0    |    9    |
|          |  icmp_ln899_fu_141 |    0    |    8    |
|          |  icmp_ln707_fu_158 |    0    |    8    |
|----------|--------------------|---------|---------|
|    add   |     c0_V_fu_152    |    0    |    6    |
|          |      c3_fu_164     |    0    |    3    |
|----------|--------------------|---------|---------|
|    xor   |  xor_ln215_fu_131  |    0    |    2    |
|          |     c3_4_fu_146    |    0    |    2    |
|----------|--------------------|---------|---------|
|   read   |  tmp_23_read_fu_60 |    0    |    0    |
|          |   tmp_read_fu_74   |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_66  |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln215_fu_121 |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln899_fu_137 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    47   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   c0_V_reg_192   |    4   |
|   c3_0_reg_104   |    2   |
|   c3_4_reg_187   |    1   |
|    c3_reg_201    |    2   |
|i_op_assign_reg_93|    1   |
|icmp_ln702_reg_170|    1   |
|icmp_ln707_reg_197|    1   |
|icmp_ln879_reg_174|    1   |
|icmp_ln899_reg_183|    1   |
|  p_093_0_reg_81  |    4   |
| xor_ln215_reg_178|    2   |
+------------------+--------+
|       Total      |   20   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_66 |  p2  |   2  |  32  |   64   ||    9    |
|  p_093_0_reg_81 |  p0  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   72   ||  1.206  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   47   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   20   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   20   |   65   |
+-----------+--------+--------+--------+
