# KTU_s4_CSL202-Digital_Lab-Verilog-Programs--2019-Scheme

KTU S4 CSL 204 - Digital Lab Verilog Programs [2019 Scheme]

## Experiments

| EXP. No | Experiment |
|:-----:|:---------------------------|
| 1 | Realization of logic gates and familiarization of verilog |
| 2 | Adders in verilog <br> &nbsp; • Half Adder <br> &nbsp; • Full Adder |
| 3 | MUX And DEMUX in verilog <br> &nbsp; • 4:1 MUX <br> &nbsp; • 1:4 DEMUX|
| 4 | Flip Flops and Counters: <br> &nbsp; • SR <br> &nbsp; • JK <br> &nbsp; • D <br> &nbsp; • T <br> &nbsp; • Ring Counter <br> &nbsp; • Johnson Counter |


# EXTRA
| EXP. No | Experiment |
|:-----:|:---------------------------|
|  | Subtractors in verilog <br> &nbsp; • Half Subtractor <br> &nbsp; • Full Subtractor |

**Programs or Program name may vary according to colleges**
