Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Mar 05 16:53:08 2017
| Host         : DESKTOP-HSH9QFC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file digital_clock_timing_summary_routed.rpt -rpx digital_clock_timing_summary_routed.rpx
| Design       : digital_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: set (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.776        0.000                      0                  176        0.211        0.000                      0                  176        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.776        0.000                      0                  176        0.211        0.000                      0                  176        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 ATOMIC_TIME_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            day_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 1.870ns (24.219%)  route 5.851ns (75.781%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  ATOMIC_TIME_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  ATOMIC_TIME_reg[22]/Q
                         net (fo=2, routed)           1.046     6.711    ATOMIC_TIME_reg_n_0_[22]
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  ATOMIC_TIME[27]_i_8/O
                         net (fo=1, routed)           0.575     7.410    ATOMIC_TIME[27]_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  ATOMIC_TIME[27]_i_7/O
                         net (fo=1, routed)           0.405     7.939    ATOMIC_TIME[27]_i_7_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  ATOMIC_TIME[27]_i_3/O
                         net (fo=37, routed)          0.973     9.037    ATOMIC_TIME[27]_i_1_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.189 f  secs_reg[5]_i_8/O
                         net (fo=2, routed)           0.600     9.788    secs_reg[5]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.332    10.120 r  secs_reg[5]_i_1/O
                         net (fo=8, routed)           0.428    10.548    secs_reg[5]_i_1_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  hours_reg[4]_i_5/O
                         net (fo=2, routed)           0.449    11.121    hours_reg[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  day[4]_i_6/O
                         net (fo=5, routed)           0.467    11.713    day[4]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.837 r  day[4]_i_5/O
                         net (fo=2, routed)           0.274    12.110    day[4]_i_5_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  day[4]_i_1/O
                         net (fo=4, routed)           0.634    12.868    day[4]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  day_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  day_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.645    day_reg[1]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 ATOMIC_TIME_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            day_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 1.870ns (24.219%)  route 5.851ns (75.781%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  ATOMIC_TIME_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  ATOMIC_TIME_reg[22]/Q
                         net (fo=2, routed)           1.046     6.711    ATOMIC_TIME_reg_n_0_[22]
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  ATOMIC_TIME[27]_i_8/O
                         net (fo=1, routed)           0.575     7.410    ATOMIC_TIME[27]_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  ATOMIC_TIME[27]_i_7/O
                         net (fo=1, routed)           0.405     7.939    ATOMIC_TIME[27]_i_7_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  ATOMIC_TIME[27]_i_3/O
                         net (fo=37, routed)          0.973     9.037    ATOMIC_TIME[27]_i_1_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.189 f  secs_reg[5]_i_8/O
                         net (fo=2, routed)           0.600     9.788    secs_reg[5]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.332    10.120 r  secs_reg[5]_i_1/O
                         net (fo=8, routed)           0.428    10.548    secs_reg[5]_i_1_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  hours_reg[4]_i_5/O
                         net (fo=2, routed)           0.449    11.121    hours_reg[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  day[4]_i_6/O
                         net (fo=5, routed)           0.467    11.713    day[4]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.837 r  day[4]_i_5/O
                         net (fo=2, routed)           0.274    12.110    day[4]_i_5_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  day[4]_i_1/O
                         net (fo=4, routed)           0.634    12.868    day[4]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  day_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  day_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.645    day_reg[2]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 ATOMIC_TIME_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            day_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 1.870ns (24.646%)  route 5.717ns (75.354%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  ATOMIC_TIME_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  ATOMIC_TIME_reg[22]/Q
                         net (fo=2, routed)           1.046     6.711    ATOMIC_TIME_reg_n_0_[22]
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  ATOMIC_TIME[27]_i_8/O
                         net (fo=1, routed)           0.575     7.410    ATOMIC_TIME[27]_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  ATOMIC_TIME[27]_i_7/O
                         net (fo=1, routed)           0.405     7.939    ATOMIC_TIME[27]_i_7_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  ATOMIC_TIME[27]_i_3/O
                         net (fo=37, routed)          0.973     9.037    ATOMIC_TIME[27]_i_1_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.189 f  secs_reg[5]_i_8/O
                         net (fo=2, routed)           0.600     9.788    secs_reg[5]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.332    10.120 r  secs_reg[5]_i_1/O
                         net (fo=8, routed)           0.428    10.548    secs_reg[5]_i_1_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  hours_reg[4]_i_5/O
                         net (fo=2, routed)           0.449    11.121    hours_reg[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  day[4]_i_6/O
                         net (fo=5, routed)           0.467    11.713    day[4]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.837 r  day[4]_i_5/O
                         net (fo=2, routed)           0.274    12.110    day[4]_i_5_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  day[4]_i_1/O
                         net (fo=4, routed)           0.500    12.735    day[4]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  day_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  day_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.550    day_reg[3]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -12.735    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 ATOMIC_TIME_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            day_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 1.870ns (24.646%)  route 5.717ns (75.354%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  ATOMIC_TIME_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  ATOMIC_TIME_reg[22]/Q
                         net (fo=2, routed)           1.046     6.711    ATOMIC_TIME_reg_n_0_[22]
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  ATOMIC_TIME[27]_i_8/O
                         net (fo=1, routed)           0.575     7.410    ATOMIC_TIME[27]_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  ATOMIC_TIME[27]_i_7/O
                         net (fo=1, routed)           0.405     7.939    ATOMIC_TIME[27]_i_7_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  ATOMIC_TIME[27]_i_3/O
                         net (fo=37, routed)          0.973     9.037    ATOMIC_TIME[27]_i_1_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.189 f  secs_reg[5]_i_8/O
                         net (fo=2, routed)           0.600     9.788    secs_reg[5]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.332    10.120 r  secs_reg[5]_i_1/O
                         net (fo=8, routed)           0.428    10.548    secs_reg[5]_i_1_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  hours_reg[4]_i_5/O
                         net (fo=2, routed)           0.449    11.121    hours_reg[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  day[4]_i_6/O
                         net (fo=5, routed)           0.467    11.713    day[4]_i_6_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.837 r  day[4]_i_5/O
                         net (fo=2, routed)           0.274    12.110    day[4]_i_5_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  day[4]_i_1/O
                         net (fo=4, routed)           0.500    12.735    day[4]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  day_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  day_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.550    day_reg[4]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -12.735    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 ATOMIC_TIME_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 1.746ns (23.007%)  route 5.843ns (76.993%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  ATOMIC_TIME_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  ATOMIC_TIME_reg[22]/Q
                         net (fo=2, routed)           1.046     6.711    ATOMIC_TIME_reg_n_0_[22]
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  ATOMIC_TIME[27]_i_8/O
                         net (fo=1, routed)           0.575     7.410    ATOMIC_TIME[27]_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  ATOMIC_TIME[27]_i_7/O
                         net (fo=1, routed)           0.405     7.939    ATOMIC_TIME[27]_i_7_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  ATOMIC_TIME[27]_i_3/O
                         net (fo=37, routed)          0.973     9.037    ATOMIC_TIME[27]_i_1_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.189 f  secs_reg[5]_i_8/O
                         net (fo=2, routed)           0.600     9.788    secs_reg[5]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.332    10.120 r  secs_reg[5]_i_1/O
                         net (fo=8, routed)           0.428    10.548    secs_reg[5]_i_1_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  hours_reg[4]_i_5/O
                         net (fo=2, routed)           0.449    11.121    hours_reg[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  day[4]_i_6/O
                         net (fo=5, routed)           0.616    11.861    day[4]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.985 r  year[0]_i_1/O
                         net (fo=12, routed)          0.751    12.736    year[0]_i_1_n_0
    SLICE_X56Y23         FDRE                                         r  year_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.438    14.779    clock_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  year_reg[10]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.835    year_reg[10]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 ATOMIC_TIME_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 1.746ns (23.007%)  route 5.843ns (76.993%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  ATOMIC_TIME_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  ATOMIC_TIME_reg[22]/Q
                         net (fo=2, routed)           1.046     6.711    ATOMIC_TIME_reg_n_0_[22]
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  ATOMIC_TIME[27]_i_8/O
                         net (fo=1, routed)           0.575     7.410    ATOMIC_TIME[27]_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  ATOMIC_TIME[27]_i_7/O
                         net (fo=1, routed)           0.405     7.939    ATOMIC_TIME[27]_i_7_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  ATOMIC_TIME[27]_i_3/O
                         net (fo=37, routed)          0.973     9.037    ATOMIC_TIME[27]_i_1_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.189 f  secs_reg[5]_i_8/O
                         net (fo=2, routed)           0.600     9.788    secs_reg[5]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.332    10.120 r  secs_reg[5]_i_1/O
                         net (fo=8, routed)           0.428    10.548    secs_reg[5]_i_1_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  hours_reg[4]_i_5/O
                         net (fo=2, routed)           0.449    11.121    hours_reg[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  day[4]_i_6/O
                         net (fo=5, routed)           0.616    11.861    day[4]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.985 r  year[0]_i_1/O
                         net (fo=12, routed)          0.751    12.736    year[0]_i_1_n_0
    SLICE_X56Y23         FDRE                                         r  year_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.438    14.779    clock_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  year_reg[11]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.835    year_reg[11]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 ATOMIC_TIME_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 1.746ns (23.007%)  route 5.843ns (76.993%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  ATOMIC_TIME_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  ATOMIC_TIME_reg[22]/Q
                         net (fo=2, routed)           1.046     6.711    ATOMIC_TIME_reg_n_0_[22]
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  ATOMIC_TIME[27]_i_8/O
                         net (fo=1, routed)           0.575     7.410    ATOMIC_TIME[27]_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  ATOMIC_TIME[27]_i_7/O
                         net (fo=1, routed)           0.405     7.939    ATOMIC_TIME[27]_i_7_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  ATOMIC_TIME[27]_i_3/O
                         net (fo=37, routed)          0.973     9.037    ATOMIC_TIME[27]_i_1_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.189 f  secs_reg[5]_i_8/O
                         net (fo=2, routed)           0.600     9.788    secs_reg[5]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.332    10.120 r  secs_reg[5]_i_1/O
                         net (fo=8, routed)           0.428    10.548    secs_reg[5]_i_1_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  hours_reg[4]_i_5/O
                         net (fo=2, routed)           0.449    11.121    hours_reg[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  day[4]_i_6/O
                         net (fo=5, routed)           0.616    11.861    day[4]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.985 r  year[0]_i_1/O
                         net (fo=12, routed)          0.751    12.736    year[0]_i_1_n_0
    SLICE_X56Y23         FDRE                                         r  year_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.438    14.779    clock_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  year_reg[8]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.835    year_reg[8]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 ATOMIC_TIME_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 1.746ns (23.007%)  route 5.843ns (76.993%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  ATOMIC_TIME_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  ATOMIC_TIME_reg[22]/Q
                         net (fo=2, routed)           1.046     6.711    ATOMIC_TIME_reg_n_0_[22]
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  ATOMIC_TIME[27]_i_8/O
                         net (fo=1, routed)           0.575     7.410    ATOMIC_TIME[27]_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  ATOMIC_TIME[27]_i_7/O
                         net (fo=1, routed)           0.405     7.939    ATOMIC_TIME[27]_i_7_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  ATOMIC_TIME[27]_i_3/O
                         net (fo=37, routed)          0.973     9.037    ATOMIC_TIME[27]_i_1_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.189 f  secs_reg[5]_i_8/O
                         net (fo=2, routed)           0.600     9.788    secs_reg[5]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.332    10.120 r  secs_reg[5]_i_1/O
                         net (fo=8, routed)           0.428    10.548    secs_reg[5]_i_1_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  hours_reg[4]_i_5/O
                         net (fo=2, routed)           0.449    11.121    hours_reg[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  day[4]_i_6/O
                         net (fo=5, routed)           0.616    11.861    day[4]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.985 r  year[0]_i_1/O
                         net (fo=12, routed)          0.751    12.736    year[0]_i_1_n_0
    SLICE_X56Y23         FDRE                                         r  year_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.438    14.779    clock_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  year_reg[9]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.835    year_reg[9]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 ATOMIC_TIME_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 1.746ns (23.097%)  route 5.813ns (76.903%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  ATOMIC_TIME_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  ATOMIC_TIME_reg[22]/Q
                         net (fo=2, routed)           1.046     6.711    ATOMIC_TIME_reg_n_0_[22]
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  ATOMIC_TIME[27]_i_8/O
                         net (fo=1, routed)           0.575     7.410    ATOMIC_TIME[27]_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  ATOMIC_TIME[27]_i_7/O
                         net (fo=1, routed)           0.405     7.939    ATOMIC_TIME[27]_i_7_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  ATOMIC_TIME[27]_i_3/O
                         net (fo=37, routed)          0.973     9.037    ATOMIC_TIME[27]_i_1_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.189 f  secs_reg[5]_i_8/O
                         net (fo=2, routed)           0.600     9.788    secs_reg[5]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.332    10.120 r  secs_reg[5]_i_1/O
                         net (fo=8, routed)           0.428    10.548    secs_reg[5]_i_1_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  hours_reg[4]_i_5/O
                         net (fo=2, routed)           0.449    11.121    hours_reg[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  day[4]_i_6/O
                         net (fo=5, routed)           0.616    11.861    day[4]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.985 r  year[0]_i_1/O
                         net (fo=12, routed)          0.722    12.707    year[0]_i_1_n_0
    SLICE_X56Y21         FDRE                                         r  year_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  year_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.838    year_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 ATOMIC_TIME_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            year_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 1.746ns (23.097%)  route 5.813ns (76.903%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  ATOMIC_TIME_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  ATOMIC_TIME_reg[22]/Q
                         net (fo=2, routed)           1.046     6.711    ATOMIC_TIME_reg_n_0_[22]
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.835 f  ATOMIC_TIME[27]_i_8/O
                         net (fo=1, routed)           0.575     7.410    ATOMIC_TIME[27]_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  ATOMIC_TIME[27]_i_7/O
                         net (fo=1, routed)           0.405     7.939    ATOMIC_TIME[27]_i_7_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.063 r  ATOMIC_TIME[27]_i_3/O
                         net (fo=37, routed)          0.973     9.037    ATOMIC_TIME[27]_i_1_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.152     9.189 f  secs_reg[5]_i_8/O
                         net (fo=2, routed)           0.600     9.788    secs_reg[5]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.332    10.120 r  secs_reg[5]_i_1/O
                         net (fo=8, routed)           0.428    10.548    secs_reg[5]_i_1_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.672 r  hours_reg[4]_i_5/O
                         net (fo=2, routed)           0.449    11.121    hours_reg[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.245 r  day[4]_i_6/O
                         net (fo=5, routed)           0.616    11.861    day[4]_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.985 r  year[0]_i_1/O
                         net (fo=12, routed)          0.722    12.707    year[0]_i_1_n_0
    SLICE_X56Y21         FDRE                                         r  year_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  year_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.838    year_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                  2.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 secs_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secs_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.587%)  route 0.131ns (41.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  secs_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  secs_reg_reg[3]/Q
                         net (fo=4, routed)           0.131     1.745    secs_reg_reg__1[3]
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  secs_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    p_0_in__0[4]
    SLICE_X61Y15         FDRE                                         r  secs_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  secs_reg_reg[4]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.091     1.578    secs_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 secs_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secs_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  secs_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  secs_reg_reg[2]/Q
                         net (fo=5, routed)           0.133     1.746    secs_reg_reg__1[2]
    SLICE_X61Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  secs_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    p_0_in__0[2]
    SLICE_X61Y16         FDRE                                         r  secs_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  secs_reg_reg[2]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.092     1.564    secs_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 day_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            day_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.943%)  route 0.146ns (44.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  day_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  day_reg[0]/Q
                         net (fo=26, routed)          0.146     1.757    day_reg_n_0_[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  day[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    day[1]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  day_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.855     1.982    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  day_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.091     1.573    day_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 secs_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secs_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.849%)  route 0.159ns (46.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  secs_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  secs_reg_reg[4]/Q
                         net (fo=3, routed)           0.159     1.774    secs_reg_reg__1[4]
    SLICE_X61Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  secs_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     1.819    secs_reg[5]_i_3_n_0
    SLICE_X61Y14         FDRE                                         r  secs_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  secs_reg_reg[5]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.091     1.579    secs_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 set_alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_alarm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  set_alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  set_alarm_reg/Q
                         net (fo=2, routed)           0.170     1.782    set_alarm
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.042     1.824 r  set_alarm_i_1/O
                         net (fo=1, routed)           0.000     1.824    set_alarm_i_1_n_0
    SLICE_X61Y18         FDRE                                         r  set_alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.855     1.982    clock_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  set_alarm_reg/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    set_alarm_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 hours_alarm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hours_alarm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.607%)  route 0.114ns (33.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  hours_alarm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  hours_alarm_reg[2]/Q
                         net (fo=20, routed)          0.114     1.715    hours_alarm_reg__0[2]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.099     1.814 r  hours_alarm[4]_i_3/O
                         net (fo=1, routed)           0.000     1.814    p_0_in__2[4]
    SLICE_X63Y16         FDRE                                         r  hours_alarm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  hours_alarm_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.092     1.565    hours_alarm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 hours_alarm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hours_alarm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.412%)  route 0.115ns (33.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  hours_alarm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  hours_alarm_reg[2]/Q
                         net (fo=20, routed)          0.115     1.716    hours_alarm_reg__0[2]
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.099     1.815 r  hours_alarm[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    p_0_in__2[3]
    SLICE_X63Y16         FDRE                                         r  hours_alarm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  hours_alarm_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.091     1.564    hours_alarm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hours_alarm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hours_alarm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.205%)  route 0.116ns (33.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  hours_alarm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  hours_alarm_reg[0]/Q
                         net (fo=17, routed)          0.116     1.718    hours_alarm_reg__0[0]
    SLICE_X63Y15         LUT6 (Prop_lut6_I4_O)        0.099     1.817 r  hours_alarm[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    p_0_in__2[1]
    SLICE_X63Y15         FDRE                                         r  hours_alarm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  hours_alarm_reg[1]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y15         FDRE (Hold_fdre_C_D)         0.091     1.565    hours_alarm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mins_alarm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_alarm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.491%)  route 0.175ns (48.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.562     1.445    clock_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  mins_alarm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mins_alarm_reg[3]/Q
                         net (fo=23, routed)          0.175     1.761    mins_alarm_reg__0[3]
    SLICE_X57Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  mins_alarm[5]_i_3/O
                         net (fo=1, routed)           0.000     1.806    p_0_in__1[5]
    SLICE_X57Y16         FDRE                                         r  mins_alarm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.830     1.957    clock_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  mins_alarm_reg[5]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X57Y16         FDRE (Hold_fdre_C_D)         0.091     1.551    mins_alarm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ATOMIC_TIME_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ATOMIC_TIME_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  ATOMIC_TIME_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ATOMIC_TIME_reg[3]/Q
                         net (fo=1, routed)           0.114     1.752    ATOMIC_TIME_reg_n_0_[3]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.862 r  ATOMIC_TIME_reg[4]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.862    ATOMIC_TIME_reg[4]_i_1_n_5
    SLICE_X60Y13         FDRE                                         r  ATOMIC_TIME_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  ATOMIC_TIME_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y13         FDRE (Hold_fdre_C_D)         0.130     1.603    ATOMIC_TIME_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y13   ATOMIC_TIME_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   ATOMIC_TIME_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   ATOMIC_TIME_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y15   ATOMIC_TIME_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   ATOMIC_TIME_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   ATOMIC_TIME_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   ATOMIC_TIME_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   ATOMIC_TIME_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   ATOMIC_TIME_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y13   ATOMIC_TIME_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   ATOMIC_TIME_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   ATOMIC_TIME_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   ATOMIC_TIME_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   ATOMIC_TIME_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   ATOMIC_TIME_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   ATOMIC_TIME_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   ATOMIC_TIME_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   ATOMIC_TIME_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   hours_alarm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   ATOMIC_TIME_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   ATOMIC_TIME_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   ATOMIC_TIME_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   ATOMIC_TIME_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   ATOMIC_TIME_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   ATOMIC_TIME_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   ATOMIC_TIME_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   ATOMIC_TIME_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   ATOMIC_TIME_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   ATOMIC_TIME_reg[19]/C



