set tool_name "QuestaSim (Verilog)"
set corner_file_list {
    {{"Slow Model"} {Antenna_Switch_Interlock.vo Antenna_Switch_Interlock_v.sdo}}
}
