I 000045 55 848           1411907393458 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411907393459 2014.09.28 15:29:53)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 65643f65353337736c37203e32636c63306263636c)
	(_entity
		(_time 1411907393442)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411908702919 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411908702920 2014.09.28 15:51:42)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 72737c73252420647b20372925747b74277574747b)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1443          1411908733505 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411908733506 2014.09.28 15:52:13)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4a7a3a4f9a2a3e3f1f6e5aea7f2a7f2f1f2f1f2a7)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1610          1411909130236 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411909130237 2014.09.28 15:58:50)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b2e2e3e6b9e4e5a5b7b1a3e8e1b4e1b4b7b4b7b4e1)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(U3(_architecture 0 0 20 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
I 000047 55 1730          1411909153817 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411909153818 2014.09.28 15:59:13)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cccfc699969a9bdbc9ccdd969fca9fcac9cac9ca9f)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(U3(_architecture 0 0 20 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
			(U4(_architecture 1 0 21 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 1730          1411909199723 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411909199724 2014.09.28 15:59:59)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f194e18404948081a1f0e454c194c191a191a194c)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(U3(_architecture 0 0 20 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
			(U4(_architecture 1 0 21 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 1742          1411909232724 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411909232725 2014.09.28 16:00:32)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 07095101095150100207165d540154010201020154)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000045 55 848           1411909785274 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411909785275 2014.09.28 16:09:45)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 69393269353f3b7f603b2c323e6f606f3c6e6f6f60)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1742          1411909785367 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411909785368 2014.09.28 16:09:45)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c7979792c99190d0c2c7d69d94c194c1c2c1c2c194)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 729           1411910308110 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411910308111 2014.09.28 16:18:28)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c595c290c99392d2c0c3d49f96c396c3c0c3c0c396)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1032          1411910465456 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411910465457 2014.09.28 16:21:05)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 65663465693332726065743f366336636063606336)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Beh)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1032          1411910484049 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411910484050 2014.09.28 16:21:24)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 07500001095150100207165d540154010201020154)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Beh)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 848           1411910515420 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411910515421 2014.09.28 16:21:55)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9691c999c5c0c4809fc4d3cdc1909f90c39190909f)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1742          1411910515514 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411910515515 2014.09.28 16:21:55)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f3f4a7a3f9a5a4e4f6f3e2a9a0f5a0f5f6f5f6f5a0)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1035          1411910515639 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411910515640 2014.09.28 16:21:55)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 70747271792627677570612a237623767576757623)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 848           1411910646082 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411910646083 2014.09.28 16:24:06)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f6f1aba6a5a0a4e0ffa4b3ada1f0fff0a3f1f0f0ff)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411910646176 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411910646177 2014.09.28 16:24:06)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54530357590203435154450e075207525152515207)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1035          1411910646270 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411910646271 2014.09.28 16:24:06)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b1b6e6e5b9e7e6a6b4b1a0ebe2b7e2b7b4b7b4b7e2)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 1035          1411910719753 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411910719754 2014.09.28 16:25:19)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bebbe8eae2e8e9a9bbbeafe4edb8edb8bbb8bbb8ed)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 848           1411910926994 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411910926995 2014.09.28 16:28:46)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40404e42151612564912051b174649461547464649)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000044 55 1035          1411910927182 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411910927183 2014.09.28 16:28:47)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fcfcf9aca6aaabebf9fceda6affaaffaf9faf9faaf)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1669          1411911014875 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411911014876 2014.09.28 16:30:14)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 93c7c49c99c5c484969382c9c095c09596959695c0)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000045 55 848           1411911221740 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411911221741 2014.09.28 16:33:41)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9ecd91919ec8cc8897ccdbc5c9989798cb99989897)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411911221833 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411911221834 2014.09.28 16:33:41)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fcaff8aca6aaabebf9fceda6affaaffaf9faf9faaf)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1035          1411911221943 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411911221944 2014.09.28 16:33:41)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 693a6c69693f3e7e6c6978333a6f3a6f6c6f6c6f3a)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 848           1411911306222 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411911306223 2014.09.28 16:35:06)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a3a6aaf4f5f5f1b5aaf1e6f8f4a5aaa5f6a4a5a5aa)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411911306315 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411911306316 2014.09.28 16:35:06)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 00050306095657170500115a530653060506050653)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1035          1411911306409 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411911306410 2014.09.28 16:35:06)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5e5b5d5d020809495b5e4f040d580d585b585b580d)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 902           1411911318373 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411911318374 2014.09.28 16:35:18)
	(_source (\./../src/Task2/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0f0f5a090f59591c0d5d4a5508080d0c0d095a0959)
	(_entity
		(_time 1411911318357)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411911409666 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411911409667 2014.09.28 16:36:49)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b0e5bde4e5e6e2a6b9e2f5ebe7b6b9b6e5b7b6b6b9)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411911409807 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411911409808 2014.09.28 16:36:49)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3d686d383f6b6b2e3f6f78673a3a3f3e3f3b683b6b)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411911409901 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411911409902 2014.09.28 16:36:49)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9acf9d95c2cccd8d9f9a8bc0c99cc99c9f9c9f9cc9)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1035          1411911409995 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411911409996 2014.09.28 16:36:49)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f8adffa8f9aeafeffdf8e9a2abfeabfefdfefdfeab)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 848           1411911989158 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411911989159 2014.09.28 16:46:29)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5c53065f5a0a0e4a550e19070b5a555a095b5a5a55)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411911989252 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411911989253 2014.09.28 16:46:29)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bab5bceebdececa9b8e8ffe0bdbdb8b9b8bcefbcec)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411911989346 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411911989347 2014.09.28 16:46:29)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 18174e1f194e4f0f1d1809424b1e4b1e1d1e1d1e4b)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1035          1411911989439 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411911989440 2014.09.28 16:46:29)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 757a2374792322627075642f267326737073707326)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 848           1411912119922 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411912119923 2014.09.28 16:48:39)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a25712e2e7c783c23786f717d2c232c7f2d2c2c23)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411912120062 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411912120063 2014.09.28 16:48:40)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b6b9b1e2e6e0e0a5b4e4f3ecb1b1b4b5b4b0e3b0e0)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411912120127 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411912120128 2014.09.28 16:48:40)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f5faa5a5f9a3a2e2f0f5e4afa6f3a6f3f0f3f0f3a6)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1035          1411912120224 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411912120225 2014.09.28 16:48:40)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 535c02505905044456534209005500555655565500)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 2002          1411912120271 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411912120272 2014.09.28 16:48:40)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 818fd08e83d58397d38190dad48782878986838682)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000047 55 2002          1411913026155 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411913026156 2014.09.28 17:03:46)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 24257021237026327624357f712227222c23262327)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411913026171 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411913026172 2014.09.28 17:03:46)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 34356030336036226633256f613237323c33363337)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(4)(0)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000045 55 848           1411913697697 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411913697698 2014.09.28 17:14:57)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4f18134d4c191d59461d0a14184946491a48494946)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411913697791 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411913697792 2014.09.28 17:14:57)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code adfaadfaaffbfbbeafffe8f7aaaaafaeafabf8abfb)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411913697900 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411913697901 2014.09.28 17:14:57)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1a4d4e1d424c4d0d1f1a0b40491c491c1f1c1f1c49)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1035          1411913698056 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411913698057 2014.09.28 17:14:58)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b7e0e3e3b9e1e0a0b2b7a6ede4b1e4b1b2b1b2b1e4)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 2002          1411913698103 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411913698104 2014.09.28 17:14:58)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6b0b2b4e3b2e4f0b4e6f7bdb3e0e5e0eee1e4e1e5)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411913698119 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411913698120 2014.09.28 17:14:58)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f5a3a1a4f3a1f7e3a7f2e4aea0f3f6f3fdf2f7f2f6)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000045 55 848           1411913705506 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411913705507 2014.09.28 17:15:05)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d4818e86858286c2dd86918f83d2ddd281d3d2d2dd)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411913705600 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411913705601 2014.09.28 17:15:05)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 326733376664642130607768353530313034673464)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411913705694 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411913705695 2014.09.28 17:15:05)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8fdad981d0d9d8988a8f9ed5dc89dc898a898a89dc)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5104          1411913705788 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411913705789 2014.09.28 17:15:05)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code edb9bbbfbab9effbbaecfcb6b8ebeeebe5e8bbeae9)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411913706038 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411913706039 2014.09.28 17:15:06)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e7b2b0b4e9b1b0f0e2e7f6bdb4e1b4e1e2e1e2e1b4)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 2002          1411913706084 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411913706085 2014.09.28 17:15:06)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 16424210134214004416074d431015101e11141115)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411913706100 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411913706101 2014.09.28 17:15:06)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 26727223237224307421377d732025202e21242125)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000045 55 848           1411913925915 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411913925916 2014.09.28 17:18:45)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code caceca9fce9c98dcc3988f919dccc3cc9fcdccccc3)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411913926009 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411913926010 2014.09.28 17:18:46)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 282c2c2c767e7e3b2a7a6d722f2f2a2b2a2e7d2e7e)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411913926119 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411913926120 2014.09.28 17:18:46)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9591c69a99c3c282909584cfc693c69390939093c6)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5104          1411913926228 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411913926229 2014.09.28 17:18:46)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 030653040357011554021258560500050b06550407)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411913926478 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411913926479 2014.09.28 17:18:46)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fdf9adada0abaaeaf8fdeca7aefbaefbf8fbf8fbae)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 2002          1411913926525 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411913926526 2014.09.28 17:18:46)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b2e7a2e7a7f293d792b3a707e2d282d232c292c28)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411913926540 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411913926541 2014.09.28 17:18:46)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3b3e6a3f6a6f392d693c2a606e3d383d333c393c38)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 5104          1411913931278 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411913931279 2014.09.28 17:18:51)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b9bdeeecb3edbbafeeb8a8e2ecbfbabfb1bcefbebd)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000045 55 848           1411914006477 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411914006478 2014.09.28 17:20:06)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7d7d707c7c2b2f6b742f38262a7b747b287a7b7b74)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411914006586 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411914006587 2014.09.28 17:20:06)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eaeabbb9edbcbcf9e8b8afb0edede8e9e8ecbfecbc)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411914006695 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411914006696 2014.09.28 17:20:06)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57575054590100405257460d045104515251525104)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5104          1411914006789 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411914006790 2014.09.28 17:20:06)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b5b4b2e0b3e1b7a3e2b4a4eee0b3b6b3bdb0e3b2b1)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411914007039 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411914007040 2014.09.28 17:20:07)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code afafabf8f0f9f8b8aaafbef5fca9fca9aaa9aaa9fc)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 2002          1411914007086 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411914007087 2014.09.28 17:20:07)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dedfda8d888adcc88cdecf858bd8ddd8d6d9dcd9dd)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411914007102 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411914007103 2014.09.28 17:20:07)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eeefeabcb8baecf8bce9ffb5bbe8ede8e6e9ece9ed)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000045 55 848           1411916088760 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411916088761 2014.09.28 17:54:48)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 66623e66353034706f34233d31606f60336160606f)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411916088869 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411916088870 2014.09.28 17:54:48)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3d7d781868585c0d1819689d4d4d1d0d1d586d585)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411916088994 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411916088995 2014.09.28 17:54:48)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 50540053590607475550410a035603565556555603)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5104          1411916089088 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411916089089 2014.09.28 17:54:49)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code aeabfef8f8faacb8f9afbff5fba8ada8a6abf8a9aa)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411916089338 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411916089339 2014.09.28 17:54:49)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a8acf9ffa9feffbfada8b9f2fbaefbaeadaeadaefb)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 2002          1411916089385 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411916089386 2014.09.28 17:54:49)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d7d28684d383d5c185d7c68c82d1d4d1dfd0d5d0d4)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411916089400 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411916089401 2014.09.28 17:54:49)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6e3b7b4e3b2e4f0b4e1f7bdb3e0e5e0eee1e4e1e5)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(4)(0)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 1941          1411918404074 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411918404075 2014.09.28 18:33:24)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9696c19893c29480c49687cdc39095909e93c09196)
	(_entity
		(_time 1411918404058)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1530          1411918404089 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411918404090 2014.09.28 18:33:24)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a6a6f1f0a3f2a4b0f4a1b7fdf3a0a5a0aea3f0a1a6)
	(_entity
		(_time 1411918404058)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000045 55 848           1411918995248 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411918995249 2014.09.28 18:43:15)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eae4e0b9eebcb8fce3b8afb1bdece3ecbfedecece3)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411918995358 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411918995359 2014.09.28 18:43:15)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57590654060101445505120d505055545551025101)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411918995452 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411918995453 2014.09.28 18:43:15)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b5bbb3e1b9e3e2a2b0b5a4efe6b3e6b3b0b3b0b3e6)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5104          1411918995545 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411918995546 2014.09.28 18:43:15)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 131c14151347110544120248461510151b16451417)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411918995795 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411918995796 2014.09.28 18:43:15)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0d03090b505b5a1a080d1c575e0b5e0b080b080b5e)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411918995842 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411918995843 2014.09.28 18:43:15)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3c3338386c683e2a6e3c2d67693a3f3a34396a3b3c)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411918995858 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411918995859 2014.09.28 18:43:15)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4b444f481a1f495d194c5a101e4d484d434e1d4c4b)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(4)(0)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411918995967 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411918995968 2014.09.28 18:43:15)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9b6bdecb3edbbafebb9a8e2ecbfbabfb1bebbbeba)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411918995983 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411918995984 2014.09.28 18:43:15)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c8c7cc9cc39ccade9acfd9939dcecbcec0cfcacfcb)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(4)(0)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000045 55 848           1411921954693 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411921954694 2014.09.28 19:32:34)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 37606d32656165213e65726c60313e31623031313e)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411921954802 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411921954803 2014.09.28 19:32:34)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a5f2a3f2f6f3f3b6a7f7e0ffa2a2a7a6a7a3f0a3f3)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411921954912 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411921954913 2014.09.28 19:32:34)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 124544151944450517120348411441141714171441)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5104          1411921955021 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411921955022 2014.09.28 19:32:35)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7f29297f2a2b7d69287e6e242a797c79777a29787b)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411921955271 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411921955272 2014.09.28 19:32:35)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 792e2e78792f2e6e7c7968232a7f2a7f7c7f7c7f2a)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411921955318 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411921955319 2014.09.28 19:32:35)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a8fefffea3fcaabefaa8b9f3fdaeabaea0adfeafa8)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411921955334 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411921955335 2014.09.28 19:32:35)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8eeefedb3ecbaaeeabfa9e3edbebbbeb0bdeebfb8)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411921955459 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411921955460 2014.09.28 19:32:35)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 35636131336137236735246e603336333d32373236)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411921955474 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411921955475 2014.09.28 19:32:35)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 45131146431147531742541e104346434d42474246)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 982           1411921955539 Beh
(_unit VHDL (d_latch 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1411921955540 2014.09.28 19:32:35)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 83d4d18ed6d48495838097d9d1858b858786d585d0)
	(_entity
		(_time 1411921955537)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 33 (_process 0 )))
		(_process
			(main(_architecture 0 0 32 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411921978301 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411921978302 2014.09.28 19:32:58)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71777070252723677823342a267778772476777778)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411921978395 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411921978396 2014.09.28 19:32:58)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cec8939bcd9898ddcc9c8b94c9c9cccdccc89bc898)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411921978504 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411921978505 2014.09.28 19:32:58)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3c3a3739666a6b2b393c2d666f3a6f3a393a393a6f)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5104          1411921978599 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411921978600 2014.09.28 19:32:58)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9a9d9194c8ce988ccd9b8bc1cf9c999c929fcc9d9e)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411921978838 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411921978839 2014.09.28 19:32:58)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8482d78a89d2d393818495ded782d78281828182d7)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411921978885 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411921978886 2014.09.28 19:32:58)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3b4e0e6b3e7b1a5e1b3a2e8e6b5b0b5bbb6e5b4b3)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411921978901 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411921978902 2014.09.28 19:32:58)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c2c59196c396c0d490c5d39997c4c1c4cac794c5c2)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411921978983 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411921978984 2014.09.28 19:32:58)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 20277025237422367220317b752623262827222723)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411921978999 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411921979000 2014.09.28 19:32:58)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30376034336432266237216b653633363837323733)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 982           1411921979063 Beh
(_unit VHDL (d_latch 0 4 (beh 0 30 ))
	(_version vb4)
	(_time 1411921979064 2014.09.28 19:32:59)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6e68386d6d3969786e6d7a343c6866686a6b38683d)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 33 (_process 0 )))
		(_process
			(main(_architecture 0 0 32 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411922000869 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411922000870 2014.09.28 19:33:20)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 93939a9cc5c5c1859ac1d6c8c4959a95c69495959a)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411922000963 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411922000964 2014.09.28 19:33:20)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f1f1a4a1a6a7a7e2f3a3b4abf6f6f3f2f3f7a4f7a7)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411922001073 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411922001074 2014.09.28 19:33:21)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e5e5d5d020809495b5e4f040d580d585b585b580d)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5104          1411922001166 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922001167 2014.09.28 19:33:21)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code bcbdbfe9ece8beaaebbdade7e9babfbab4b9eabbb8)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411922001416 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922001417 2014.09.28 19:33:21)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b6b6b6e2b9e0e1a1b3b6a7ece5b0e5b0b3b0b3b0e5)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411922001463 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922001464 2014.09.28 19:33:21)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5e4e5b7e3b1e7f3b7e5f4beb0e3e6e3ede0b3e2e5)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411922001479 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411922001480 2014.09.28 19:33:21)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f5f4f5a4f3a1f7e3a7f2e4aea0f3f6f3fdf0a3f2f5)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411922001588 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922001589 2014.09.28 19:33:21)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 626363636336607430627339376461646a65606561)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411922001604 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411922001605 2014.09.28 19:33:21)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 727373727326706420756329277471747a75707571)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 982           1411922001700 Beh
(_unit VHDL (d_latch 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411922001701 2014.09.28 19:33:21)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cfcfc899cf98c8d9cfccdb959dc9c7c9cbca99c99c)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411922009480 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411922009481 2014.09.28 19:33:29)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 353b3e30656367233c67706e62333c33603233333c)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411922009574 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411922009575 2014.09.28 19:33:29)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 929cc59dc6c4c48190c0d7c8959590919094c794c4)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411922009668 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411922009669 2014.09.28 19:33:29)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f0fef0a0f9a6a7e7f5f0e1aaa3f6a3f6f5f6f5f6a3)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5104          1411922009762 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922009763 2014.09.28 19:33:29)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4e414f4d181a4c58194f5f151b484d48464b18494a)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411922010012 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922010013 2014.09.28 19:33:30)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 48464e4a491e1f5f4d4859121b4e1b4e4d4e4d4e1b)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411922010058 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922010059 2014.09.28 19:33:30)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 77787177732375612577662c227174717f72217077)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411922010074 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411922010075 2014.09.28 19:33:30)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8689808983d28490d48197ddd38085808e83d08186)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411922010183 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922010184 2014.09.28 19:33:30)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4fbf2a5f3a0f6e2a6f4e5afa1f2f7f2fcf3f6f3f7)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411922010199 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411922010200 2014.09.28 19:33:30)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 030c04040357011551041258560500050b04010400)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2331          1411922010295 Struct
(_unit VHDL (d_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922010296 2014.09.28 19:33:30)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 616f6062363666776135753b336769676564376732)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 982           1411922010299 Beh
(_unit VHDL (d_latch 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411922010300 2014.09.28 19:33:30)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 616f6062363666776162753b336769676564376732)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411922186550 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411922186551 2014.09.28 19:36:26)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ebeee7b8ecbdb9fde2b9aeb0bcede2edbeecedede2)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411922186644 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411922186645 2014.09.28 19:36:26)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 484d1b4a161e1e5b4a1a0d124f4f4a4b4a4e1d4e1e)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411922186753 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411922186754 2014.09.28 19:36:26)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b6b3b2e2b9e0e1a1b3b6a7ece5b0e5b0b3b0b3b0e5)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5104          1411922186863 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922186864 2014.09.28 19:36:26)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 232726262377213574223278762520252b26752427)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411922187113 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922187114 2014.09.28 19:36:27)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1d18171a404b4a0a181d0c474e1b4e1b181b181b4e)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411922187159 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922187160 2014.09.28 19:36:27)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4c48464f1c184e5a1e4c5d17194a4f4a44491a4b4c)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411922187175 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411922187176 2014.09.28 19:36:27)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5c58565e0c085e4a0e5b4d07095a5f5a54590a5b5c)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411922187284 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922187285 2014.09.28 19:36:27)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c9cdc39dc39dcbdf9bc9d8929ccfcacfc1cecbceca)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411922187300 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411922187301 2014.09.28 19:36:27)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d9ddd38ad38ddbcf8bdec8828cdfdadfd1dedbdeda)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2331          1411922187365 Struct
(_unit VHDL (d_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922187366 2014.09.28 19:36:27)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 17121a13464010011743034d45111f111312411144)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 982           1411922187369 Beh
(_unit VHDL (d_latch 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411922187370 2014.09.28 19:36:27)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 17121a13464010011714034d45111f111312411144)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411922544271 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411922544272 2014.09.28 19:42:24)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 41161a43151713574813041a164748471446474748)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411922544365 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411922544366 2014.09.28 19:42:24)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9fc898909fc9c98c9dcddac598989d9c9d99ca99c9)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411922544474 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411922544475 2014.09.28 19:42:24)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0d5a5c0b505b5a1a080d1c575e0b5e0b080b080b5e)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411922544568 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922544569 2014.09.28 19:42:24)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a3d3d696d3d6d7c6f687e30386c626f3c6d6e6c6f)
	(_entity
		(_time 1411922544552)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411922544677 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922544678 2014.09.28 19:42:24)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d88e898bd38cdace8fd9c9838ddedbded0dd8edfdc)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411922544786 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922544787 2014.09.28 19:42:24)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 45121347491312524045541f164316434043404316)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411922544833 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922544834 2014.09.28 19:42:24)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 74222274732076622674652f217277727c71227374)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411922544849 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411922544850 2014.09.28 19:42:24)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 84d2d28b83d08692d68395dfd18287828c81d28384)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411922544929 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922544930 2014.09.28 19:42:24)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2848481d386d0c480d2c38987d4d1d4dad5d0d5d1)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411922544933 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411922544934 2014.09.28 19:42:24)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2848481d386d0c480d5c38987d4d1d4dad5d0d5d1)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2331          1411922545046 Struct
(_unit VHDL (d_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922545047 2014.09.28 19:42:25)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3f686e393f6838293f6b2b656d3937393b3a69396c)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 982           1411922545050 Beh
(_unit VHDL (d_latch 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411922545051 2014.09.28 19:42:25)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3f686e393f6838293f3c2b656d3937393b3a69396c)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411922641649 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411922641650 2014.09.28 19:44:01)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a0a4aef7f5f6f2b6a9f2e5fbf7a6a9a6f5a7a6a6a9)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411922641759 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411922641760 2014.09.28 19:44:01)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e0a53080d58581d0c5c4b5409090c0d0c085b0858)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411922641857 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411922641858 2014.09.28 19:44:01)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b7f717a202d2c6c7e7b6a21287d287d7e7d7e7d28)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411922641951 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922641952 2014.09.28 19:44:01)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c9cdc59f969ecedfcccbdd939bcfc1cc9fcecdcfcc)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411922642107 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922642108 2014.09.28 19:44:02)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 66636d67633264703167773d336065606e63306162)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411922642216 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411922642217 2014.09.28 19:44:02)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d3d7d881d98584c4d6d3c28980d580d5d6d5d6d580)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411922642263 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922642264 2014.09.28 19:44:02)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 020751050356001450021359570401040a07540502)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411922642279 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411922642280 2014.09.28 19:44:02)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 11144217134513074316004a441712171914471611)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411922642359 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922642360 2014.09.28 19:44:02)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 60653361633462763260713b356663666867626763)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411922642363 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411922642364 2014.09.28 19:44:02)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 60653361633462763267713b356663666867626763)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2331          1411922642421 Struct
(_unit VHDL (d_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411922642422 2014.09.28 19:44:02)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9e9acb929dc999889eca8ac4cc9896989a9bc898cd)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 985           1411922642425 Beh
(_unit VHDL (d_latch 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411922642426 2014.09.28 19:44:02)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9e9acb929dc999889e9c8ac4cc9896989a9bc898cd)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411925094153 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411925094154 2014.09.28 20:24:54)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b4bbbee0e5e2e6a2bde6f1efe3b2bdb2e1b3b2b2bd)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411925094262 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411925094263 2014.09.28 20:24:54)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 222d73267674743120706778252520212024772474)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411925094371 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411925094372 2014.09.28 20:24:54)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f808981d0d9d8988a8f9ed5dc89dc898a898a89dc)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411925094481 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925094482 2014.09.28 20:24:54)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fdf2fdaeffaafaebf8ffe9a7affbf5f8abfaf9fbf8)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411925094590 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925094591 2014.09.28 20:24:54)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6a646d6b383e687c3d6b7b313f6c696c626f3c6d6e)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411925094700 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925094701 2014.09.28 20:24:54)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d7d8d085d98180c0d2d7c68d84d184d1d2d1d2d184)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411925094746 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925094747 2014.09.28 20:24:54)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 06080201035204105406175d530005000e03500106)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411925094762 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411925094763 2014.09.28 20:24:54)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 16181210134214004411074d431015101e13401116)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411925094858 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925094859 2014.09.28 20:24:54)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 747a7074732076622674652f217277727c73767377)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411925094862 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411925094863 2014.09.28 20:24:54)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 747a7074732076622673652f217277727c73767377)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411925094952 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925094953 2014.09.28 20:24:54)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d1ded3808686d6c7d185c58b83d7d9d487d6d1d7d0)
	(_entity
		(_time 1411925094950)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411925094956 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411925094957 2014.09.28 20:24:54)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d1ded3808686d6c7d1d3c58b83d7d9d487d6d1d7d0)
	(_entity
		(_time 1411925094950)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1411925095014 Struct
(_unit VHDL (d_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925095015 2014.09.28 20:24:55)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 101f1314464717061044044a421618161415461643)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 985           1411925095018 Beh
(_unit VHDL (d_latch 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411925095019 2014.09.28 20:24:55)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 101f1314464717061012044a421618161415461643)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411925116921 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411925116922 2014.09.28 20:25:16)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b2e1e8e6e5e4e0a4bbe0f7e9e5b4bbb4e7b5b4b4bb)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411925117030 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411925117031 2014.09.28 20:25:17)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f4c1e181f49490c1d4d5a4518181d1c1d194a1949)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411925117140 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411925117141 2014.09.28 20:25:17)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8cdfda82d6dadb9b898c9dd6df8adf8a898a898adf)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411925117249 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925117250 2014.09.28 20:25:17)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code faa9aaa9fdadfdecfff8eea0a8fcf2ffacfdfefcff)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411925117360 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925117361 2014.09.28 20:25:17)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 67353066633365713066763c326164616f62316063)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411925117469 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925117470 2014.09.28 20:25:17)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d5868287d98382c2d0d5c48f86d386d3d0d3d0d386)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411925117516 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925117517 2014.09.28 20:25:17)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 035157040357011551031258560500050b06550403)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411925117532 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411925117533 2014.09.28 20:25:17)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 134147151347110541140248461510151b16451413)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411925117612 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925117613 2014.09.28 20:25:17)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 61333560633563773361703a346762676966636662)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411925117616 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411925117617 2014.09.28 20:25:17)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 61333560633563773366703a346762676966636662)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411925117675 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925117676 2014.09.28 20:25:17)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a0f3f2f4f6f7a7b6a0f4b4faf2a6a8a5f6a7a0a6a1)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411925117679 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411925117680 2014.09.28 20:25:17)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a0f3f2f4f6f7a7b6a0a2b4faf2a6a8a5f6a7a0a6a1)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1411925117737 Struct
(_unit VHDL (d_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925117738 2014.09.28 20:25:17)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code de8d8c8fdd89d9c8de8aca848cd8d6d8dadb88d88d)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 985           1411925117741 Beh
(_unit VHDL (d_latch 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411925117742 2014.09.28 20:25:17)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code de8d8c8fdd89d9c8dedcca848cd8d6d8dadb88d88d)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411925848503 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411925848504 2014.09.28 20:37:28)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6c6b636c6a3a3e7a653e29373b6a656a396b6a6a65)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411925848612 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411925848613 2014.09.28 20:37:28)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d9de8a8b868f8fcadb8b9c83dededbdadbdf8cdf8f)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411925848722 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411925848723 2014.09.28 20:37:28)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 47404245491110504247561d144114414241424114)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411925848816 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925848817 2014.09.28 20:37:28)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a4a3a7f0f6f3a3b2a1a6b0fef6a2aca1f2a3a0a2a1)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411925848925 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925848926 2014.09.28 20:37:28)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 121418141346100445130349471411141a17441516)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411925849034 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925849035 2014.09.28 20:37:29)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7f78757e202928687a7f6e252c792c797a797a792c)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411925849081 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925849082 2014.09.28 20:37:29)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aea8a4f8f8faacb8fcaebff5fba8ada8a6abf8a9ae)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411925849097 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411925849098 2014.09.28 20:37:29)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code beb8b4ebe8eabca8ecb9afe5ebb8bdb8b6bbe8b9be)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411925849224 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925849225 2014.09.28 20:37:29)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3b3d303f6a6f392d693b2a606e3d383d333c393c38)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411925849228 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411925849229 2014.09.28 20:37:29)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3b3d303f6a6f392d693c2a606e3d383d333c393c38)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411925849286 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925849287 2014.09.28 20:37:29)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 797e747b262e7e6f792d6d232b7f717c2f7e797f78)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411925849290 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411925849291 2014.09.28 20:37:29)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 797e747b262e7e6f797b6d232b7f717c2f7e797f78)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2333          1411925849349 Struct
(_unit VHDL (d_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925849350 2014.09.28 20:37:29)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8bfb5efe6efbfaeb8ecace2eabeb0bebcbdeebeeb)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((nQ)(t2)))(_simpleassign "not")(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 985           1411925849353 Beh
(_unit VHDL (d_latch 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411925849354 2014.09.28 20:37:29)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8bfb5efe6efbfaeb8baace2eabeb0bebcbdeebeeb)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411925968041 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411925968042 2014.09.28 20:39:28)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57045754050105415e05120c00515e51025051515e)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411925968151 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411925968152 2014.09.28 20:39:28)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c4979891969292d7c696819ec3c3c6c7c6c291c292)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411925968260 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411925968261 2014.09.28 20:39:28)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 326161373964652537322368613461343734373461)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411925968370 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925968371 2014.09.28 20:39:28)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9fccca939fc898899a9d8bc5cd99979ac9989b999a)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411925968479 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925968480 2014.09.28 20:39:28)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0d5f5d0a5a590f1b5a0c1c56580b0e0b05085b0a09)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411925968588 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411925968589 2014.09.28 20:39:28)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7a292a7b222c2d6d7f7a6b20297c297c7f7c7f7c29)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411925968635 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925968636 2014.09.28 20:39:28)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a9fbf9ffa3fdabbffba9b8f2fcafaaafa1acffaea9)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411925968651 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411925968652 2014.09.28 20:39:28)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8eae8edb3ecbaaeeabfa9e3edbebbbeb0bdeebfb8)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411925968731 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925968732 2014.09.28 20:39:28)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 07555600035305115507165c520104010f00050004)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411925968735 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411925968736 2014.09.28 20:39:28)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 07555600035305115500165c520104010f00050004)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411925968793 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925968794 2014.09.28 20:39:28)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 45161244161242534511511f17434d401342454344)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411925968797 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411925968798 2014.09.28 20:39:28)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 45161244161242534547511f17434d401342454344)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1411925968856 Struct
(_unit VHDL (d_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411925968857 2014.09.28 20:39:28)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 84d7d389d6d3839284d090ded6828c828081d282d7)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 985           1411925968860 Beh
(_unit VHDL (d_latch 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411925968861 2014.09.28 20:39:28)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 84d7d389d6d38392848690ded6828c828081d282d7)
	(_entity
		(_time 1411921955536)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411927077883 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411927077884 2014.09.28 20:57:57)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code abf9aafcacfdf9bda2f9eef0fcada2adfeacadada2)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411927077977 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411927077978 2014.09.28 20:57:57)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 095b550f565f5f1a0b5b4c530e0e0b0a0b0f5c0f5f)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411927078086 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411927078087 2014.09.28 20:57:58)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 76247d77792021617376672c257025707370737025)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411927078196 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411927078197 2014.09.28 20:57:58)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e3b1eeb3b6b4e4f5e6e1f7b9b1e5ebe6b5e4e7e5e6)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411927078305 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411927078306 2014.09.28 20:57:58)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 51020253530553470650400a045752575954075655)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411927078414 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411927078415 2014.09.28 20:57:58)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code beecedeae2e8e9a9bbbeafe4edb8edb8bbb8bbb8ed)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411927078461 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411927078462 2014.09.28 20:57:58)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code edbebebfbab9effbbfedfcb6b8ebeeebe5e8bbeaed)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411927078477 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411927078478 2014.09.28 20:57:58)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fdaeaeacaaa9ffebaffaeca6a8fbfefbf5f8abfafd)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411927078557 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411927078558 2014.09.28 20:57:58)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4b181b481a1f495d194b5a101e4d484d434c494c48)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411927078561 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411927078562 2014.09.28 20:57:58)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4b181b481a1f495d194c5a101e4d484d434c494c48)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411927078624 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411927078625 2014.09.28 20:57:58)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 89dbdf84d6de8e9f89dd9dd3db8f818cdf8e898f88)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411927078628 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411927078629 2014.09.28 20:57:58)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 89dbdf84d6de8e9f898b9dd3db8f818cdf8e898f88)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2122          1411927078686 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1411927078687 2014.09.28 20:57:58)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c89a9e9e969fcfdec89bdc929acec0cecccd9ece9b)
	(_entity
		(_time 1411927078684)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 1 -1
	)
)
I 000044 55 900           1411927078690 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1411927078691 2014.09.28 20:57:58)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c89a9e9e969fcfdec8c9dc929acec0cecccd9ece9b)
	(_entity
		(_time 1411927078684)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 35 (_process 0 )))
		(_process
			(main(_architecture 0 0 34 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411927247838 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411927247839 2014.09.28 21:00:47)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8c8d85828adade9a85dec9d7db8a858ad98b8a8a85)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411927247941 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411927247942 2014.09.28 21:00:47)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f9f8aca9a6afafeafbabbca3fefefbfafbffacffaf)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411927248050 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411927248051 2014.09.28 21:00:48)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 67666467693130706267763d346134616261626134)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5104          1411927248222 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411927248223 2014.09.28 21:00:48)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 131313151347110544120248461510151b16451417)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411927248331 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411927248332 2014.09.28 21:00:48)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8081808e89d6d797858091dad386d38685868586d3)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411927248378 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411927248379 2014.09.28 21:00:48)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code afafaff9fafbadb9fdafbef4faa9aca9a7aaf9a8af)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411927248394 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411927248395 2014.09.28 21:00:48)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bebebeebe8eabca8ecb9afe5ebb8bdb8b6bbe8b9be)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411927248503 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411927248504 2014.09.28 21:00:48)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2c2c2d297c782e3a7e2c3d77792a2f2a242b2e2b2f)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411927248519 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411927248520 2014.09.28 21:00:48)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3b3b3a3f6a6f392d693c2a606e3d383d333c393c38)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411927248583 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411927248584 2014.09.28 21:00:48)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7a7b7d787d2d7d6c7a2e6e20287c727f2c7d7a7c7b)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411927248587 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411927248588 2014.09.28 21:00:48)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7a7b7d787d2d7d6c7a786e20287c727f2c7d7a7c7b)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1411927248646 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1411927248647 2014.09.28 21:00:48)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8b9bfefe6efbfaeb8ebace2eabeb0bebcbdeebeeb)
	(_entity
		(_time 1411927248644)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 985           1411927248650 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1411927248651 2014.09.28 21:00:48)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8b9bfefe6efbfaeb8b9ace2eabeb0bebcbdeebeeb)
	(_entity
		(_time 1411927248644)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 35 (_process 0 )))
		(_process
			(main(_architecture 0 0 34 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411927274271 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411927274272 2014.09.28 21:01:14)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d183df83858783c7d883948a86d7d8d784d6d7d7d8)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411927274380 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411927274381 2014.09.28 21:01:14)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3f6d623a3f69692c3d6d7a6538383d3c3d396a3969)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411927274505 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411927274506 2014.09.28 21:01:14)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bceeb6e8e6eaebabb9bcade6efbaefbab9bab9baef)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411927274614 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411927274615 2014.09.28 21:01:14)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 297b242e767e2e3f2c2b3d737b2f212c7f2e2d2f2c)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411927274724 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411927274725 2014.09.28 21:01:14)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 97c49c9993c39581c09686ccc29194919f92c19093)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411927274833 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411927274834 2014.09.28 21:01:14)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 04565702095253130104155e570257020102010257)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411927274880 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411927274881 2014.09.28 21:01:14)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 336060373367312561332268663530353b36653433)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411927274896 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411927274897 2014.09.28 21:01:14)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 421111414316405410455319174441444a47144542)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411927274976 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411927274977 2014.09.28 21:01:14)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 91c2c29f93c59387c39180cac49792979996939692)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411927274980 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411927274981 2014.09.28 21:01:14)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 91c2c29f93c59387c39680cac49792979996939692)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411927275038 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411927275039 2014.09.28 21:01:15)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cf9d9a99cf98c8d9cf9bdb959dc9c7ca99c8cfc9ce)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411927275042 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411927275043 2014.09.28 21:01:15)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cf9d9a99cf98c8d9cfcddb959dc9c7ca99c8cfc9ce)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1411927275101 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1411927275102 2014.09.28 21:01:15)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e5c580b0d5909180e5d1a545c0806080a0b58085d)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 985           1411927275105 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1411927275106 2014.09.28 21:01:15)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e5c580b0d5909180e0f1a545c0806080a0b58085d)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 35 (_process 0 )))
		(_process
			(main(_architecture 0 0 34 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 896           1411928109789 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411928109790 2014.09.28 21:15:09)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8d828b838cdadd9e8fdf9cd7898b898e8f8b8c8bd8)
	(_entity
		(_time 1411928109773)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 848           1411931422775 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411931422776 2014.09.28 22:10:22)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5e1e8b6b5b3b7f3ecb7a0beb2e3ece3b0e2e3e3ec)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411931422885 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411931422886 2014.09.28 22:10:22)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 535703500605054051011609545451505155065505)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411931422978 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411931422979 2014.09.28 22:10:22)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b1b5b5e5e5e6e1a2b3e3a0ebb5b7b5b2b3b7b0b7e4)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411931423072 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411931423073 2014.09.28 22:10:23)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e0a0a08525859190b0e1f545d085d080b080b085d)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411931423181 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411931423182 2014.09.28 22:10:23)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7c787e7e792b7b6a797e68262e7a74792a7b787a79)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411931423291 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411931423292 2014.09.28 22:10:23)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e9ecedbbe3bdebffbee8f8b2bcefeaefe1ecbfeeed)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411931423400 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411931423401 2014.09.28 22:10:23)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 56525355590001415356470c055005505350535005)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411931423447 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411931423448 2014.09.28 22:10:23)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8580808a83d18793d78594ded08386838d80d38285)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411931423463 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411931423464 2014.09.28 22:10:23)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9590909b93c19783c79284cec09396939d90c39295)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411931423527 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411931423528 2014.09.28 22:10:23)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3d6d680d387d1c581d3c28886d5d0d5dbd4d1d4d0)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411931423531 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411931423532 2014.09.28 22:10:23)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3d6d680d387d1c581d4c28886d5d0d5dbd4d1d4d0)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411931423590 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411931423591 2014.09.28 22:10:23)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 12161e16464515041246064840141a174415121413)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411931423594 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411931423595 2014.09.28 22:10:23)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 12161e16464515041210064840141a174415121413)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1411931423652 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1411931423653 2014.09.28 22:10:23)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 50545c50060757465003440a025658565455065603)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1411931423656 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1411931423657 2014.09.28 22:10:23)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 50545c50060757465050440a025658565455065603)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(main(_architecture 0 0 35 (_process (_simple)(_target(3))(_sensitivity(0))(_read(3)))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2368          1411931423715 Struct
(_unit VHDL (d_latch 0 4 (struct 1 12 ))
	(_version vb4)
	(_time 1411931423716 2014.09.28 22:10:23)
	(_source (\./../src/Task3/D_Latch.vhd\(\./../src/Task4/D_Enable_Latch.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f8b83828fd888998fdc9bd5dd8987898b8ad989dc)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 1 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 1 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1022          1411931423719 Beh
(_unit VHDL (d_latch 0 4 (beh 1 32 ))
	(_version vb4)
	(_time 1411931423720 2014.09.28 22:10:23)
	(_source (\./../src/Task3/D_Latch.vhd\(\./../src/Task4/D_Enable_Latch.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f8b83828fd888998f8e9bd5dd8987898b8ad989dc)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 1 35 (_process 0 )))
		(_process
			(main(_architecture 0 1 34 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411931740537 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411931740538 2014.09.28 22:15:40)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b7b772f2c7d793d22796e707c2d222d7e2c2d2d22)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411931740647 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411931740648 2014.09.28 22:15:40)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 98c89897c6cece8b9acaddc29f9f9a9b9a9ecd9ece)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411931740787 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411931740788 2014.09.28 22:15:40)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 25757221757275362777347f212321262723242370)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411931740897 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411931740898 2014.09.28 22:15:40)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 92c2c69d99c4c585979283c8c194c19497949794c1)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411931741006 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411931741007 2014.09.28 22:15:41)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 00060405565707160502145a520608055607040605)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411931741115 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411931741116 2014.09.28 22:15:41)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6d6a6f6c3a396f7b3a6c7c36386b6e6b65683b6a69)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411931741225 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411931741226 2014.09.28 22:15:41)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dbddd989808d8cccdedbca8188dd88dddedddedd88)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411931741272 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411931741273 2014.09.28 22:15:41)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 090e0a0e035d0b1f5b0918525c0f0a0f010c5f0e09)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411931745786 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411931745787 2014.09.28 22:15:45)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code adabadfbfaf9afbbffaabcf6f8abaeaba5a8fbaaad)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411931745851 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411931745852 2014.09.28 22:15:45)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eceaecbebcb8eefabeecfdb7b9eaefeae4ebeeebef)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411931745855 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411931745856 2014.09.28 22:15:45)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eceaecbebcb8eefabeebfdb7b9eaefeae4ebeeebef)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411931745913 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411931745914 2014.09.28 22:15:45)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a2d2d2d2d7d2d3c2a7e3e70782c222f7c2d2a2c2b)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411931745917 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411931745918 2014.09.28 22:15:45)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a2d2d2d2d7d2d3c2a283e70782c222f7c2d2a2c2b)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1411931745976 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1411931745977 2014.09.28 22:15:45)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 696e6e6a363e6e7f693a7d333b6f616f6d6c3f6f3a)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1411931745980 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1411931745981 2014.09.28 22:15:45)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 696e6e6a363e6e7f696d7d333b6f616f6d6c3f6f3a)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2368          1411931746054 Struct
(_unit VHDL (d_latch 0 4 (struct 1 12 ))
	(_version vb4)
	(_time 1411931746055 2014.09.28 22:15:46)
	(_source (\./../src/Task3/D_Latch.vhd\(\./../src/Task4/D_Enable_Latch.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b7b0b0e0e6e0b0a1b7e4a3ede5b1bfb1b3b2e1b1e4)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 1 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 1 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1022          1411931746058 Beh
(_unit VHDL (d_latch 0 4 (beh 1 32 ))
	(_version vb4)
	(_time 1411931746059 2014.09.28 22:15:46)
	(_source (\./../src/Task3/D_Latch.vhd\(\./../src/Task4/D_Enable_Latch.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b7b0b0e0e6e0b0a1b7b6a3ede5b1bfb1b3b2e1b1e4)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 1 35 (_process 0 )))
		(_process
			(main(_architecture 0 1 34 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000045 55 848           1411932646235 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411932646236 2014.09.28 22:30:46)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 12401b15454440041b40574945141b14471514141b)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411932646344 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411932646345 2014.09.28 22:30:46)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 80d2d58ed6d6d69382d2c5da878782838286d586d6)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411932646438 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411932646439 2014.09.28 22:30:46)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dd8fdc8fdc8a8dcedf8fcc87d9dbd9dedfdbdcdb88)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411932646532 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411932646533 2014.09.28 22:30:46)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3b69383e606d6c2c3e3b2a61683d683d3e3d3e3d68)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411932646625 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411932646626 2014.09.28 22:30:46)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 99cb9c95c6ce9e8f9c9b8dc3cb9f919ccf9e9d9f9c)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411932646735 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411932646736 2014.09.28 22:30:46)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 06550601035204105107175d530005000e03500102)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411932646834 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411932646835 2014.09.28 22:30:46)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 64366464693233736164753e376237626162616237)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411932646874 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411932646875 2014.09.28 22:30:46)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 93c0939d93c79185c19382c8c69590959b96c59493)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411932651386 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411932651387 2014.09.28 22:30:51)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 27752122237325317520367c722124212f22712027)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411932651451 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411932651452 2014.09.28 22:30:51)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 65376364633167733765743e306366636d62676266)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411932651455 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411932651456 2014.09.28 22:30:51)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 65376364633167733762743e306366636d62676266)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411932651516 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411932651517 2014.09.28 22:30:51)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3e0b3e4e6e4b4a5b3e7a7e9e1b5bbb6e5b4b3b5b2)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411932651520 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411932651521 2014.09.28 22:30:51)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3e0b3e4e6e4b4a5b3b1a7e9e1b5bbb6e5b4b3b5b2)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1411932651568 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1411932651569 2014.09.28 22:30:51)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2b1e2b2b6b5e5f4e2b1f6b8b0e4eae4e6e7b4e4b1)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1411932651572 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1411932651573 2014.09.28 22:30:51)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2b1e2b2b6b5e5f4e2e4f6b8b0e4eae4e6e7b4e4b1)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2368          1411932651630 Struct
(_unit VHDL (d_latch 0 4 (struct 1 12 ))
	(_version vb4)
	(_time 1411932651631 2014.09.28 22:30:51)
	(_source (\./../src/Task3/D_Latch.vhd\(\./../src/Task4/D_Enable_Latch.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21722026767626372172357b732729272524772772)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 1 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 1 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 1 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 1 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 1 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 1 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1022          1411932651634 Beh
(_unit VHDL (d_latch 0 4 (beh 1 32 ))
	(_version vb4)
	(_time 1411932651635 2014.09.28 22:30:51)
	(_source (\./../src/Task3/D_Latch.vhd\(\./../src/Task4/D_Enable_Latch.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21722026767626372120357b732729272524772772)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 1 35 (_process 0 )))
		(_process
			(main(_architecture 0 1 34 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1411935029385 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1411935029386 2014.09.28 23:10:29)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 37336731666030213764236d65313f313332613164)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1411935029400 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1411935029401 2014.09.28 23:10:29)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 46421647161141504640521c14404e404243104015)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 848           1411936966761 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411936966762 2014.09.28 23:42:46)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 16424b11454044001f44534d41101f10431110101f)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411936966867 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411936966868 2014.09.28 23:42:46)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 83d7828dd6d5d59081d1c6d9848481808185d685d5)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411936966976 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411936966977 2014.09.28 23:42:46)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f1a5a4a1a5a6a1e2f3a3e0abf5f7f5f2f3f7f0f7a4)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411936967070 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411936967071 2014.09.28 23:42:47)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4e1a194c121819594b4e5f141d481d484b484b481d)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411936967164 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411936967165 2014.09.28 23:42:47)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code acf8fdf8a9fbabbaa9aeb8f6feaaa4a9faaba8aaa9)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411936967320 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411936967321 2014.09.28 23:42:47)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 481d1c4b431c4a5e1f4959131d4e4b4e404d1e4f4c)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411936967429 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411936967430 2014.09.28 23:42:47)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b6e2e2e2b9e0e1a1b3b6a7ece5b0e5b0b3b0b3b0e5)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411936967476 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411936967477 2014.09.28 23:42:47)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5b0b1b7e3b1e7f3b7e5f4beb0e3e6e3ede0b3e2e5)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411936967492 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411936967493 2014.09.28 23:42:47)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4a1a0a5f3a0f6e2a6f3e5afa1f2f7f2fcf1a2f3f4)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411936967556 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411936967557 2014.09.28 23:42:47)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 336731373367312561332268663530353b34313430)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411936967560 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411936967561 2014.09.28 23:42:47)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 336731373367312561342268663530353b34313430)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411936967619 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411936967620 2014.09.28 23:42:47)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71247573262676677125652b237779742776717770)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411936967623 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411936967624 2014.09.28 23:42:47)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71247573262676677173652b237779742776717770)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1411936967681 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1411936967682 2014.09.28 23:42:47)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b0e5b4e7e6e7b7a6b0e3a4eae2b6b8b6b4b5e6b6e3)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1411936967685 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1411936967686 2014.09.28 23:42:47)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b0e5b4e7e6e7b7a6b0b6a4eae2b6b8b6b4b5e6b6e3)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2345          1411936967744 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1411936967745 2014.09.28 23:42:47)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eebbeabeedb9bff8babcffb4bde8bde8ebebb8e8bd)
	(_entity
		(_time 1411936967742)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000045 55 848           1411936973699 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411936973700 2014.09.28 23:42:53)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2f7d2e2b2c797d39267d6a74782926297a28292926)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1411936973793 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1411936973794 2014.09.28 23:42:53)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8ddfd0838fdbdb9e8fdfc8d78a8a8f8e8f8bd88bdb)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1411936973902 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1411936973903 2014.09.28 23:42:53)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code faa8f3aafeadaae9f8a8eba0fefcfef9f8fcfbfcaf)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1411936974027 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1411936974028 2014.09.28 23:42:54)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 77257c76792120607277662d247124717271727124)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1411936974121 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411936974122 2014.09.28 23:42:54)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d587d8848682d2c3d0d7c18f87d3ddd083d2d1d3d0)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1411936974230 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411936974231 2014.09.28 23:42:54)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 431010404317415514425218164540454b46154447)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1411936974332 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1411936974333 2014.09.28 23:42:54)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b0e2e3e4b9e6e7a7b5b0a1eae3b6e3b6b5b6b5b6e3)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1411936974378 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411936974379 2014.09.28 23:42:54)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code df8c8c8c8a8bddc98ddfce848ad9dcd9d7da89d8df)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1411936974394 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411936974395 2014.09.28 23:42:54)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eebdbdbcb8baecf8bce9ffb5bbe8ede8e6ebb8e9ee)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1411936974459 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411936974460 2014.09.28 23:42:54)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2d7e7d287a792f3b7f2d3c76782b2e2b252a2f2a2e)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1411936974463 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1411936974464 2014.09.28 23:42:54)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2d7e7d287a792f3b7f2a3c76782b2e2b252a2f2a2e)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1411936974521 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1411936974522 2014.09.28 23:42:54)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b393d686f3c6c7d6b3f7f31396d636e3d6c6b6d6a)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1411936974525 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1411936974526 2014.09.28 23:42:54)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b393d686f3c6c7d6b697f31396d636e3d6c6b6d6a)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1411936974584 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1411936974585 2014.09.28 23:42:54)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aaf8fcfeadfdadbcaaf9bef0f8aca2acaeaffcacf9)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1411936974588 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1411936974589 2014.09.28 23:42:54)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aaf8fcfeadfdadbcaaacbef0f8aca2acaeaffcacf9)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2345          1411936974646 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1411936974647 2014.09.28 23:42:54)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e8babeb8b6bfb9febcbaf9b2bbeebbeeededbeeebb)
	(_entity
		(_time 1411936967741)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000045 55 848           1412017445905 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412017445906 2014.09.29 22:04:05)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eaece2b9eebcb8fce3b8afb1bdece3ecbfedecece3)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412017446093 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412017446094 2014.09.29 22:04:06)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a6a0f1f1f6f0f0b5a4f4e3fca1a1a4a5a4a0f3a0f0)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412017446203 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412017446204 2014.09.29 22:04:06)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 131511144544430011410249171517101115121546)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412017446296 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412017446297 2014.09.29 22:04:06)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71777070792726667471602b227722777477747722)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412017446390 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017446391 2014.09.29 22:04:06)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cec8c998cd99c9d8cbccda949cc8c6cb98c9cac8cb)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412017446499 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017446500 2014.09.29 22:04:06)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3c3b3a386c683e2a6b3d2d67693a3f3a34396a3b38)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412017446593 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017446594 2014.09.29 22:04:06)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9a9c9c95c2cccd8d9f9a8bc0c99cc99c9f9c9f9cc9)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412017446640 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017446641 2014.09.29 22:04:06)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c8cfce9cc39ccade9ac8d9939dcecbcec0cd9ecfc8)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412017451141 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412017451142 2014.09.29 22:04:11)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5c5a585e0c085e4a0e5b4d07095a5f5a54590a5b5c)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412017451190 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017451191 2014.09.29 22:04:11)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8b8d8f84dadf899dd98b9ad0de8d888d838c898c88)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412017451194 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412017451195 2014.09.29 22:04:11)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8b8d8f84dadf899dd98c9ad0de8d888d838c898c88)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412017451253 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017451254 2014.09.29 22:04:11)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cacdc89ccd9dcddcca9ede9098ccc2cf9ccdcacccb)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1412017451257 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412017451258 2014.09.29 22:04:11)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cacdc89ccd9dcddccac8de9098ccc2cf9ccdcacccb)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1412017451315 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412017451316 2014.09.29 22:04:11)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 080f0b0d565f0f1e085b1c525a0e000e0c0d5e0e5b)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412017451319 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412017451320 2014.09.29 22:04:11)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 080f0b0d565f0f1e080e1c525a0e000e0c0d5e0e5b)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 848           1412017472877 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412017472878 2014.09.29 22:04:32)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 43431841151511554a11061814454a45164445454a)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412017472971 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412017472972 2014.09.29 22:04:32)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a1a1a6f6f6f7f7b2a3f3e4fba6a6a3a2a3a7f4a7f7)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412017473065 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412017473066 2014.09.29 22:04:33)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fefeadaefea9aeedfcacefa4faf8fafdfcf8fff8ab)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412017473159 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412017473160 2014.09.29 22:04:33)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5c5c0d5f060a0b4b595c4d060f5a0f5a595a595a0f)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412017473252 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017473253 2014.09.29 22:04:33)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code babaededbdedbdacbfb8aee0e8bcb2bfecbdbebcbf)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412017473346 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017473347 2014.09.29 22:04:33)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 18194e1e134c1a0e4f1909434d1e1b1e101d4e1f1c)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412017473456 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017473457 2014.09.29 22:04:33)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8585d38b89d3d292808594dfd683d68380838083d6)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412017473502 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017473503 2014.09.29 22:04:33)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b4b5e2e1b3e0b6a2e6b4a5efe1b2b7b2bcb1e2b3b4)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412017473518 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412017473519 2014.09.29 22:04:33)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c3c29597c397c1d591c4d29896c5c0c5cbc695c4c3)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412017473567 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017473568 2014.09.29 22:04:33)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2f3a4a3f3a6f0e4a0f2e3a9a7f4f1f4faf5f0f5f1)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412017473571 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412017473572 2014.09.29 22:04:33)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2f3a4a3f3a6f0e4a0f5e3a9a7f4f1f4faf5f0f5f1)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412017473629 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017473630 2014.09.29 22:04:33)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 31316037666636273165256b633739346736313730)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1412017473633 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412017473634 2014.09.29 22:04:33)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 31316037666636273133256b633739346736313730)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1412017473692 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412017473693 2014.09.29 22:04:33)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6f6f3e6c6f3868796f3c7b353d6967696b6a39693c)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412017473696 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412017473697 2014.09.29 22:04:33)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6f6f3e6c6f3868796f697b353d6967696b6a39693c)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412017473754 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412017473755 2014.09.29 22:04:33)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aeaefffaadf9ffb8f9acbff4fda8fda8ababf8a8fd)
	(_entity
		(_time 1412017473752)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000045 55 848           1412017552343 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412017552344 2014.09.29 22:05:52)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b0e7b8e4e5e6e2a6b9e2f5ebe7b6b9b6e5b7b6b6b9)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412017552436 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412017552437 2014.09.29 22:05:52)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0d5a5a0b0f5b5b1e0f5f48570a0a0f0e0f0b580b5b)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412017552530 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412017552531 2014.09.29 22:05:52)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b3c686b6c3c3b7869397a316f6d6f68696d6a6d3e)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412017552624 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412017552625 2014.09.29 22:05:52)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c99ec99cc99f9edeccc9d8939acf9acfcccfcccf9a)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412017552718 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017552719 2014.09.29 22:05:52)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 27702020767020312225337d75212f227120232122)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412017552811 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017552812 2014.09.29 22:05:52)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 84d2858b83d08692d38595dfd18287828c81d28380)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412017552905 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017552906 2014.09.29 22:05:52)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e2b5e3b1e9b4b5f5e7e2f3b8b1e4b1e4e7e4e7e4b1)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412017552952 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017552953 2014.09.29 22:05:52)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 11471717134513074311004a441712171914471611)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412017552968 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412017552969 2014.09.29 22:05:52)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21772724237523377326307a742722272924772621)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412017553016 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017553017 2014.09.29 22:05:53)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4f19494c1a1b4d591d4f5e141a494c4947484d484c)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412017553020 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412017553021 2014.09.29 22:05:53)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4f19494c1a1b4d591d485e141a494c4947484d484c)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412017553079 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017553080 2014.09.29 22:05:53)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8ed98e838dd989988eda9ad4dc88868bd8898e888f)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1412017553083 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412017553084 2014.09.29 22:05:53)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8ed98e838dd989988e8c9ad4dc88868bd8898e888f)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1412017553141 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412017553142 2014.09.29 22:05:53)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cc9bcc9ac99bcbdacc9fd8969ecac4cac8c99aca9f)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412017553145 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412017553146 2014.09.29 22:05:53)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cc9bcc9ac99bcbdacccad8969ecac4cac8c99aca9f)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412017553204 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412017553205 2014.09.29 22:05:53)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b5c0a0e0f5c5a1d5c091a51580d580d0e0e5d0d58)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000045 55 848           1412017595002 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412017595003 2014.09.29 22:06:35)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 50525153050602465902150b075659560557565659)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412017595095 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412017595096 2014.09.29 22:06:35)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aeacf3f9adf8f8bdacfcebf4a9a9acadaca8fba8f8)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412017595189 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412017595190 2014.09.29 22:06:35)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b09030d0c5c5b1809591a510f0d0f08090d0a0d5e)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412017595283 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412017595284 2014.09.29 22:06:35)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 696b6269693f3e7e6c6978333a6f3a6f6c6f6c6f3a)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412017595377 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017595378 2014.09.29 22:06:35)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c7c5ca919690c0d1c2c5d39d95c1cfc291c0c3c1c2)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412017595470 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017595471 2014.09.29 22:06:35)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 25267620237127337224347e702326232d20732221)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412017595564 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017595565 2014.09.29 22:06:35)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8280d18c89d4d595878293d8d184d18487848784d1)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412017595611 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017595612 2014.09.29 22:06:35)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b1b2e2e4b3e5b3a7e3b1a0eae4b7b2b7b9b4e7b6b1)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412017595627 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412017595628 2014.09.29 22:06:35)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c1c29295c395c3d793c6d09a94c7c2c7c9c497c6c1)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412017595675 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017595676 2014.09.29 22:06:35)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f0f3a3a1f3a4f2e6a2f0e1aba5f6f3f6f8f7f2f7f3)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412017595679 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412017595680 2014.09.29 22:06:35)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f0f3a3a1f3a4f2e6a2f7e1aba5f6f3f6f8f7f2f7f3)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412017595738 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017595739 2014.09.29 22:06:35)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2e2c78292d7929382e7a3a747c28262b78292e282f)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1412017595742 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412017595743 2014.09.29 22:06:35)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2e2c78292d7929382e2c3a747c28262b78292e282f)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1412017595800 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412017595801 2014.09.29 22:06:35)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6d6f3b6e6f3a6a7b6d3e79373f6b656b69683b6b3e)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412017595804 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412017595805 2014.09.29 22:06:35)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6d6f3b6e6f3a6a7b6d6b79373f6b656b69683b6b3e)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412017595863 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412017595864 2014.09.29 22:06:35)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aba9fdffaffcfabdfca9baf1f8adf8adaeaefdadf8)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412017595867 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412017595868 2014.09.29 22:06:35)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aba9fdffaffcfabdffacbaf1f8adf8adaeaefdadf8)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 848           1412017639087 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412017639088 2014.09.29 22:07:19)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7e2e737f7e282c68772c3b25297877782b79787877)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412017639180 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412017639181 2014.09.29 22:07:19)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dc8c8d8ed98a8acfde8e9986dbdbdedfdeda89da8a)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412017639274 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412017639275 2014.09.29 22:07:19)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 39693d3c656e692a3b6b28633d3f3d3a3b3f383f6c)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412017639368 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412017639369 2014.09.29 22:07:19)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 97c7909899c1c080929786cdc491c49192919291c4)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412017639462 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017639463 2014.09.29 22:07:19)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f5a5f4a6a6a2f2e3f0f7e1afa7f3fdf0a3f2f1f3f0)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412017639555 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017639556 2014.09.29 22:07:19)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 530257515307514504524208065550555b56055457)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412017639649 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412017639650 2014.09.29 22:07:19)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b0e0b4e4b9e6e7a7b5b0a1eae3b6e3b6b5b6b5b6e3)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412017639696 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017639697 2014.09.29 22:07:19)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code df8edb8c8a8bddc98ddfce848ad9dcd9d7da89d8df)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412017644197 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412017644198 2014.09.29 22:07:24)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 737479737327716521746228267570757b76257473)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412017644246 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017644247 2014.09.29 22:07:24)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a2a5a8f4a3f6a0b4f0a2b3f9f7a4a1a4aaa5a0a5a1)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412017644250 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412017644251 2014.09.29 22:07:24)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a2a5a8f4a3f6a0b4f0a5b3f9f7a4a1a4aaa5a0a5a1)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412017644308 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412017644309 2014.09.29 22:07:24)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1e7edb1b6b6e6f7e1b5f5bbb3e7e9e4b7e6e1e7e0)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1412017644312 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412017644313 2014.09.29 22:07:24)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1e7edb1b6b6e6f7e1e3f5bbb3e7e9e4b7e6e1e7e0)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1412017644371 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412017644372 2014.09.29 22:07:24)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f19121b1f4818091f4c0b454d1917191b1a49194c)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412017644375 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412017644376 2014.09.29 22:07:24)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f19121b1f4818091f190b454d1917191b1a49194c)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412017644433 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412017644434 2014.09.29 22:07:24)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e58535e5d090f48095c4f040d580d585b5b08580d)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412017644437 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412017644438 2014.09.29 22:07:24)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e58535e5d090f480a594f040d580d585b5b08580d)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 848           1412018398595 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412018398596 2014.09.29 22:19:58)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5a5401595e0c084c53081f010d5c535c0f5d5c5c53)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412018398689 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412018398690 2014.09.29 22:19:58)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b7b9b0e3e6e1e1a4b5e5f2edb0b0b5b4b5b1e2b1e1)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412018398783 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412018398784 2014.09.29 22:19:58)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 151b4712454245061747044f111311161713141340)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412018398876 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412018398877 2014.09.29 22:19:58)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 737d22727925246476736229207520757675767520)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412018398970 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412018398971 2014.09.29 22:19:58)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d1df86808686d6c7d4d3c58b83d7d9d487d6d5d7d4)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412018399064 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412018399065 2014.09.29 22:19:59)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2e21782b787a2c38792f3f757b282d28262b78292a)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412018399158 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412018399159 2014.09.29 22:19:59)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8c82da82d6dadb9b898c9dd6df8adf8a898a898adf)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412018399205 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412018399206 2014.09.29 22:19:59)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bbb4edeeeaefb9ade9bbaae0eebdb8bdb3beedbcbb)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412018399220 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412018399221 2014.09.29 22:19:59)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cbc49d9f9a9fc9dd99ccda909ecdc8cdc3ce9dcccb)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412018399269 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412018399270 2014.09.29 22:19:59)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f9f6afa8f3adfbefabf9e8a2acfffafff1fefbfefa)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412018399273 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412018399274 2014.09.29 22:19:59)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f9f6afa8f3adfbefabfee8a2acfffafff1fefbfefa)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412018399332 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412018399333 2014.09.29 22:19:59)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3836693e666f3f2e386c2c626a3e303d6e3f383e39)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 997           1412018399336 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412018399337 2014.09.29 22:19:59)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3836693e666f3f2e383a2c626a3e303d6e3f383e39)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal mem ~extieee.std_logic_1164.STD_LOGIC 0 34 (_process 0 )))
		(_process
			(main(_architecture 0 0 33 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 1 -1
	)
)
I 000047 55 2331          1412018399394 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412018399395 2014.09.29 22:19:59)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 76782774262171607625622c24707e707273207025)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412018399398 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412018399399 2014.09.29 22:19:59)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 76782774262171607670622c24707e707273207025)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412018399457 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412018399458 2014.09.29 22:19:59)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b5bbe4e2e6e2e4a3e2b7a4efe6b3e6b3b0b0e3b3e6)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412018399461 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412018399462 2014.09.29 22:19:59)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b5bbe4e2e6e2e4a3e1b2a4efe6b3e6b3b0b0e3b3e6)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 848           1412019229859 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412019229860 2014.09.29 22:33:49)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b7e237a7c2d296d72293e202c7d727d2e7c7d7d72)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412019229953 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412019229954 2014.09.29 22:33:49)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d9dcdd8b868f8fcadb8b9c83dededbdadbdf8cdf8f)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412019230047 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412019230048 2014.09.29 22:33:50)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 37326432656067243565266d333133343531363162)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412019230141 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412019230142 2014.09.29 22:33:50)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9491c49b99c2c383919485cec792c79291929192c7)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412019230234 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412019230235 2014.09.29 22:33:50)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f2f7a4a1a6a5f5e4f7f0e6a8a0f4faf7a4f5f6f4f7)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412019230344 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412019230345 2014.09.29 22:33:50)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 60643161633462763761713b356663666865366764)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412019230453 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412019230454 2014.09.29 22:33:50)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cdc89c98909b9adac8cddc979ecb9ecbc8cbc8cb9e)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412019230500 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412019230501 2014.09.29 22:33:50)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fcf8adadaca8feeaaefceda7a9fafffaf4f9aafbfc)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412019235000 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412019235001 2014.09.29 22:33:54)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9093c79e93c49286c29781cbc59693969895c69790)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412019235049 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412019235050 2014.09.29 22:33:55)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfbce8eaeaebbda9edbfaee4eab9bcb9b7b8bdb8bc)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412019235053 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412019235054 2014.09.29 22:33:55)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfbce8eaeaebbda9edb8aee4eab9bcb9b7b8bdb8bc)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412019235111 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412019235112 2014.09.29 22:33:55)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fdffacaeffaafaebfda9e9a7affbf5f8abfafdfbfc)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1216          1412019235115 Beh
(_unit VHDL (d_latch 0 4 (beh 1 31 ))
	(_version vb4)
	(_time 1412019235116 2014.09.29 22:33:55)
	(_source (\./../src/Task3/D_Latch.vhd\(\./../src/Task3/D_Latch_Param.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fdffacaeffaafaebfdfbe9a7affbf5fbf9f8abfbae)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 1 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 1 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 1 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 1 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412019235174 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412019235175 2014.09.29 22:33:55)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3c3e6e3a396b3b2a3c6f28666e3a343a38396a3a6f)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412019235178 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412019235179 2014.09.29 22:33:55)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3c3e6e3a396b3b2a3c3a28666e3a343a38396a3a6f)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412019235268 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412019235269 2014.09.29 22:33:55)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 999bcb95c6cec88fce9b88c3ca9fca9f9c9ccf9fca)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412019235272 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412019235273 2014.09.29 22:33:55)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 999bcb95c6cec88fcd9e88c3ca9fca9f9c9ccf9fca)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 848           1412019242063 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412019242064 2014.09.29 22:34:02)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 26267e22757074302f74637d71202f20732120202f)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412019242156 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412019242157 2014.09.29 22:34:02)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8484808ad6d2d29786d6c1de838386878682d182d2)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412019242250 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412019242251 2014.09.29 22:34:02)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2e2b2b1b5b5b2f1e0b0f3b8e6e4e6e1e0e4e3e4b7)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412019242344 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412019242345 2014.09.29 22:34:02)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40401042491617574540511a134613464546454613)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412019242438 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412019242439 2014.09.29 22:34:02)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9d9dcb919fca9a8b989f89c7cf9b9598cb9a999b98)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412019242547 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412019242548 2014.09.29 22:34:02)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0b0a5a0c5a5f091d5c0a1a505e0d080d030e5d0c0f)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412019242641 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412019242642 2014.09.29 22:34:02)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 68683968693e3f7f6d6879323b6e3b6e6d6e6d6e3b)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412019242688 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412019242689 2014.09.29 22:34:02)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9796c69993c39581c59786ccc29194919f92c19097)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412019247195 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412019247196 2014.09.29 22:34:07)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b2b7c2e7a7f293d792c3a707e2d282d232e7d2c2b)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412019247244 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412019247245 2014.09.29 22:34:07)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5a5a0d58080e584c085a4b010f5c595c525d585d59)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412019247248 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412019247249 2014.09.29 22:34:07)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5a5a0d58080e584c085d4b010f5c595c525d585d59)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412019247306 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412019247307 2014.09.29 22:34:07)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9998c895c6ce9e8f99cd8dc3cb9f919ccf9e999f98)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412019247310 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412019247311 2014.09.29 22:34:07)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9998c895c6ce9e8f999e8dc3cb9f919ccf9e999f98)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412019247369 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412019247370 2014.09.29 22:34:07)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d7d686868680d0c1d784c38d85d1dfd1d3d281d184)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412019247373 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412019247374 2014.09.29 22:34:07)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d7d686868680d0c1d7d1c38d85d1dfd1d3d281d184)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412019247431 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412019247432 2014.09.29 22:34:07)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 16174412464147004114074c451045101313401045)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412019247435 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412019247436 2014.09.29 22:34:07)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 16174412464147004211074c451045101313401045)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 848           1412020199311 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412020199312 2014.09.29 22:49:59)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 686e6468353e3a7e613a2d333f6e616e3d6f6e6e61)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412020199421 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412020199422 2014.09.29 22:49:59)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d6d08684868080c5d484938cd1d1d4d5d4d083d080)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412020199514 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412020199515 2014.09.29 22:49:59)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 333534366564632031612269373537303135323566)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412020199639 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412020199640 2014.09.29 22:49:59)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b0b6b4e4b9e6e7a7b5b0a1eae3b6e3b6b5b6b5b6e3)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412020199733 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412020199734 2014.09.29 22:49:59)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0e080d0b0d5909180b0c1a545c08060b58090a080b)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412020199827 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412020199828 2014.09.29 22:49:59)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 6c6b696d3c386e7a3b6d7d37396a6f6a64693a6b68)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412020199921 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412020199922 2014.09.29 22:49:59)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code cacccf9f929c9dddcfcadb9099cc99cccfcccfcc99)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412020199954 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412020199955 2014.09.29 22:49:59)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e9eeecbbe3bdebffbbe9f8b2bcefeaefe1ecbfeee9)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412020199958 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412020199959 2014.09.29 22:49:59)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e9eeecbbe3bdebffbbeef8b2bcefeaefe1ecbfeee9)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412020200001 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412020200002 2014.09.29 22:49:59)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 181f121e134c1a0e4a1809434d1e1b1e101f1a1f1b)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412020200005 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412020200006 2014.09.29 22:49:59)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 181f121e134c1a0e4a1f09434d1e1b1e101f1a1f1b)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412020200063 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412020200064 2014.09.29 22:50:00)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 56505a56060151405602420c04505e530051565057)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412020200067 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412020200068 2014.09.29 22:50:00)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 56505a56060151405651420c04505e530051565057)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412020200126 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412020200127 2014.09.29 22:50:00)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 95939999c6c2928395c681cfc7939d939190c393c6)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412020200130 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412020200131 2014.09.29 22:50:00)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 95939999c6c29283959381cfc7939d939190c393c6)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412020200188 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412020200189 2014.09.29 22:50:00)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3d5df82868482c584d1c28980d580d5d6d685d580)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412020200192 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412020200193 2014.09.29 22:50:00)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3d5df82868482c587d4c28980d580d5d6d685d580)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412020206561 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412020206562 2014.09.29 22:50:06)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code babebfedbdedebacedb8abe0e9bce9bcbfbfecbce9)
	(_entity
		(_time 1412020206546)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412020206577 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412020206578 2014.09.29 22:50:06)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cacecf9ccd9d9bdc9ecddb9099cc99cccfcf9ccc99)
	(_entity
		(_time 1412020206546)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000045 55 848           1412022408761 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412022408762 2014.09.29 23:26:48)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 06525c00555054100f54435d51000f00530100000f)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412022408855 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412022408856 2014.09.29 23:26:48)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 64306264363232776636213e636366676662316232)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412022408949 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412022408950 2014.09.29 23:26:48)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c1959394959691d2c393d09bc5c7c5c2c3c7c0c794)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412022409074 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412022409075 2014.09.29 23:26:49)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3e6a683b626869293b3e2f646d386d383b383b386d)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412022409168 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412022409169 2014.09.29 23:26:49)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9cc8cc9099cb9b8a999e88c6ce9a9499ca9b989a99)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412022409261 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412022409262 2014.09.29 23:26:49)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code faafacaba8aef8ecadfbeba1affcf9fcf2ffacfdfe)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412022409355 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412022409356 2014.09.29 23:26:49)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 580c0f5b590e0f4f5d5849020b5e0b5e5d5e5d5e0b)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412022409388 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412022409389 2014.09.29 23:26:49)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 77222077732375612577662c227174717f72217077)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412022409392 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412022409393 2014.09.29 23:26:49)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 77222077732375612570662c227174717f72217077)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412022409435 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412022409436 2014.09.29 23:26:49)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a6f3f1f0a3f2a4b0f4a6b7fdf3a0a5a0aea1a4a1a5)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412022409439 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412022409440 2014.09.29 23:26:49)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a6f3f1f0a3f2a4b0f4a1b7fdf3a0a5a0aea1a4a1a5)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412022409498 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412022409499 2014.09.29 23:26:49)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e4b0b5b4b6b3e3f2e4b0f0beb6e2ece1b2e3e4e2e5)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412022409502 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412022409503 2014.09.29 23:26:49)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e4b0b5b4b6b3e3f2e4e3f0beb6e2ece1b2e3e4e2e5)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412022409560 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412022409561 2014.09.29 23:26:49)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 23777124767424352370377971252b252726752570)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412022409564 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412022409565 2014.09.29 23:26:49)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 23777124767424352325377971252b252726752570)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412022409623 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412022409624 2014.09.29 23:26:49)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 61353362363630773663703b326732676464376732)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412022409627 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412022409628 2014.09.29 23:26:49)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 61353362363630773566703b326732676464376732)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(4)(0)(1)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412022409685 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412022409686 2014.09.29 23:26:49)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a0f4f2f4f6f7f1b6f7a2b1faf3a6f3a6a5a5f6a6f3)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412022409689 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412022409690 2014.09.29 23:26:49)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a0f4f2f4f6f7f1b6f4a7b1faf3a6f3a6a5a5f6a6f3)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412022518550 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412022518551 2014.09.29 23:28:38)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ebebe7b8bfbcb9fdeeedfdb1bcedefedededededef)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000045 55 848           1412022523356 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412022523357 2014.09.29 23:28:43)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a8a9f3fff5fefabea1faedf3ffaea1aefdafaeaea1)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412022523450 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412022523451 2014.09.29 23:28:43)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05040303565353160757405f020207060703500353)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412022523544 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412022523545 2014.09.29 23:28:43)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 636231633534337061317239676567606165626536)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412022523668 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412022523669 2014.09.29 23:28:43)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e0e1b1b3e9b6b7f7e5e0f1bab3e6b3e6e5e6e5e6b3)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412022523762 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412022523763 2014.09.29 23:28:43)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3e3f6e383d6939283b3c2a646c38363b68393a383b)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412022523856 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412022523857 2014.09.29 23:28:43)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9c9cca92ccc89e8acb9d8dc7c99a9f9a9499ca9b98)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412022523950 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412022523951 2014.09.29 23:28:43)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f9f8afa9f9afaeeefcf9e8a3aaffaafffcfffcffaa)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412022523983 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412022523984 2014.09.29 23:28:43)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 19194e1f134d1b0f4b1908424c1f1a1f111c4f1e19)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412022523987 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412022523988 2014.09.29 23:28:43)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 19194e1f134d1b0f4b1e08424c1f1a1f111c4f1e19)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412022524030 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412022524031 2014.09.29 23:28:44)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 47471044431345511547561c124144414f40454044)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412022524034 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412022524035 2014.09.29 23:28:44)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 47471044431345511540561c124144414f40454044)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412022524092 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412022524093 2014.09.29 23:28:44)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8687d78bd6d1819086d292dcd4808e83d081868087)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412022524096 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412022524097 2014.09.29 23:28:44)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8687d78bd6d18190868192dcd4808e83d081868087)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412022524155 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412022524156 2014.09.29 23:28:44)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c4c595929693c3d2c497d09e96c2ccc2c0c192c297)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412022524159 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412022524160 2014.09.29 23:28:44)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c4c595929693c3d2c4c2d09e96c2ccc2c0c192c297)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412022524217 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412022524218 2014.09.29 23:28:44)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 030251065654521554011259500550050606550550)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412022524221 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412022524222 2014.09.29 23:28:44)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 030251065654521557041259500550050606550550)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412022524280 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412022524281 2014.09.29 23:28:44)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 41401340161610571643501b124712474444174712)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412022524284 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412022524285 2014.09.29 23:28:44)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 41401340161610571546501b124712474444174712)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412022524342 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412022524343 2014.09.29 23:28:44)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8081d28e86d7d296858696dad78684868686868684)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 923           1412023154786 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412023154787 2014.09.29 23:39:14)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 35326430366267233033236f623331333333333331)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000045 55 848           1412023687402 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412023687403 2014.09.29 23:48:07)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b6b3eae2e5e0e4a0bfe4f3ede1b0bfb0e3b1b0b0bf)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412023687495 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412023687496 2014.09.29 23:48:07)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 14111713464242071646514e131316171612411242)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412023687589 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412023687590 2014.09.29 23:48:07)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 727725732525226170206328767476717074737427)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412023687683 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412023687684 2014.09.29 23:48:07)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d0d58482d98687c7d5d0c18a83d683d6d5d6d5d683)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412023687767 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412023687768 2014.09.29 23:48:07)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 2d2f292a2f7a2a3b282f39777f2b25287b2a292b28)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412023687868 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412023687869 2014.09.29 23:48:07)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8b888984dadf899ddc8a9ad0de8d888d838edd8c8f)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412023687962 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412023687963 2014.09.29 23:48:07)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e9ebebbae9bfbefeece9f8b3baefbaefecefecefba)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412023688009 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412023688010 2014.09.29 23:48:08)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 181b1b1e134c1a0e4a1809434d1e1b1e101d4e1f18)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412023688025 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412023688026 2014.09.29 23:48:08)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 27242422237325317520367c722124212f22712027)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412023688074 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412023688075 2014.09.29 23:48:08)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 56555554530254400456470d035055505e51545155)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412023688078 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412023688079 2014.09.29 23:48:08)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 56555554530254400451470d035055505e51545155)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412023688136 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412023688137 2014.09.29 23:48:08)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 95979099c6c2928395c181cfc7939d90c392959394)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412023688140 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412023688141 2014.09.29 23:48:08)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 95979099c6c29283959281cfc7939d90c392959394)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412023688199 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412023688200 2014.09.29 23:48:08)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3d1d6828684d4c5d380c78981d5dbd5d7d685d580)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412023688203 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412023688204 2014.09.29 23:48:08)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3d1d6828684d4c5d3d5c78981d5dbd5d7d685d580)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412023688261 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412023688262 2014.09.29 23:48:08)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 121014164645430445100348411441141717441441)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412023688265 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412023688266 2014.09.29 23:48:08)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 121014164645430446150348411441141717441441)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412023688324 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412023688325 2014.09.29 23:48:08)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 50525650060701460752410a035603565555065603)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412023688328 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412023688329 2014.09.29 23:48:08)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 50525650060701460457410a035603565555065603)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412023688386 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412023688387 2014.09.29 23:48:08)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f8d8981dfd8dd998a8999d5d8898b89898989898b)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000045 55 848           1412023847717 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412023847718 2014.09.29 23:50:47)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efbbe6bcecb9bdf9e6bdaab4b8e9e6e9bae8e9e9e6)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412023847810 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412023847811 2014.09.29 23:50:47)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4d19194f4f1b1b5e4f1f08174a4a4f4e4f4b184b1b)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412023847904 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412023847905 2014.09.29 23:50:47)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aafeaafdaefdfab9a8f8bbf0aeacaea9a8acabacff)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412023847998 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412023847999 2014.09.29 23:50:47)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 085c080e095e5f1f0d0819525b0e5b0e0d0e0d0e5b)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412023848092 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412023848093 2014.09.29 23:50:48)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 66326065363161706364723c34606e633061626063)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412023848185 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412023848186 2014.09.29 23:50:48)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code c491c490c390c6d293c5d59f91c2c7c2ccc192c3c0)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412023848279 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412023848280 2014.09.29 23:50:48)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 21752025297776362421307b722772272427242772)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412023848326 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412023848327 2014.09.29 23:50:48)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 50055152530452460250410b055653565855065750)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412023852826 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412023852827 2014.09.29 23:50:52)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e4b0e2b6e3b0e6f2b6e3f5bfb1e2e7e2ece1b2e3e4)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412023852875 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412023852876 2014.09.29 23:50:52)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 134714151347110541130248461510151b14111410)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412023852879 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412023852880 2014.09.29 23:50:52)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 134714151347110541140248461510151b14111410)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412023852938 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412023852939 2014.09.29 23:50:52)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 52075352060555445206460800545a570455525453)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412023852942 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412023852943 2014.09.29 23:50:52)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 52075352060555445255460800545a570455525453)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412023853000 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412023853001 2014.09.29 23:50:52)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 90c5919cc6c7978690c384cac29698969495c696c3)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412023853004 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412023853005 2014.09.29 23:50:52)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 90c5919cc6c79786909684cac29698969495c696c3)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412023853063 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412023853064 2014.09.29 23:50:53)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cf9ace99cf989ed998cdde959cc99cc9caca99c99c)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412023853067 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412023853068 2014.09.29 23:50:53)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cf9ace99cf989ed99bc8de959cc99cc9caca99c99c)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412023853110 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412023853111 2014.09.29 23:50:53)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code feabffadfda9afe8a9fcefa4adf8adf8fbfba8f8ad)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412023853114 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412023853115 2014.09.29 23:50:53)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code feabffadfda9afe8aaf9efa4adf8adf8fbfba8f8ad)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412023853172 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412023853173 2014.09.29 23:50:53)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3c693e39696b6e2a393a2a666b3a383a3a3a3a3a38)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000051 55 1214          1412023853220 Behavioral
(_unit VHDL (dff_enable_async 0 3 (behavioral 0 11 ))
	(_version vb4)
	(_time 1412023853221 2014.09.29 23:50:53)
	(_source (\./../src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b2e797a2f2c296e2c746e217f7d7a7d797d287d7e)
	(_entity
		(_time 1412023853218)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 4 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(5))(_sensitivity(0)(2)(3))(_read(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000045 55 848           1412024320956 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412024320957 2014.09.29 23:58:40)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 91c2919ec5c7c38798c3d4cac6979897c496979798)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412024321050 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412024321051 2014.09.29 23:58:41)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efbcb3bcefb9b9fcedbdaab5e8e8edecede9bae9b9)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412024321143 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412024321144 2014.09.29 23:58:41)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4c1f1c4e4a1b1c5f4e1e5d16484a484f4e4a4d4a19)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412024321237 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412024321238 2014.09.29 23:58:41)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aaf9f9fdf2fcfdbdafaabbf0f9acf9acafacafacf9)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412024321346 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412024321347 2014.09.29 23:58:41)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 184b4e1c464f1f0e1d1a0c424a1e101d4e1f1c1e1d)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412024321456 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412024321457 2014.09.29 23:58:41)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 85d7d58a83d18793d28494ded08386838d80d38281)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412024321565 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412024321566 2014.09.29 23:58:41)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f2a1a2a2f9a4a5e5f7f2e3a8a1f4a1f4f7f4f7f4a1)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412024321612 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412024321613 2014.09.29 23:58:41)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21737024237523377321307a742722272924772621)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412024326127 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412024326128 2014.09.29 23:58:46)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c5949391c391c7d397c2d49e90c3c6c3cdc093c2c5)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412024326176 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412024326177 2014.09.29 23:58:46)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4a5a2a5f3a0f6e2a6f4e5afa1f2f7f2fcf3f6f3f7)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412024326180 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412024326181 2014.09.29 23:58:46)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4a5a2a5f3a0f6e2a6f3e5afa1f2f7f2fcf3f6f3f7)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412024326238 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412024326239 2014.09.29 23:58:46)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 32626334666535243266266860343a376435323433)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412024326242 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412024326243 2014.09.29 23:58:46)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 32626334666535243235266860343a376435323433)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412024326301 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412024326302 2014.09.29 23:58:46)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71212073262676677122652b237779777574277722)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412024326305 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412024326306 2014.09.29 23:58:46)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71212073262676677177652b237779777574277722)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412024326363 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412024326364 2014.09.29 23:58:46)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code affffefbaff8feb9f8adbef5fca9fca9aaaaf9a9fc)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412024326367 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412024326368 2014.09.29 23:58:46)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code affffefbaff8feb9fba8bef5fca9fca9aaaaf9a9fc)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412024326426 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412024326427 2014.09.29 23:58:46)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eebebfbeedb9bff8b9ecffb4bde8bde8ebebb8e8bd)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412024326430 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412024326431 2014.09.29 23:58:46)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eebebfbeedb9bff8bae9ffb4bde8bde8ebebb8e8bd)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412024326488 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412024326489 2014.09.29 23:58:46)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2c7c7e28797b7e3a292a3a767b2a282a2a2a2a2a28)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000051 55 1214          1412024326551 Behavioral
(_unit VHDL (dff_enable_async 0 3 (behavioral 0 11 ))
	(_version vb4)
	(_time 1412024326552 2014.09.29 23:58:46)
	(_source (\./../src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b3b396b3f3c397e3c647e316f6d6a6d696d386d6e)
	(_entity
		(_time 1412023853217)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 4 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(5))(_sensitivity(0)(2)(3))(_read(1)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000045 55 848           1412101588257 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412101588258 2014.09.30 21:26:28)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 52010a51050400445b00170905545b54075554545b)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412101588430 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412101588431 2014.09.30 21:26:28)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code feadfaaefda8a8edfcacbba4f9f9fcfdfcf8abf8a8)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412101588524 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412101588525 2014.09.30 21:26:28)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5b0808585c0c0b4859094a015f5d5f58595d5a5d0e)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412101588617 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412101588618 2014.09.30 21:26:28)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9eae9edb9efeeaebcb9a8e3eabfeabfbcbfbcbfea)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412101588711 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412101588712 2014.09.30 21:26:28)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 17444013464010011215034d45111f124110131112)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412101588820 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412101588821 2014.09.30 21:26:28)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 84d6d58b83d08692d38595dfd18287828c81d28380)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412101588914 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412101588915 2014.09.30 21:26:28)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e2b1b3b1e9b4b5f5e7e2f3b8b1e4b1e4e7e4e7e4b1)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412101588961 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412101588962 2014.09.30 21:26:28)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 11434717134513074311004a441712171914471611)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412101588977 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412101588978 2014.09.30 21:26:28)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21737724237523377326307a742722272924772621)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(4)(0)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412101589026 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412101589027 2014.09.30 21:26:29)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4f1d194c1a1b4d591d4f5e141a494c4947484d484c)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412101589030 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412101589031 2014.09.30 21:26:29)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4f1d194c1a1b4d591d485e141a494c4947484d484c)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(4)(0)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412101589088 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412101589089 2014.09.30 21:26:29)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8eddde838dd989988eda9ad4dc88868bd8898e888f)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412101589092 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412101589093 2014.09.30 21:26:29)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8eddde838dd989988e899ad4dc88868bd8898e888f)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412101589135 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412101589136 2014.09.30 21:26:29)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdeeedeabfeabaabbdeea9e7efbbb5bbb9b8ebbbee)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412101589139 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412101589140 2014.09.30 21:26:29)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdeeedeabfeabaabbdbba9e7efbbb5bbb9b8ebbbee)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412101589182 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412101589183 2014.09.30 21:26:29)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ecbfbcbce9bbbdfabbeefdb6bfeabfeae9e9baeabf)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412101589186 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412101589187 2014.09.30 21:26:29)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ecbfbcbce9bbbdfab8ebfdb6bfeabfeae9e9baeabf)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(4)(0)(1)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412101589244 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412101589245 2014.09.30 21:26:29)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a797b2d2d7d7b3c7d283b70792c792c2f2f7c2c79)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412101589248 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412101589249 2014.09.30 21:26:29)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a797b2d2d7d7b3c7e2d3b70792c792c2f2f7c2c79)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(4)(0)(1)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412101589291 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412101589292 2014.09.30 21:26:29)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 590a085a560e0b4f5c5f4f030e5f5d5f5f5f5f5f5d)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000051 55 1645          1412101589338 Behavioral
(_unit VHDL (dff_enable_async 0 3 (behavioral 0 11 ))
	(_version vb4)
	(_time 1412101589339 2014.09.30 21:26:29)
	(_source (\./../src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 88dbd98686dfda9ddfda9dd28c8e898e8a8edb8e8d)
	(_entity
		(_time 1412101589336)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 4 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(7))(_sensitivity(0)(2)(3))(_read(1)(4)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000045 55 848           1412101649782 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412101649783 2014.09.30 21:27:29)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code adfff5faacfbffbba4ffe8f6faaba4abf8aaababa4)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412101649876 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412101649877 2014.09.30 21:27:29)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b590c0d0f5d5d1809594e510c0c0908090d5e0d5d)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412101649959 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412101649960 2014.09.30 21:27:29)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 590b0a5a050e094a5b0b48035d5f5d5a5b5f585f0c)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412101650018 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412101650019 2014.09.30 21:27:30)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 97c5c79899c1c080929786cdc491c49192919291c4)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412101650080 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412101650081 2014.09.30 21:27:30)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code d68480878681d1c0d3d4c28c84d0ded380d1d2d0d3)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412101650144 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412101650145 2014.09.30 21:27:30)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 14474512134016024315054f411217121c11421310)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412101650204 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412101650205 2014.09.30 21:27:30)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 530102505905044456534209005500555655565500)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412101650219 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412101650220 2014.09.30 21:27:30)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 633032626337617531637238366560656b66356463)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412101654735 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412101654736 2014.09.30 21:27:34)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 06545101035204105401175d530005000e03500106)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(4)(0)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412101654784 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412101654785 2014.09.30 21:27:34)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 35676231336137236735246e603336333d32373236)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412101654788 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412101654789 2014.09.30 21:27:34)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 35676231336137236732246e603336333d32373236)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412101654846 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412101654847 2014.09.30 21:27:34)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 74272576262373627420602e26727c712273747275)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412101654850 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412101654851 2014.09.30 21:27:34)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 74272576262373627473602e26727c712273747275)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412101654909 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412101654910 2014.09.30 21:27:34)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b2e1e3e5e6e5b5a4b2e1a6e8e0b4bab4b6b7e4b4e1)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412101654913 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412101654914 2014.09.30 21:27:34)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b2e1e3e5e6e5b5a4b2b4a6e8e0b4bab4b6b7e4b4e1)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412101654956 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412101654957 2014.09.30 21:27:34)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1b2b0b1b6b6b0f7b6e3f0bbb2e7b2e7e4e4b7e7b2)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412101654960 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412101654961 2014.09.30 21:27:34)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1b2b0b1b6b6b0f7b5e6f0bbb2e7b2e7e4e4b7e7b2)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412101655018 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412101655019 2014.09.30 21:27:35)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f4c4d1b1f484e09481d0e454c194c191a1a49194c)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412101655022 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412101655023 2014.09.30 21:27:35)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f4c4d1b1f484e094b180e454c194c191a1a49194c)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412101655081 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412101655082 2014.09.30 21:27:35)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e0d0c5d0d090c485b58480409585a58585858585a)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000045 55 848           1412101705016 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412101705017 2014.09.30 21:28:25)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6f3b646f6c393d79663d2a34386966693a68696966)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412101705125 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412101705126 2014.09.30 21:28:25)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dd898a8fdf8b8bcedf8f9887dadadfdedfdb88db8b)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412101705219 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412101705220 2014.09.30 21:28:25)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3b6f393e3c6c6b2839692a613f3d3f38393d3a3d6e)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412101705313 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412101705314 2014.09.30 21:28:25)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 98cc999799cecf8f9d9889c2cb9ecb9e9d9e9d9ecb)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412101705407 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412101705408 2014.09.30 21:28:25)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f6a2f1a5a6a1f1e0f3f4e2aca4f0fef3a0f1f2f0f3)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412101705500 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412101705501 2014.09.30 21:28:25)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 54015256530056420355450f015257525c51025350)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412101705594 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412101705595 2014.09.30 21:28:25)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b2e6b4e6b9e4e5a5b7b2a3e8e1b4e1b4b7b4b7b4e1)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412101705641 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412101705642 2014.09.30 21:28:25)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e0b5e6b2e3b4e2f6b2e0f1bbb5e6e3e6e8e5b6e7e0)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412101710141 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412101710142 2014.09.30 21:28:30)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 74207074732076622673652f217277727c71227374)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(4)(0)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412101710190 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412101710191 2014.09.30 21:28:30)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a3f7a7f5a3f7a1b5f1a3b2f8f6a5a0a5aba4a1a4a0)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412101710194 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412101710195 2014.09.30 21:28:30)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a3f7a7f5a3f7a1b5f1a4b2f8f6a5a0a5aba4a1a4a0)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(4)(0)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412101710237 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412101710238 2014.09.30 21:28:30)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d287d0838685d5c4d286c68880d4dad784d5d2d4d3)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412101710241 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412101710242 2014.09.30 21:28:30)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d287d0838685d5c4d2d5c68880d4dad784d5d2d4d3)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412101710284 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412101710285 2014.09.30 21:28:30)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 01540204565606170152155b530709070504570752)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412101710288 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412101710289 2014.09.30 21:28:30)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 01540204565606170107155b530709070504570752)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(3)(0)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412101710330 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412101710331 2014.09.30 21:28:30)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30653336666761266732216a633663363535663663)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412101710334 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412101710335 2014.09.30 21:28:30)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30653336666761266437216a633663363535663663)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(4)(0)(1)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412101710377 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412101710378 2014.09.30 21:28:30)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f0a5c5f5f080e49085d4e050c590c595a5a09590c)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412101710381 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412101710382 2014.09.30 21:28:30)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f0a5c5f5f080e490b584e050c590c595a5a09590c)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(4)(0)(1)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412101710440 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412101710441 2014.09.30 21:28:30)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9dc89e92cfcacf8b989b8bc7ca9b999b9b9b9b9b99)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000051 55 1645          1412101710487 Behavioral
(_unit VHDL (dff_enable_async 0 3 (behavioral 0 12 ))
	(_version vb4)
	(_time 1412101710488 2014.09.30 21:28:30)
	(_source (\./../src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cc99cf99999b9ed99b9fd996c8cacdcaceca9fcac9)
	(_entity
		(_time 1412101589335)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 4 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(0)(2)(3))(_read(1)(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 1496          1412102945092 Behavioral
(_unit VHDL (tff 0 4 (behavioral 0 11 ))
	(_version vb4)
	(_time 1412102945093 2014.09.30 21:49:05)
	(_source (\./../src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6e603f6e3d393c796b60783439696a68686868696a)
	(_entity
		(_time 1412102945077)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal tx ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(5))(_sensitivity(4)(1)))))
			(line__16(_architecture 1 0 16 (_process (_simple)(_target(4))(_sensitivity(5)(0)(2)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000045 55 848           1412103241904 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412103241905 2014.09.30 21:54:01)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code daded688de8c88ccd3889f818ddcd3dc8fdddcdcd3)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412103241997 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412103241998 2014.09.30 21:54:01)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 383c6b3d666e6e2b3a6a7d623f3f3a3b3a3e6d3e6e)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412103242091 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412103242092 2014.09.30 21:54:02)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 96929199c5c1c68594c487cc9290929594909790c3)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412103242185 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412103242186 2014.09.30 21:54:02)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4f0f0a4f9a2a3e3f1f4e5aea7f2a7f2f1f2f1f2a7)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412103242279 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412103242280 2014.09.30 21:54:02)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 51555251060656475453450b035759540756555754)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412103242372 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412103242373 2014.09.30 21:54:02)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code afaaaaf9fafbadb9f8aebef4faa9aca9a7aaf9a8ab)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412103242466 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412103242467 2014.09.30 21:54:02)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0d09070b505b5a1a080d1c575e0b5e0b080b080b5e)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412103242513 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412103242514 2014.09.30 21:54:02)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3c3936386c683e2a6e3c2d67693a3f3a34396a3b3c)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412103242529 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412103242530 2014.09.30 21:54:02)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4b4e41481a1f495d194c5a101e4d484d434e1d4c4b)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412103242577 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412103242578 2014.09.30 21:54:02)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7a7f707a282e786c287a6b212f7c797c727d787d79)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412103242581 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412103242582 2014.09.30 21:54:02)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7a7f707a282e786c287d6b212f7c797c727d787d79)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412103242624 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412103242625 2014.09.30 21:54:02)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a9ada5fdf6feaebfa9fdbdf3fbafa1acffaea9afa8)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412103242628 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412103242629 2014.09.30 21:54:02)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a9ada5fdf6feaebfa9aebdf3fbafa1acffaea9afa8)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412103242671 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412103242672 2014.09.30 21:54:02)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d8dcd489868fdfced88bcc828aded0dedcdd8ede8b)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412103242675 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412103242676 2014.09.30 21:54:02)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d8dcd489868fdfced8decc828aded0dedcdd8ede8b)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412103242734 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412103242735 2014.09.30 21:54:02)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 17131a13464046014015064d441144111212411144)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412103242738 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412103242739 2014.09.30 21:54:02)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 17131a13464046014310064d441144111212411144)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412103242796 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412103242797 2014.09.30 21:54:02)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 55515855060204430257440f065306535050035306)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412103242800 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412103242801 2014.09.30 21:54:02)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 55515855060204430152440f065306535050035306)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412103242859 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412103242860 2014.09.30 21:54:02)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9490999b96c3c682919282cec39290929292929290)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000051 55 1645          1412103242906 Behavioral
(_unit VHDL (dff_enable_async 0 3 (behavioral 0 13 ))
	(_version vb4)
	(_time 1412103242907 2014.09.30 21:54:02)
	(_source (\./../src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c2c6cf97c69590d79591d798c6c4c3c4c0c491c4c7)
	(_entity
		(_time 1412101589335)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 4 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(7))(_sensitivity(0)(2)(3))(_read(1)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 1496          1412103242953 Behavioral
(_unit VHDL (tff 0 4 (behavioral 0 11 ))
	(_version vb4)
	(_time 1412103242954 2014.09.30 21:54:02)
	(_source (\./../src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f1f4fca1f6a6a3e6f4ffe7aba6f6f5f7f7f7f7f6f5)
	(_entity
		(_time 1412102945076)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal tx ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(5))(_sensitivity(1)(4)))))
			(line__16(_architecture 1 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(5)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000045 55 848           1412103332753 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412103332754 2014.09.30 21:55:32)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c6c8c793959094d0cf94839d91c0cfc093c1c0c0cf)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412103332847 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412103332848 2014.09.30 21:55:32)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 242a7820767272372676617e232326272622712272)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412103332941 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412103332942 2014.09.30 21:55:32)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 818f898fd5d6d19283d390db8587858283878087d4)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412103333034 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412103333035 2014.09.30 21:55:33)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dfd1d48d808988c8dadfce858cd98cd9dad9dad98c)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412103333128 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412103333129 2014.09.30 21:55:33)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3d33683b3f6a3a2b383f29676f3b35386b3a393b38)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412103333222 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412103333223 2014.09.30 21:55:33)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9b94c895cacf998dcc9a8ac0ce9d989d939ecd9c9f)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412103333316 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412103333317 2014.09.30 21:55:33)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code f8f6aba8f9aeafeffdf8e9a2abfeabfefdfefdfeab)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412103333363 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412103333364 2014.09.30 21:55:33)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 27287722237325317527367c722124212f22712027)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412103333378 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412103333379 2014.09.30 21:55:33)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 37386733336335216530266c623134313f32613037)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412103333427 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412103333428 2014.09.30 21:55:33)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 66693667633264703466773d336065606e61646165)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412103333431 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412103333432 2014.09.30 21:55:33)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 66693667633264703461773d336065606e61646165)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412103333490 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412103333491 2014.09.30 21:55:33)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a4aaf2f0f6f3a3b2a4f0b0fef6a2aca1f2a3a4a2a5)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412103333494 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412103333495 2014.09.30 21:55:33)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a4aaf2f0f6f3a3b2a4a3b0fef6a2aca1f2a3a4a2a5)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412103333536 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412103333537 2014.09.30 21:55:33)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3dd85828684d4c5d380c78981d5dbd5d7d685d580)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412103333540 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412103333541 2014.09.30 21:55:33)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3dd85828684d4c5d3d5c78981d5dbd5d7d685d580)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412103333599 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412103333600 2014.09.30 21:55:33)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 121c45164645430445100348411441141717441441)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412103333603 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412103333604 2014.09.30 21:55:33)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 121c45164645430446150348411441141717441441)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412103333661 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412103333662 2014.09.30 21:55:33)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 505e0750060701460752410a035603565555065603)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412103333665 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412103333666 2014.09.30 21:55:33)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 505e0750060701460457410a035603565555065603)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412103333724 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412103333725 2014.09.30 21:55:33)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f81d881dfd8dd998a8999d5d8898b89898989898b)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000051 55 1645          1412103333771 Behavioral
(_unit VHDL (dff_enable_async 0 3 (behavioral 0 13 ))
	(_version vb4)
	(_time 1412103333772 2014.09.30 21:55:33)
	(_source (\./../src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bdb3eae9efeaefa8eaeea8e7b9bbbcbbbfbbeebbb8)
	(_entity
		(_time 1412101589335)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 4 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(7))(_sensitivity(0)(2)(3))(_read(1)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 1496          1412103333818 Behavioral
(_unit VHDL (tff 0 4 (behavioral 0 11 ))
	(_version vb4)
	(_time 1412103333819 2014.09.30 21:55:33)
	(_source (\./../src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ece3bbbfb9bbbefbe9bbfab6bbebe8eaeaeaeaebe8)
	(_entity
		(_time 1412102945076)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal tx ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(5))(_sensitivity(1)(4)))))
			(line__16(_architecture 1 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(5)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 1349          1412104722758 Behavioral
(_unit VHDL (srff 0 4 (behavioral 0 10 ))
	(_version vb4)
	(_time 1412104722759 2014.09.30 22:18:42)
	(_source (\./../src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 76232076722124607276652d257070707071757174)
	(_entity
		(_time 1412104722743)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESET ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal QBAR ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_variable (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 13 (_process 0 )))
		(_process
			(P1(_architecture 0 0 12 (_process (_simple)(_target(5)(6))(_sensitivity(2)(3)(4))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 1 -1
	)
)
I 000051 55 1705          1412105046959 Behavioral
(_unit VHDL (srff 0 4 (behavioral 0 10 ))
	(_version vb4)
	(_time 1412105046960 2014.09.30 22:24:06)
	(_source (\./../src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1b4e2b3e2b6b3f7e5e6f2bab2e7e7e7e7e6e2e6e3)
	(_entity
		(_time 1412104900231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4))(_read(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 1705          1412105076885 Behavioral
(_unit VHDL (srff 0 4 (behavioral 0 10 ))
	(_version vb4)
	(_time 1412105076886 2014.09.30 22:24:36)
	(_source (\./../src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c3c6c597c29491d5c7c4d09890c5c5c5c5c4c0c4c1)
	(_entity
		(_time 1412104900231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4))(_read(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000045 55 848           1412105078838 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412105078839 2014.09.30 22:24:38)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 64603964353236726d36213f33626d62316362626d)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 923           1412105078932 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412105078933 2014.09.30 22:24:38)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c2c6c397969494d1c0908798c5c5c0c1c0c497c494)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412105079026 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412105079027 2014.09.30 22:24:39)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f1b4b181c484f0c1d4d0e451b191b1c1d191e194a)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412105079120 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412105079121 2014.09.30 22:24:39)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7d792a7c202b2a6a787d6c272e7b2e7b787b787b2e)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 5046          1412105079213 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412105079214 2014.09.30 22:24:39)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dbdf8a8adf8cdccdded9cf8189ddd3de8ddcdfddde)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412105079307 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412105079308 2014.09.30 22:24:39)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 393c6d3d336d3b2f6e3828626c3f3a3f313c6f3e3d)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 1035          1412105079401 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412105079402 2014.09.30 22:24:39)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9692c29999c0c181939687ccc590c59093909390c5)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412105079448 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412105079449 2014.09.30 22:24:39)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c5c09191c391c7d397c5d49e90c3c6c3cdc093c2c5)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412105079463 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412105079464 2014.09.30 22:24:39)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d5d08186d381d7c387d2c48e80d3d6d3ddd083d2d5)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412105079512 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412105079513 2014.09.30 22:24:39)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 04000603035006125604155f510207020c03060307)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412105079516 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412105079517 2014.09.30 22:24:39)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 04000603035006125603155f510207020c03060307)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412105079575 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412105079576 2014.09.30 22:24:39)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 42474643161545544216561810444a471445424443)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412105079579 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412105079580 2014.09.30 22:24:39)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 42474643161545544245561810444a471445424443)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412105079622 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412105079623 2014.09.30 22:24:39)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71747573262676677122652b237779777574277722)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412105079626 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412105079627 2014.09.30 22:24:39)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 71747573262676677177652b237779777574277722)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412105079684 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412105079685 2014.09.30 22:24:39)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b0b5b4e7e6e7e1a6e7b2a1eae3b6e3b6b5b5e6b6e3)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412105079688 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412105079689 2014.09.30 22:24:39)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b0b5b4e7e6e7e1a6e4b7a1eae3b6e3b6b5b5e6b6e3)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412105079747 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412105079748 2014.09.30 22:24:39)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eeebeabeedb9bff8b9ecffb4bde8bde8ebebb8e8bd)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412105079751 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412105079752 2014.09.30 22:24:39)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eeebeabeedb9bff8bae9ffb4bde8bde8ebebb8e8bd)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412105079809 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412105079810 2014.09.30 22:24:39)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2d2828297f7a7f3b282b3b777a2b292b2b2b2b2b29)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000051 55 1645          1412105079856 Behavioral
(_unit VHDL (dff_enable_async 0 3 (behavioral 0 13 ))
	(_version vb4)
	(_time 1412105079857 2014.09.30 22:24:39)
	(_source (\./../src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5c59595f090b0e490b0f4906585a5d5a5e5a0f5a59)
	(_entity
		(_time 1412101589335)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 4 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(7))(_sensitivity(0)(2)(3))(_read(1)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 1496          1412105079903 Behavioral
(_unit VHDL (tff 0 4 (behavioral 0 11 ))
	(_version vb4)
	(_time 1412105079904 2014.09.30 22:24:39)
	(_source (\./../src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a8e8f84ddddd89d8fdd9cd0dd8d8e8c8c8c8c8d8e)
	(_entity
		(_time 1412102945076)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal tx ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(5))(_sensitivity(1)(4)))))
			(line__16(_architecture 1 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(5)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 1705          1412105079950 Behavioral
(_unit VHDL (srff 0 4 (behavioral 0 10 ))
	(_version vb4)
	(_time 1412105079951 2014.09.30 22:24:39)
	(_source (\./../src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9bdbbecb2eeebafbdbeaae2eabfbfbfbfbebabebb)
	(_entity
		(_time 1412104900231)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4))(_read(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 1705          1412105095688 Behavioral
(_unit VHDL (rsff 0 4 (behavioral 0 10 ))
	(_version vb4)
	(_time 1412105095689 2014.09.30 22:24:55)
	(_source (\./../src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3f3e6b3b6a686d293b382d646d39393939383d383c)
	(_entity
		(_time 1412105095673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(2)(3)(4))(_read(0)(1)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
V 000045 55 848           1412105870977 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412105870978 2014.09.30 22:37:50)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b1b3bbe5e5e7e3a7b8e3f4eae6b7b8b7e4b6b7b7b8)
	(_entity
		(_time 1411907393441)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 923           1412105871071 Arch
(_unit VHDL (nor2 0 4 (arch 1 10 ))
	(_version vb4)
	(_time 1412105871072 2014.09.30 22:37:51)
	(_source (\./../src/Task2/NOR2.vhd\(\./../src/NOR2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e0c5f080d58581d0c5c4b5409090c0d0c085b0858)
	(_entity
		(_time 1411911318356)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 1 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 896           1412105871164 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412105871165 2014.09.30 22:37:51)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6c6e696c6a3b3c7f6e3e7d36686a686f6e6a6d6a39)
	(_entity
		(_time 1411928109772)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000047 55 1669          1412105871258 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412105871259 2014.09.30 22:37:51)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cac8cc9f929c9dddcfcadb9099cc99cccfcccfcc99)
	(_entity
		(_time 1411908702996)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 5046          1412105871352 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412105871353 2014.09.30 22:37:51)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 282a292f767f2f3e2d2a3c727a2e202d7e2f2c2e2d)
	(_entity
		(_time 1411922544551)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
V 000044 55 5104          1412105871446 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412105871447 2014.09.30 22:37:51)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8586828a83d18793d28494ded08386838d80d38281)
	(_entity
		(_time 1411913697977)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
V 000044 55 1035          1412105871540 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412105871541 2014.09.30 22:37:51)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e3e1e4b0e9b5b4f4e6e3f2b9b0e5b0e5e6e5e6e5b0)
	(_entity
		(_time 1411910287607)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000047 55 1941          1412105871586 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412105871587 2014.09.30 22:37:51)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 121116141346100440120349471411141a17441512)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1457          1412105876086 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412105876087 2014.09.30 22:37:56)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a6a4a3f0a3f2a4b0f4a1b7fdf3a0a5a0aea3f0a1a6)
	(_entity
		(_time 1411918404057)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
V 000047 55 2002          1412105876135 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412105876136 2014.09.30 22:37:56)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d5d7d086d381d7c387d5c48e80d3d6d3ddd2d7d2d6)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1518          1412105876139 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412105876140 2014.09.30 22:37:56)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d5d7d086d381d7c387d2c48e80d3d6d3ddd2d7d2d6)
	(_entity
		(_time 1411911989470)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
V 000047 55 2270          1412105876198 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412105876199 2014.09.30 22:37:56)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 13101f17464414051347074941151b164514131512)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1192          1412105876202 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412105876203 2014.09.30 22:37:56)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 13101f17464414051314074941151b164514131512)
	(_entity
		(_time 1411925094949)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000047 55 2331          1412105876245 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412105876246 2014.09.30 22:37:56)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 42414e43161545544211561810444a444647144411)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1257          1412105876249 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412105876250 2014.09.30 22:37:56)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 42414e43161545544244561810444a444647144411)
	(_entity
		(_time 1411927248643)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000047 55 3128          1412105876307 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412105876308 2014.09.30 22:37:56)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 81828d8cd6d6d097d68390dbd287d2878484d787d2)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1290          1412105876311 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412105876312 2014.09.30 22:37:56)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 81828d8cd6d6d097d58690dbd287d2878484d787d2)
	(_entity
		(_time 1412020206545)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000047 55 3193          1412105876370 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412105876371 2014.09.30 22:37:56)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfbcb3e8bfe8eea9e8bdaee5ecb9ecb9babae9b9ec)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1357          1412105876374 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412105876375 2014.09.30 22:37:56)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfbcb3e8bfe8eea9ebb8aee5ecb9ecb9babae9b9ec)
	(_entity
		(_time 1412017473751)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000049 55 923           1412105876432 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412105876433 2014.09.30 22:37:56)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fefdf2aeada9ace8fbf8e8a4a9f8faf8f8f8f8f8fa)
	(_entity
		(_time 1412022413850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
V 000051 55 1645          1412105876479 Behavioral
(_unit VHDL (dff_enable_async 0 3 (behavioral 0 13 ))
	(_version vb4)
	(_time 1412105876480 2014.09.30 22:37:56)
	(_source (\./../src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2d2e20297f7a7f387a7e3877292b2c2b2f2b7e2b28)
	(_entity
		(_time 1412101589335)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 4 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(7))(_sensitivity(0)(2)(3))(_read(1)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 1496          1412105876526 Behavioral
(_unit VHDL (tff 0 4 (behavioral 0 11 ))
	(_version vb4)
	(_time 1412105876527 2014.09.30 22:37:56)
	(_source (\./../src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5b5956580f0c094c5e0c4d010c5c5f5d5d5d5d5c5f)
	(_entity
		(_time 1412102945076)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal tx ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(5))(_sensitivity(1)(4)))))
			(line__16(_architecture 1 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(5)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 1535          1412105876573 Behavioral
(_unit VHDL (rsff 0 4 (behavioral 0 10 ))
	(_version vb4)
	(_time 1412105876574 2014.09.30 22:37:56)
	(_source (\./../src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a888185d8ddd89c8dde98d1d88c8c8c8c8d888d89)
	(_entity
		(_time 1412105876571)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(5))(_sensitivity(2))(_read(0)(1)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(5)))))
			(line__27(_architecture 2 0 27 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 1763          1412107640245 Behavioral
(_unit VHDL (jkff 0 4 (behavioral 0 10 ))
	(_version vb4)
	(_time 1412107640246 2014.09.30 23:07:20)
	(_source (\./../src/Task9/JKFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e2e0b1b1b2b5b0f4e5b1a3b8e1e4e4e4e4e4b3e4b0)
	(_entity
		(_time 1412107640230)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal t_inv ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_alias((t_inv)(t_q)))(_simpleassign BUF)(_target(6))(_sensitivity(5)))))
			(line__15(_architecture 1 0 15 (_process (_simple)(_target(5))(_sensitivity(6)(2))(_read(0)(1)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(5)))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 4 -1
	)
)
V 000044 55 5188          1412277043507 Beh
(_unit VHDL (d_enable_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412277043508 2014.10.02 22:10:43)
	(_source (\./../src/Testbenches/D_Enable_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8c838d8189dbdd9add8d9dd6df8adf8a8989da8adf)
	(_entity
		(_time 1412277043475)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Enable_Latch_Struct 0 45 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(stimuli(1)))
			((E)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Enable_Latch_Beh 0 52 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(stimuli(1)))
			((E)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((d_enable_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((d_enable_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((d_enable_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((d_enable_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000045 55 848           1412345717317 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412345717348 2014.10.03 17:15:17)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f8183818cd9dd9986ddcad4d8898689da88898986)
	(_entity
		(_time 1412345717287)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412345719002 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412345719003 2014.10.03 17:15:19)
	(_source (\./../src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 040a0202565252170656415e030306070602510252)
	(_entity
		(_time 1412345718909)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000045 55 896           1412345720578 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412345720579 2014.10.03 17:15:20)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2c232f282a7b7c3f2e7e3d76282a282f2e2a2d2a79)
	(_entity
		(_time 1412345720563)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412345720983 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412345720984 2014.10.03 17:15:20)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c2cdc397c99495d5c7c2d39891c491c4c7c4c7c491)
	(_entity
		(_time 1412345720922)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1035          1412345721392 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412345721393 2014.10.03 17:15:21)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 57585054590100405257460d045104515251525104)
	(_entity
		(_time 1412345721390)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412345721436 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412345721437 2014.10.03 17:15:21)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8688818983d28490d48697ddd38085808e83d08186)
	(_entity
		(_time 1412345721405)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412345721440 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412345721441 2014.10.03 17:15:21)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8688818983d28490d48197ddd38085808e83d08186)
	(_entity
		(_time 1412345721405)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2002          1412345721860 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412345721861 2014.10.03 17:15:21)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b252e2e7a7f293d792b3a707e2d282d232c292c28)
	(_entity
		(_time 1412345721858)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1518          1412345721873 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412345721874 2014.10.03 17:15:21)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3b353e3f6a6f392d693c2a606e3d383d333c393c38)
	(_entity
		(_time 1412345721858)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 2270          1412345722187 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412345722188 2014.10.03 17:15:22)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 737c7f71262474657327672921757b762574737572)
	(_entity
		(_time 1412345722185)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1192          1412345722201 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412345722202 2014.10.03 17:15:22)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 838c8f8ed6d48495838497d9d1858b86d584838582)
	(_entity
		(_time 1412345722185)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 2331          1412345722499 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412345722500 2014.10.03 17:15:22)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aba4a6ffaffcacbdabf8bff1f9ada3adafaefdadf8)
	(_entity
		(_time 1412345722497)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1257          1412345722513 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412345722514 2014.10.03 17:15:22)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bbb4b6ecbfecbcadbbbdafe1e9bdb3bdbfbeedbde8)
	(_entity
		(_time 1412345722497)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3128          1412345722874 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412345722875 2014.10.03 17:15:22)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 212e7726767670377623307b722772272424772772)
	(_entity
		(_time 1412345722872)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1290          1412345722887 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412345722888 2014.10.03 17:15:22)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 313e6737666660276536206b623762373434673762)
	(_entity
		(_time 1412345722872)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000047 55 3193          1412345723402 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412345723403 2014.10.03 17:15:23)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 343b6432666365226336256e673267323131623267)
	(_entity
		(_time 1412345723386)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1357          1412345723406 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412345723407 2014.10.03 17:15:23)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 343b6432666365226033256e673267323131623267)
	(_entity
		(_time 1412345723386)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
I 000049 55 923           1412345723838 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412345723839 2014.10.03 17:15:23)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e9e6b8bae6bebbffecefffb3beefedefefefefefed)
	(_entity
		(_time 1412345723808)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000051 55 1647          1412345724153 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 13 ))
	(_version vb4)
	(_time 1412345724154 2014.10.03 17:15:24)
	(_source (\./../src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21762525267673347671347b252720272327722724)
	(_entity
		(_time 1412345724151)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(7))(_sensitivity(0)(2)(3))(_read(1)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 1496          1412345724493 Behavioral
(_unit VHDL (tff 0 4 (behavioral 0 11 ))
	(_version vb4)
	(_time 1412345724494 2014.10.03 17:15:24)
	(_source (\./../src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 782e7d79762f2a6f7d2f6e222f7f7c7e7e7e7e7f7c)
	(_entity
		(_time 1412345724463)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal tx ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(5))(_sensitivity(4)(1)))))
			(line__16(_architecture 1 0 16 (_process (_simple)(_target(4))(_sensitivity(5)(0)(2)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 1535          1412345724886 Behavioral
(_unit VHDL (rsff 0 4 (behavioral 0 10 ))
	(_version vb4)
	(_time 1412345724887 2014.10.03 17:15:24)
	(_source (\./../src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fea8feafa8a9ace8f9aaeca5acf8f8f8f8f9fcf9fd)
	(_entity
		(_time 1412345724884)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(5))(_sensitivity(2))(_read(0)(1)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(5)))))
			(line__27(_architecture 2 0 27 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
I 000051 55 1763          1412345725198 Behavioral
(_unit VHDL (jkff 0 4 (behavioral 0 10 ))
	(_version vb4)
	(_time 1412345725199 2014.10.03 17:15:25)
	(_source (\./../src/Task9/JKFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 36616333626164203165776c353030303030673064)
	(_entity
		(_time 1412345725196)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal t_inv ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_alias((t_inv)(t_q)))(_simpleassign BUF)(_target(6))(_sensitivity(5)))))
			(line__15(_architecture 1 0 15 (_process (_simple)(_target(5))(_sensitivity(6)(2))(_read(0)(1)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(5)))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 4 -1
	)
)
I 000044 55 5188          1412345725838 Beh
(_unit VHDL (d_enable_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412345725839 2014.10.03 17:15:25)
	(_source (\./../src/Testbenches/D_Enable_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b5e2b7e2e6e2e4a3e4b4a4efe6b3e6b3b0b0e3b3e6)
	(_entity
		(_time 1412345721342)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Enable_Latch_Struct 0 45 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(stimuli(1)))
			((E)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Enable_Latch_Beh 0 52 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(stimuli(1)))
			((E)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((d_enable_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((d_enable_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((d_enable_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((d_enable_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5046          1412345726259 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412345726260 2014.10.03 17:15:26)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5b0c575b5f0c5c4d5e594f01095d535e0d5c5f5d5e)
	(_entity
		(_time 1412345721357)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412345726602 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412345726603 2014.10.03 17:15:26)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b2e4b9e7b3e6b0a4e5b3a3e9e7b4b1b4bab7e4b5b6)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
V 000045 55 848           1412345734964 Arch
(_unit VHDL (inv 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412345734965 2014.10.03 17:15:34)
	(_source (\./../src/Inv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5b0e03585c0d094d52091e000c5d525d0e5c5d5d52)
	(_entity
		(_time 1412345717286)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_alias((Z)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 896           1412345735244 Arch
(_unit VHDL (nor2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412345735245 2014.10.03 17:15:35)
	(_source (\./../src/NOR2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 74217375262222677626312e737376777672217222)
	(_entity
		(_time 1412345718908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
V 000045 55 896           1412345735525 Arch
(_unit VHDL (and2 0 4 (arch 0 10 ))
	(_version vb4)
	(_time 1412345735526 2014.10.03 17:15:35)
	(_source (\./../src/AND2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8dd8df838cdadd9e8fdf9cd7898b898e8f8b8c8bd8)
	(_entity
		(_time 1412345720562)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Arch 1 -1
	)
)
I 000047 55 1669          1412345735853 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 10 ))
	(_version vb4)
	(_time 1412345735854 2014.10.03 17:15:35)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d5808387d98382c2d0d5c48f86d386d3d0d3d0d386)
	(_entity
		(_time 1412345720921)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 18 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 19 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 5188          1412345736165 Beh
(_unit VHDL (d_enable_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412345736166 2014.10.03 17:15:36)
	(_source (\./../src/Testbenches/D_Enable_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0d585f080f5a5c1b5c0c1c575e0b5e0b08085b0b5e)
	(_entity
		(_time 1412345721342)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Enable_Latch_Struct 0 45 (_entity . D_Enable_Latch Struct)
		(_port
			((D)(stimuli(1)))
			((E)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Enable_Latch_Beh 0 52 (_entity . D_Enable_Latch Beh)
		(_port
			((D)(stimuli(1)))
			((E)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_enable_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((d_enable_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((d_enable_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((d_enable_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((d_enable_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
V 000044 55 5046          1412345736446 Beh
(_unit VHDL (d_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412345736447 2014.10.03 17:15:36)
	(_source (\./../src/Testbenches/D_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 25772122767222332027317f77232d207322212320)
	(_entity
		(_time 1412345721357)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation D_Latch_Struct 0 45 (_entity . D_Latch Struct)
		(_port
			((D)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation D_Latch_Beh 0 51 (_entity . D_Latch Beh)
		(_port
			((D)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{0~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal d_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal d_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__57(_architecture 1 0 57 (_assignment (_simple)(_alias((d_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__58(_architecture 2 0 58 (_assignment (_simple)(_alias((d_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__59(_architecture 3 0 59 (_assignment (_simple)(_alias((d_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__60(_architecture 4 0 60 (_assignment (_simple)(_alias((d_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__62(_architecture 5 0 62 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__63(_architecture 6 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__64(_architecture 7 0 64 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__67(_architecture 9 0 67 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__69(_architecture 10 0 69 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412345736742 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412345736743 2014.10.03 17:15:36)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4e1d4d4d181a4c58194f5f151b484d48464b18494a)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
V 000044 55 1035          1412345737023 Beh
(_unit VHDL (bistableelement_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412345737024 2014.10.03 17:15:37)
	(_source (\./../src/Testbenches/BistableElement_test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 67356767693130706267763d346134616261626134)
	(_entity
		(_time 1412345721389)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation BistableBeh 0 19 (_entity . BistableElement Struct)
		(_port
			((Q)(res))
			((nQ)(nRes))
		)
	)
	(_object
		(_signal (_internal res ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal nRes ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1941          1412345737036 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412345737037 2014.10.03 17:15:37)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 76257676732274602476672d237075707e73207176)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412345737040 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412345737041 2014.10.03 17:15:37)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 76257676732274602471672d237075707e73207176)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
V 000047 55 2002          1412345737319 Struct
(_unit VHDL (rs_latch 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412345737320 2014.10.03 17:15:37)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8fdc8e80dadb8d99dd8f9ed4da898c8987888d888c)
	(_entity
		(_time 1412345721857)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1518          1412345737323 Beh
(_unit VHDL (rs_latch 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412345737324 2014.10.03 17:15:37)
	(_source (\./../src/Task2/RS_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8fdc8e80dadb8d99dd889ed4da898c8987888d888c)
	(_entity
		(_time 1412345721857)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
V 000047 55 2270          1412345737600 Struct
(_unit VHDL (d_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412345737601 2014.10.03 17:15:37)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a8faa8fcf6ffafbea8fcbcf2faaea0adfeafa8aea9)
	(_entity
		(_time 1412345722184)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 24 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 25 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 26 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(1))(_sensitivity(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1192          1412345737604 Beh
(_unit VHDL (d_latch_param 0 4 (beh 0 31 ))
	(_version vb4)
	(_time 1412345737605 2014.10.03 17:15:37)
	(_source (\./../src/Task3/D_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a8faa8fcf6ffafbea8afbcf2faaea0adfeafa8aea9)
	(_entity
		(_time 1412345722184)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__35(_architecture 1 0 35 (_assignment (_simple)(_target(1))(_sensitivity(3)))))
			(line__36(_architecture 2 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000047 55 2331          1412345737881 Struct
(_unit VHDL (d_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412345737882 2014.10.03 17:15:37)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c193c0979696c6d7c192d59b93c7c9c7c5c497c792)
	(_entity
		(_time 1412345722496)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 25 (_component Inv )
		(_port
			((a)(D))
			((z)(t3))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 26 (_component NOR2 )
		(_port
			((a)(D))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U3 0 27 (_component NOR2 )
		(_port
			((a)(t3))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal t3 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(1))(_sensitivity(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1257          1412345737885 Beh
(_unit VHDL (d_latch 0 4 (beh 0 32 ))
	(_version vb4)
	(_time 1412345737886 2014.10.03 17:15:37)
	(_source (\./../src/Task3/D_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c193c0979696c6d7c1c7d59b93c7c9c7c5c497c792)
	(_entity
		(_time 1412345722496)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal q_t ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(3))(_sensitivity(0)(3)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(q_t)))(_simpleassign BUF)(_target(1))(_sensitivity(3)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((nQ)(q_t)))(_simpleassign "not")(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000047 55 3128          1412345738162 Struct
(_unit VHDL (d_enable_latch_param 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412345738163 2014.10.03 17:15:38)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d98bdb88868e88cf8edbc8838adf8adfdcdc8fdf8a)
	(_entity
		(_time 1412345722871)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1290          1412345738166 Beh
(_unit VHDL (d_enable_latch_param 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412345738167 2014.10.03 17:15:38)
	(_source (\./../src/Task4/D_Enable_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d98bdb88868e88cf8ddec8838adf8adfdcdc8fdf8a)
	(_entity
		(_time 1412345722871)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000047 55 3193          1412345738458 Struct
(_unit VHDL (d_enable_latch 0 4 (struct 0 12 ))
	(_version vb4)
	(_time 1412345738459 2014.10.03 17:15:38)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 02500e075655531455001358510451040707540451)
	(_entity
		(_time 1412345723385)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AND2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 30 (_component AND2 )
		(_port
			((a)(E))
			((b)(D))
			((z)(ea_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U2 0 31 (_component Inv )
		(_port
			((a)(D))
			((z)(d_t))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U3 0 32 (_component AND2 )
		(_port
			((a)(d_t))
			((b)(e))
			((z)(da_t))
		)
		(_use (_entity . AND2)
		)
	)
	(_instantiation U4 0 33 (_component NOR2 )
		(_port
			((a)(ea_t))
			((b)(n_t2))
			((z)(n_t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U5 0 34 (_component NOR2 )
		(_port
			((a)(da_t))
			((b)(n_t1))
			((z)(n_t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal d_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal ea_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t1 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal n_t2 ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal da_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((Q)(n_t2)))(_simpleassign BUF)(_target(2))(_sensitivity(7)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((nQ)(n_t1)))(_simpleassign BUF)(_target(3))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1357          1412345738471 Beh
(_unit VHDL (d_enable_latch 0 4 (beh 0 39 ))
	(_version vb4)
	(_time 1412345738472 2014.10.03 17:15:38)
	(_source (\./../src/Task4/D_Enable_Latch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 11431d15464640074516004b421742171414471742)
	(_entity
		(_time 1412345723385)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal E ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(4)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((Q)(data)))(_simpleassign BUF)(_target(2))(_sensitivity(4)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((nQ)(data)))(_simpleassign "not")(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 3 -1
	)
)
V 000049 55 923           1412345738754 Behavior
(_unit VHDL (dff 0 4 (behavior 0 9 ))
	(_version vb4)
	(_time 1412345738755 2014.10.03 17:15:38)
	(_source (\./../src/Task5/DFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a78272e7d7d783c2f2c3c707d2c2e2c2c2c2c2c2e)
	(_entity
		(_time 1412345723807)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
V 000051 55 1647          1412345739035 Behavioral
(_unit VHDL (dff_enable_async 0 4 (behavioral 0 13 ))
	(_version vb4)
	(_time 1412345739036 2014.10.03 17:15:39)
	(_source (\./../src/Task6/DFF_Enable_Async.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 431116414614115614135619474542454145104546)
	(_entity
		(_time 1412345724150)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal Clock ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Set ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal D ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(7))(_sensitivity(0)(2)(3))(_read(1)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(5))(_sensitivity(7)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 1496          1412345739316 Behavioral
(_unit VHDL (tff 0 4 (behavioral 0 11 ))
	(_version vb4)
	(_time 1412345739317 2014.10.03 17:15:39)
	(_source (\./../src/Task7/TFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5c0f0a5f090b0e4b590b4a060b5b585a5a5a5a5b58)
	(_entity
		(_time 1412345724462)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal tx ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(5))(_sensitivity(1)(4)))))
			(line__16(_architecture 1 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(2)(5)))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 1535          1412345739597 Behavioral
(_unit VHDL (rsff 0 4 (behavioral 0 10 ))
	(_version vb4)
	(_time 1412345739598 2014.10.03 17:15:39)
	(_source (\./../src/Task8/RSFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 75262475732227637221672e277373737372777276)
	(_entity
		(_time 1412345724883)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(5))(_sensitivity(2))(_read(0)(1)))))
			(line__26(_architecture 1 0 26 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(5)))))
			(line__27(_architecture 2 0 27 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 3 -1
	)
)
V 000051 55 1763          1412345739878 Behavioral
(_unit VHDL (jkff 0 4 (behavioral 0 10 ))
	(_version vb4)
	(_time 1412345739879 2014.10.03 17:15:39)
	(_source (\./../src/Task9/JKFF.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8ddf88838bdadf9b8adeccd78e8b8b8b8b8bdc8bdf)
	(_entity
		(_time 1412345725195)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal J ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal K ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t_q ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal t_inv ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_assignment (_simple)(_alias((t_inv)(t_q)))(_simpleassign BUF)(_target(6))(_sensitivity(5)))))
			(line__15(_architecture 1 0 15 (_process (_simple)(_target(5))(_sensitivity(2)(6))(_read(0)(1)))))
			(line__28(_architecture 2 0 28 (_assignment (_simple)(_alias((Q)(t_q)))(_simpleassign BUF)(_target(3))(_sensitivity(5)))))
			(line__29(_architecture 3 0 29 (_assignment (_simple)(_alias((nQ)(t_q)))(_simpleassign "not")(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 4 -1
	)
)
I 000044 55 5104          1412346647998 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412346647999 2014.10.03 17:30:47)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code de8bd48d888adcc889dfcf858bd8ddd8d6db88d9da)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5104          1412346871157 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412346871158 2014.10.03 17:34:31)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 9693949893c29480c19787cdc39095909e93c09192)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000047 55 1941          1412346951557 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412346951558 2014.10.03 17:35:51)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a9abfaffa3fdabbffba9b8f2fcafaaafa1acffaea9)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412346951573 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412346951574 2014.10.03 17:35:51)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8baebedb3ecbaaeeabfa9e3edbebbbeb0bdeebfb8)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 5116          1412347023382 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412347023383 2014.10.03 17:37:03)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3838393c336c3a2e6f3929636d3e3b3e303d6e3f3c)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5116          1412347190614 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412347190615 2014.10.03 17:39:50)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 797e7b79732d7b6f2e7868222c7f7a7f717c2f7e7d)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4618441417868443648)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5116          1412347284355 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412347284356 2014.10.03 17:41:24)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code a6a7f1f0a3f2a4b0f1a7b7fdf3a0a5a0aea3f0a1a2)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4616189618054758400)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 5116          1412347312856 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412347312857 2014.10.03 17:41:52)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code fba8adaaaaaff9edacfaeaa0aefdf8fdf3feadfcff)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation RS_Latch_Struct 0 45 (_entity . RS_Latch_Param Struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_instantiation RS_Latch_Beh 0 52 (_entity . RS_Latch_Param Beh)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_beh))
			((nQ)(response_beh_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal rs_latch_beh_q1 ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal sampled_response_beh_q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal error ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 27 (_architecture ((ns 4611686018427387904)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 28 (_architecture (_code 11))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 31 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 30 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(5))(_sensitivity(1)))))
			(line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((rs_latch_beh_q)(response_beh)))(_simpleassign BUF)(_target(7))(_sensitivity(3)))))
			(line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(6))(_sensitivity(2)))))
			(line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((rs_latch_beh_q1)(response_beh_q)))(_simpleassign BUF)(_target(8))(_sensitivity(4)))))
			(line__64(_architecture 5 0 64 (_assignment (_simple)(_target(9))(_sensitivity(1)))))
			(line__65(_architecture 6 0 65 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
			(line__66(_architecture 7 0 66 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(line__67(_architecture 8 0 67 (_assignment (_simple)(_target(12))(_sensitivity(4)))))
			(line__69(_architecture 9 0 69 (_assignment (_simple)(_target(13))(_sensitivity(9)(10)(11)(12)))))
			(line__71(_architecture 10 0 71 (_assertion (_simple)(_sensitivity(13))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
		(543516756 1769366884 1679844707 1853056367 1998615591 543912559 1696625505 1667592312 778331508 )
	)
	(_model . Beh 12 -1
	)
)
I 000044 55 3430          1412347612975 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412347612976 2014.10.03 17:46:52)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4e4e4e4d181a4c58184c5f151b484d48464b18494a)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 58 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4611686018427387904)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0))(_monitor)(_read(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__79(_architecture 4 0 79 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3440          1412347784484 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412347784485 2014.10.03 17:49:44)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 4147434243154357174e501a144742474944174645)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 63 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4611686018427387904)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0))(_monitor))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(771 )
		(514 )
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
	)
	(_model . Beh 6 -1
	)
)
I 000056 55 1319          1412347995225 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412347995226 2014.10.03 17:53:15)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 77747277732070617577632d25717f722170737175)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1319          1412348007096 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412348007097 2014.10.03 17:53:27)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d7d7d084d380d0c1d5d7c38d85d1dfd281d0d3d1d5)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1319          1412348019439 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412348019440 2014.10.03 17:53:39)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0a5c0e0d585d0d1c080a1e50580c020f5c0d0e0c08)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1319          1412348042964 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412348042965 2014.10.03 17:54:02)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efe8ecbdbab8e8f9edeffbb5bde9e7eab9e8ebe9ed)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1319          1412348054898 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412348054899 2014.10.03 17:54:14)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8d898f82dada8a9b8f8d99d7df8b8588db8a898b8f)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1319          1412348135940 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412348135941 2014.10.03 17:55:35)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 20217625237727362220347a722628257627242622)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1319          1412348149418 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412348149419 2014.10.03 17:55:49)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c690c592c391c1d0c4c6d29c94c0cec390c1c2c0c4)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1319          1412348165049 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412348165050 2014.10.03 17:56:05)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d6858185d381d1c0d4d6c28c84d0ded380d1d2d0d4)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1319          1412348178138 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412348178139 2014.10.03 17:56:18)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f6f0f5a7f3a1f1e0f4f6e2aca4f0fef3a0f1f2f0f4)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 1319          1412348224265 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412348224266 2014.10.03 17:57:04)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 287c2c2d237f2f3e2a283c727a2e202d7e2f2c2e2a)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 31 (_entity . RS_Latch_Param struct)
		(_port
			((R)(R))
			((S)(S))
			((Q)(Q))
			((nQ)(nQ))
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000044 55 3440          1412348262144 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412348262145 2014.10.03 17:57:42)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 1d1f4e1b4a491f0b4b120c46481b1e1b15184b1a19)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 63 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4618441417868443648)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0))(_monitor))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(771 )
		(514 )
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3440          1412348349504 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412348349505 2014.10.03 17:59:09)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5d0b095f0a095f4b0b524c06085b5e5b55580b5a59)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 63 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4618441417868443648)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0))(_monitor))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(771 )
		(514 )
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
	)
	(_model . Beh 6 -1
	)
)
I 000047 55 1941          1412348405961 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412348405962 2014.10.03 18:00:05)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6e9b6b4e3b2e4f0b4e6f7bdb3e0e5e0eee3b0e1e6)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412348405965 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412348405966 2014.10.03 18:00:05)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6e9b6b4e3b2e4f0b4e1f7bdb3e0e5e0eee3b0e1e6)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3430          1412348474941 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412348474942 2014.10.03 18:01:14)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5e50555c080a5c4808514f050b585d58565b08595a)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 63 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4618441417868443648)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0))(_monitor))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(771 )
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3440          1412348582943 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412348582944 2014.10.03 18:03:02)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 3d3969396a693f2b6b322c66683b3e3b35386b3a39)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 63 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0))(_monitor))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__79(_architecture 2 0 79 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external WRITE (std TEXTIO 24))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_file (_external std.TEXTIO.OUTPUT (std TEXTIO 1)))
	)
	(_static
		(771 )
		(514 )
		(543516756 1919250543 1869182049 1634213998 1700929651 1663069797 1819307375 1684370533 1668641568 1936942435 1819047270 11897 )
	)
	(_model . Beh 6 -1
	)
)
I 000047 55 2014          1412348662375 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412348662376 2014.10.03 18:04:22)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 89898e8683dd8b9fdb8998d2dc8f8a8f818cdf8e89)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_alias((nQ)(t1)))(_simpleassign BUF)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Q)(t2)))(_simpleassign BUF)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
I 000044 55 1457          1412348662379 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412348662380 2014.10.03 18:04:22)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 89898e8683dd8b9fdb8e98d2dc8f8a8f818cdf8e89)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000047 55 1941          1412348727958 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412348727959 2014.10.03 18:05:27)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8b8bfedb3ecbaaeeab8a9e3edbebbbeb0bdeebfb8)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000044 55 1457          1412348727962 Beh
(_unit VHDL (rs_latch_param 0 4 (beh 0 25 ))
	(_version vb4)
	(_time 1412348727963 2014.10.03 18:05:27)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8b8bfedb3ecbaaeeabfa9e3edbebbbeb0bdeebfb8)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_assignment (_simple)(_target(5))(_sensitivity(0)(4)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2977          1412348789958 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412348789959 2014.10.03 18:06:29)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code e3e2e6b1e3b7e1f5b5b4f2b8b6e5e0e5ebe6b5e4e7)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 64 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__85(_architecture 4 0 85 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
	)
	(_static
		(771 )
		(514 )
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2977          1412348883089 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412348883090 2014.10.03 18:08:03)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code affcaef9fafbadb9f9f8bef4faa9aca9a7aaf9a8ab)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 64 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4618441417868443648)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__85(_architecture 4 0 85 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
	)
	(_static
		(771 )
		(514 )
	)
	(_model . Beh 6 -1
	)
)
V 000044 55 2977          1412348942400 Beh
(_unit VHDL (rs_latch_test 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1412348942401 2014.10.03 18:09:02)
	(_source (\./../src/Testbenches/RS_Latch_Test.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 5f0a0f5d0a0b5d4909084e040a595c59575a09585b)
	(_entity
		(_time 1412345721373)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_instantiation rs_latch_struct 0 64 (_entity . RS_Latch_Param struct)
		(_port
			((R)(stimuli(1)))
			((S)(stimuli(0)))
			((Q)(response_struct))
			((nQ)(response_struct_q))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal stimuli ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_architecture (_uni ((_others(i 3)))))))
		(_signal (_internal response_struct ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal rs_latch_q1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal sampled_response_struct_q ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal min_time_between_events ~extSTD.STANDARD.TIME 0 39 (_architecture ((ns 4618441417868443648)))))
		(_constant (_internal sampling_period ~extSTD.STANDARD.TIME 0 40 (_architecture (_code 5))))
		(_variable (_internal buf ~extstd.TEXTIO.LINE 0 44 (_process 0 )))
		(_process
			(stimuli_generation(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_alias((rs_latch_q)(response_struct)))(_simpleassign BUF)(_target(3))(_sensitivity(1)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_alias((rs_latch_q1)(response_struct_q)))(_simpleassign BUF)(_target(4))(_sensitivity(2)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_target(5))(_sensitivity(1)))))
			(line__85(_architecture 4 0 85 (_assignment (_simple)(_target(6))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
	)
	(_static
		(771 )
		(514 )
	)
	(_model . Beh 6 -1
	)
)
I 000056 55 1826          1412349156511 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412349156512 2014.10.03 18:12:36)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code beefeaebe8e9b9a8bcbeaae4ecb8b6bbe8b9bab8bc)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component RS_Latch_Param )
		(_port
			((S)(S))
			((R)(R))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
			(_port
				((R)(R))
				((S)(S))
				((Q)(Q))
				((nQ)(nQ))
			)
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 471 0 testbench_for_rslatch
(_configuration VHDL (testbench_for_rslatch 0 58 (rslatch_tb))
	(_version vb4)
	(_time 1412349156524 2014.10.03 18:12:36)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ce9f9c9b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param struct
				(_port
					((R)(R))
					((S)(S))
					((Q)(Q))
					((nQ)(nQ))
				)
			)
		)
	)
)
I 000047 55 1941          1412349182594 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412349182595 2014.10.03 18:13:02)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a1a0a6f7a3f5a3b7f3a1b0faf4a7a2a7a9a4f7a6a1)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000047 55 1669          1412349434232 Struct
(_unit VHDL (bistableelement 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412349434233 2014.10.03 18:17:14)
	(_source (\./../src/Task1/BistableElement.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aeabfff9f2f8f9b9abaebff4fda8fda8aba8aba8fd)
	(_entity
		(_time 1412345720921)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(Inv
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component Inv )
		(_port
			((a)(t2))
			((z)(t1))
		)
		(_use (_entity . Inv)
		)
	)
	(_instantiation U2 0 20 (_component Inv )
		(_port
			((a)(t1))
			((z)(t2))
		)
		(_use (_entity . Inv)
		)
	)
	(_object
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(2)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(0))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000047 55 1941          1412349768626 Struct
(_unit VHDL (rs_latch_param 0 4 (struct 0 11 ))
	(_version vb4)
	(_time 1412349768627 2014.10.03 18:22:48)
	(_source (\./../src/Task2/RS_Latch_Param.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d3d1d780d387d1c581d3c28886d5d0d5dbd685d4d3)
	(_entity
		(_time 1412345721404)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(NOR2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal z ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 19 (_component NOR2 )
		(_port
			((a)(S))
			((b)(t2))
			((z)(t1))
		)
		(_use (_entity . NOR2)
		)
	)
	(_instantiation U2 0 20 (_component NOR2 )
		(_port
			((a)(R))
			((b)(t1))
			((z)(t2))
		)
		(_use (_entity . NOR2)
		)
	)
	(_object
		(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal t1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal t2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Struct 2 -1
	)
)
V 000056 55 1826          1412349769594 TB_ARCHITECTURE
(_unit VHDL (rslatch_tb 0 6 (tb_architecture 0 9 ))
	(_version vb4)
	(_time 1412349769595 2014.10.03 18:22:49)
	(_source (\./../src/Test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9a98c994c8cd9d8c989a8ec0c89c929fcc9d9e9c98)
	(_entity
		(_time 1412347975288)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RS_Latch_Param
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
				(_port (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 31 (_component RS_Latch_Param )
		(_port
			((S)(S))
			((R)(R))
			((Q)(Q))
			((nQ)(nQ))
		)
		(_use (_entity . RS_Latch_Param)
			(_port
				((R)(R))
				((S)(S))
				((Q)(Q))
				((nQ)(nQ))
			)
		)
	)
	(_object
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal nQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(line__47(_architecture 1 0 47 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000040 55 471 0 testbench_for_rslatch
(_configuration VHDL (testbench_for_rslatch 0 58 (rslatch_tb))
	(_version vb4)
	(_time 1412349769598 2014.10.03 18:22:49)
	(_source (\./../src/test.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9a98cf95cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . RS_Latch_Param struct
				(_port
					((R)(R))
					((S)(S))
					((Q)(Q))
					((nQ)(nQ))
				)
			)
		)
	)
)
