Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Apr  9 17:37:29 2022
| Host         : surya-Legion running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.421    -1300.225                   2812                 6121        0.042        0.000                      0                 6121        1.100        0.000                       0                  2960  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK_P                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 1.667}        3.333           300.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_P                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       -3.421    -1300.225                   2812                 6121        0.042        0.000                      0                 6121        1.267        0.000                       0                  2956  
  clkfbout_clk_wiz_0                                                                                                                                                    8.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_P
  To Clock:  CLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         2812  Failing Endpoints,  Worst Slack       -3.421ns,  Total Violation    -1300.225ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__dr_sbox_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@3.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.412ns (21.051%)  route 5.295ns (78.949%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 1.661 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.449    -2.208    M/clk_out1
    SLICE_X14Y137        FDRE                                         r  M/aes__counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y137        FDRE (Prop_fdre_C_Q)         0.308    -1.900 f  M/aes__counter_reg[3]/Q
                         net (fo=6, routed)           0.552    -1.349    M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_3_2
    SLICE_X17Y135        LUT4 (Prop_lut4_I2_O)        0.053    -1.296 f  M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_6/O
                         net (fo=1, routed)           0.459    -0.837    M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_6_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053    -0.784 r  M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_3/O
                         net (fo=165, routed)         0.802     0.019    M/aes__dr_sb/sb/invGF2420/aes__rg_state_reg[1]
    SLICE_X16Y140        LUT6 (Prop_lut6_I2_O)        0.053     0.072 r  M/aes__dr_sb/sb/invGF2420/mult2_i_26__0/O
                         net (fo=1, routed)           0.556     0.627    M/aes__dr_sb/sb/invGF2420/mult2_i_26__0_n_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I1_O)        0.053     0.680 r  M/aes__dr_sb/sb/invGF2420/mult2_i_12/O
                         net (fo=5, routed)           0.262     0.942    M/aes__dr_sb/sb/invGF2420/mult2_i_12_n_0
    SLICE_X19Y137        LUT3 (Prop_lut3_I2_O)        0.053     0.995 r  M/aes__dr_sb/sb/invGF2420/mult2_i_2/O
                         net (fo=18, routed)          0.560     1.556    M/aes__dr_sb/sb/invGF2420/mult2/x[2]
    SLICE_X19Y136        MUXF7 (Prop_muxf7_S_O)       0.193     1.749 r  M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.749    M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0_i_1_n_0
    SLICE_X19Y136        MUXF8 (Prop_muxf8_I0_O)      0.056     1.805 r  M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0/O
                         net (fo=1, routed)           0.452     2.257    M/aes__dr_sb/sb/invGF2420/out3[2]
    SLICE_X19Y138        LUT4 (Prop_lut4_I2_O)        0.153     2.410 r  M/aes__dr_sb/sb/invGF2420/inv240_i_2/O
                         net (fo=4, routed)           0.466     2.876    M/aes__dr_sb/sb/invGF2420/inv240/in[2]
    SLICE_X16Y139        LUT4 (Prop_lut4_I1_O)        0.053     2.929 r  M/aes__dr_sb/sb/invGF2420/inv240/out[1]_INST_0/O
                         net (fo=20, routed)          0.736     3.666    M/aes__dr_sb/sb/invGF2420/mult6/y[1]
    SLICE_X16Y138        LUT5 (Prop_lut5_I3_O)        0.053     3.719 r  M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.719    M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_5_n_0
    SLICE_X16Y138        MUXF7 (Prop_muxf7_I0_O)      0.121     3.840 r  M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.840    M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_2_n_0
    SLICE_X16Y138        MUXF8 (Prop_muxf8_I1_O)      0.054     3.894 r  M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0/O
                         net (fo=4, routed)           0.449     4.343    M/aes__dr_sb/sb/icobaff1/temp2[1]
    SLICE_X15Y139        LUT3 (Prop_lut3_I0_O)        0.156     4.499 r  M/aes__dr_sb/sb/icobaff1/aes__dr_sbox_out[5]_i_1/O
                         net (fo=1, routed)           0.000     4.499    M/aes__dr_sbox_out$D_IN[5]
    SLICE_X15Y139        FDRE                                         r  M/aes__dr_sbox_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AA3                                               0.000     3.333 r  CLK_P (IN)
                         net (fo=0)                   0.000     3.333    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921     4.255 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.404    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    -1.334 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     0.206    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.319 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.342     1.661    M/clk_out1
    SLICE_X15Y139        FDRE                                         r  M/aes__dr_sbox_out_reg[5]/C
                         clock pessimism             -0.555     1.106    
                         clock uncertainty           -0.063     1.043    
    SLICE_X15Y139        FDRE (Setup_fdre_C_D)        0.035     1.078    M/aes__dr_sbox_out_reg[5]
  -------------------------------------------------------------------
                         required time                          1.078    
                         arrival time                          -4.499    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.418ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__dr_sbox_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@3.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.412ns (21.061%)  route 5.292ns (78.939%))
  Logic Levels:           13  (LUT3=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 1.661 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.449    -2.208    M/clk_out1
    SLICE_X14Y137        FDRE                                         r  M/aes__counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y137        FDRE (Prop_fdre_C_Q)         0.308    -1.900 f  M/aes__counter_reg[3]/Q
                         net (fo=6, routed)           0.552    -1.349    M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_3_2
    SLICE_X17Y135        LUT4 (Prop_lut4_I2_O)        0.053    -1.296 f  M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_6/O
                         net (fo=1, routed)           0.459    -0.837    M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_6_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053    -0.784 r  M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_3/O
                         net (fo=165, routed)         0.802     0.019    M/aes__dr_sb/sb/invGF2420/aes__rg_state_reg[1]
    SLICE_X16Y140        LUT6 (Prop_lut6_I2_O)        0.053     0.072 r  M/aes__dr_sb/sb/invGF2420/mult2_i_26__0/O
                         net (fo=1, routed)           0.556     0.627    M/aes__dr_sb/sb/invGF2420/mult2_i_26__0_n_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I1_O)        0.053     0.680 r  M/aes__dr_sb/sb/invGF2420/mult2_i_12/O
                         net (fo=5, routed)           0.262     0.942    M/aes__dr_sb/sb/invGF2420/mult2_i_12_n_0
    SLICE_X19Y137        LUT3 (Prop_lut3_I2_O)        0.053     0.995 r  M/aes__dr_sb/sb/invGF2420/mult2_i_2/O
                         net (fo=18, routed)          0.560     1.556    M/aes__dr_sb/sb/invGF2420/mult2/x[2]
    SLICE_X19Y136        MUXF7 (Prop_muxf7_S_O)       0.193     1.749 r  M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.749    M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0_i_1_n_0
    SLICE_X19Y136        MUXF8 (Prop_muxf8_I0_O)      0.056     1.805 r  M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0/O
                         net (fo=1, routed)           0.452     2.257    M/aes__dr_sb/sb/invGF2420/out3[2]
    SLICE_X19Y138        LUT4 (Prop_lut4_I2_O)        0.153     2.410 r  M/aes__dr_sb/sb/invGF2420/inv240_i_2/O
                         net (fo=4, routed)           0.466     2.876    M/aes__dr_sb/sb/invGF2420/inv240/in[2]
    SLICE_X16Y139        LUT4 (Prop_lut4_I1_O)        0.053     2.929 r  M/aes__dr_sb/sb/invGF2420/inv240/out[1]_INST_0/O
                         net (fo=20, routed)          0.736     3.666    M/aes__dr_sb/sb/invGF2420/mult6/y[1]
    SLICE_X16Y138        LUT5 (Prop_lut5_I3_O)        0.053     3.719 r  M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.719    M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_5_n_0
    SLICE_X16Y138        MUXF7 (Prop_muxf7_I0_O)      0.121     3.840 r  M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.840    M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_2_n_0
    SLICE_X16Y138        MUXF8 (Prop_muxf8_I1_O)      0.054     3.894 r  M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0/O
                         net (fo=4, routed)           0.446     4.340    M/aes__dr_sb/sb/icobaff1/temp2[1]
    SLICE_X15Y139        LUT6 (Prop_lut6_I4_O)        0.156     4.496 r  M/aes__dr_sb/sb/icobaff1/aes__dr_sbox_out[4]_i_1/O
                         net (fo=1, routed)           0.000     4.496    M/aes__dr_sbox_out$D_IN[4]
    SLICE_X15Y139        FDRE                                         r  M/aes__dr_sbox_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AA3                                               0.000     3.333 r  CLK_P (IN)
                         net (fo=0)                   0.000     3.333    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921     4.255 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.404    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    -1.334 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     0.206    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.319 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.342     1.661    M/clk_out1
    SLICE_X15Y139        FDRE                                         r  M/aes__dr_sbox_out_reg[4]/C
                         clock pessimism             -0.555     1.106    
                         clock uncertainty           -0.063     1.043    
    SLICE_X15Y139        FDRE (Setup_fdre_C_D)        0.035     1.078    M/aes__dr_sbox_out_reg[4]
  -------------------------------------------------------------------
                         required time                          1.078    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 -3.418    

Slack (VIOLATED) :        -3.407ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__dr_sbox_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@3.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 1.426ns (21.216%)  route 5.295ns (78.784%))
  Logic Levels:           13  (LUT3=1 LUT4=4 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 1.661 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.449    -2.208    M/clk_out1
    SLICE_X14Y137        FDRE                                         r  M/aes__counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y137        FDRE (Prop_fdre_C_Q)         0.308    -1.900 f  M/aes__counter_reg[3]/Q
                         net (fo=6, routed)           0.552    -1.349    M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_3_2
    SLICE_X17Y135        LUT4 (Prop_lut4_I2_O)        0.053    -1.296 f  M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_6/O
                         net (fo=1, routed)           0.459    -0.837    M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_6_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053    -0.784 r  M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_3/O
                         net (fo=165, routed)         0.802     0.019    M/aes__dr_sb/sb/invGF2420/aes__rg_state_reg[1]
    SLICE_X16Y140        LUT6 (Prop_lut6_I2_O)        0.053     0.072 r  M/aes__dr_sb/sb/invGF2420/mult2_i_26__0/O
                         net (fo=1, routed)           0.556     0.627    M/aes__dr_sb/sb/invGF2420/mult2_i_26__0_n_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I1_O)        0.053     0.680 r  M/aes__dr_sb/sb/invGF2420/mult2_i_12/O
                         net (fo=5, routed)           0.262     0.942    M/aes__dr_sb/sb/invGF2420/mult2_i_12_n_0
    SLICE_X19Y137        LUT3 (Prop_lut3_I2_O)        0.053     0.995 r  M/aes__dr_sb/sb/invGF2420/mult2_i_2/O
                         net (fo=18, routed)          0.560     1.556    M/aes__dr_sb/sb/invGF2420/mult2/x[2]
    SLICE_X19Y136        MUXF7 (Prop_muxf7_S_O)       0.193     1.749 r  M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.749    M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0_i_1_n_0
    SLICE_X19Y136        MUXF8 (Prop_muxf8_I0_O)      0.056     1.805 r  M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0/O
                         net (fo=1, routed)           0.452     2.257    M/aes__dr_sb/sb/invGF2420/out3[2]
    SLICE_X19Y138        LUT4 (Prop_lut4_I2_O)        0.153     2.410 r  M/aes__dr_sb/sb/invGF2420/inv240_i_2/O
                         net (fo=4, routed)           0.466     2.876    M/aes__dr_sb/sb/invGF2420/inv240/in[2]
    SLICE_X16Y139        LUT4 (Prop_lut4_I1_O)        0.053     2.929 r  M/aes__dr_sb/sb/invGF2420/inv240/out[1]_INST_0/O
                         net (fo=20, routed)          0.736     3.666    M/aes__dr_sb/sb/invGF2420/mult6/y[1]
    SLICE_X16Y138        LUT5 (Prop_lut5_I3_O)        0.053     3.719 r  M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.719    M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_5_n_0
    SLICE_X16Y138        MUXF7 (Prop_muxf7_I0_O)      0.121     3.840 r  M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.840    M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0_i_2_n_0
    SLICE_X16Y138        MUXF8 (Prop_muxf8_I1_O)      0.054     3.894 r  M/aes__dr_sb/sb/invGF2420/mult6/out[2]_INST_0/O
                         net (fo=4, routed)           0.449     4.343    M/aes__dr_sb/sb/icobaff1/temp2[1]
    SLICE_X15Y139        LUT4 (Prop_lut4_I2_O)        0.170     4.513 r  M/aes__dr_sb/sb/icobaff1/aes__dr_sbox_out[7]_i_2/O
                         net (fo=1, routed)           0.000     4.513    M/aes__dr_sbox_out$D_IN[7]
    SLICE_X15Y139        FDRE                                         r  M/aes__dr_sbox_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AA3                                               0.000     3.333 r  CLK_P (IN)
                         net (fo=0)                   0.000     3.333    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921     4.255 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.404    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    -1.334 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     0.206    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.319 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.342     1.661    M/clk_out1
    SLICE_X15Y139        FDRE                                         r  M/aes__dr_sbox_out_reg[7]/C
                         clock pessimism             -0.555     1.106    
                         clock uncertainty           -0.063     1.043    
    SLICE_X15Y139        FDRE (Setup_fdre_C_D)        0.063     1.106    M/aes__dr_sbox_out_reg[7]
  -------------------------------------------------------------------
                         required time                          1.106    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                 -3.407    

Slack (VIOLATED) :        -3.394ns  (required time - arrival time)
  Source:                 M/aes__dr_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__dr_i_sbox_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@3.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.161ns (17.169%)  route 5.601ns (82.831%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 1.720 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.448    -2.209    M/clk_out1
    SLICE_X13Y135        FDRE                                         r  M/aes__dr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.269    -1.940 r  M/aes__dr_counter_reg[1]/Q
                         net (fo=77, routed)          0.982    -0.958    M/aes__dr_isb/isb/invGF2420/Q[1]
    SLICE_X8Y132         LUT6 (Prop_lut6_I2_O)        0.053    -0.905 r  M/aes__dr_isb/isb/invGF2420/mult2_i_71/O
                         net (fo=1, routed)           0.342    -0.564    M/aes__dr_isb/isb/invGF2420/mult2_i_71_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I5_O)        0.053    -0.511 r  M/aes__dr_isb/isb/invGF2420/mult2_i_47/O
                         net (fo=1, routed)           0.138    -0.373    M/aes__dr_isb/isb/invGF2420/mult2_i_47_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I0_O)        0.053    -0.320 r  M/aes__dr_isb/isb/invGF2420/mult2_i_24/O
                         net (fo=1, routed)           0.625     0.305    M/aes__dr_isb/isb/invGF2420/mult2_i_24_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I5_O)        0.053     0.358 r  M/aes__dr_isb/isb/invGF2420/mult2_i_11__1/O
                         net (fo=7, routed)           0.461     0.819    M/aes__dr_isb/isb/invGF2420/aes__dr_isb$getbyte_in[2]
    SLICE_X9Y138         LUT3 (Prop_lut3_I0_O)        0.053     0.872 r  M/aes__dr_isb/isb/invGF2420/mult2_i_4__0/O
                         net (fo=30, routed)          0.891     1.763    M/aes__dr_isb/isb/invGF2420/mult2/x[0]
    SLICE_X9Y141         LUT6 (Prop_lut6_I3_O)        0.053     1.816 r  M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.127     1.943    M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0_i_1_n_0
    SLICE_X9Y141         LUT3 (Prop_lut3_I2_O)        0.053     1.996 r  M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0/O
                         net (fo=1, routed)           0.335     2.331    M/aes__dr_isb/isb/invGF2420/out3[3]
    SLICE_X9Y141         LUT4 (Prop_lut4_I1_O)        0.053     2.384 r  M/aes__dr_isb/isb/invGF2420/inv240_i_1__0/O
                         net (fo=4, routed)           0.464     2.848    M/aes__dr_isb/isb/invGF2420/inv240/in[3]
    SLICE_X5Y141         LUT4 (Prop_lut4_I2_O)        0.053     2.901 r  M/aes__dr_isb/isb/invGF2420/inv240/out[0]_INST_0/O
                         net (fo=16, routed)          0.601     3.502    M/aes__dr_isb/isb/invGF2420/mult6/y[0]
    SLICE_X6Y139         LUT6 (Prop_lut6_I2_O)        0.053     3.555 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.555    M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_4_n_0
    SLICE_X6Y139         MUXF7 (Prop_muxf7_I1_O)      0.140     3.695 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.695    M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_1_n_0
    SLICE_X6Y139         MUXF8 (Prop_muxf8_I0_O)      0.057     3.752 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0/O
                         net (fo=4, routed)           0.636     4.388    M/aes__dr_isb/isb/icob1/temp2[2]
    SLICE_X7Y140         LUT5 (Prop_lut5_I1_O)        0.165     4.553 r  M/aes__dr_isb/isb/icob1/aes__dr_i_sbox_out[3]_i_1/O
                         net (fo=1, routed)           0.000     4.553    M/aes__dr_i_sbox_out$D_IN[3]
    SLICE_X7Y140         FDSE                                         r  M/aes__dr_i_sbox_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AA3                                               0.000     3.333 r  CLK_P (IN)
                         net (fo=0)                   0.000     3.333    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921     4.255 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.404    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    -1.334 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     0.206    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.319 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.401     1.720    M/clk_out1
    SLICE_X7Y140         FDSE                                         r  M/aes__dr_i_sbox_out_reg[3]/C
                         clock pessimism             -0.561     1.159    
                         clock uncertainty           -0.063     1.096    
    SLICE_X7Y140         FDSE (Setup_fdse_C_D)        0.063     1.159    M/aes__dr_i_sbox_out_reg[3]
  -------------------------------------------------------------------
                         required time                          1.159    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                 -3.394    

Slack (VIOLATED) :        -3.357ns  (required time - arrival time)
  Source:                 M/aes__dr_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__dr_i_sbox_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@3.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 1.152ns (17.200%)  route 5.546ns (82.800%))
  Logic Levels:           13  (LUT3=2 LUT4=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 1.720 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.448    -2.209    M/clk_out1
    SLICE_X13Y135        FDRE                                         r  M/aes__dr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.269    -1.940 r  M/aes__dr_counter_reg[1]/Q
                         net (fo=77, routed)          0.982    -0.958    M/aes__dr_isb/isb/invGF2420/Q[1]
    SLICE_X8Y132         LUT6 (Prop_lut6_I2_O)        0.053    -0.905 r  M/aes__dr_isb/isb/invGF2420/mult2_i_71/O
                         net (fo=1, routed)           0.342    -0.564    M/aes__dr_isb/isb/invGF2420/mult2_i_71_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I5_O)        0.053    -0.511 r  M/aes__dr_isb/isb/invGF2420/mult2_i_47/O
                         net (fo=1, routed)           0.138    -0.373    M/aes__dr_isb/isb/invGF2420/mult2_i_47_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I0_O)        0.053    -0.320 r  M/aes__dr_isb/isb/invGF2420/mult2_i_24/O
                         net (fo=1, routed)           0.625     0.305    M/aes__dr_isb/isb/invGF2420/mult2_i_24_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I5_O)        0.053     0.358 r  M/aes__dr_isb/isb/invGF2420/mult2_i_11__1/O
                         net (fo=7, routed)           0.461     0.819    M/aes__dr_isb/isb/invGF2420/aes__dr_isb$getbyte_in[2]
    SLICE_X9Y138         LUT3 (Prop_lut3_I0_O)        0.053     0.872 r  M/aes__dr_isb/isb/invGF2420/mult2_i_4__0/O
                         net (fo=30, routed)          0.891     1.763    M/aes__dr_isb/isb/invGF2420/mult2/x[0]
    SLICE_X9Y141         LUT6 (Prop_lut6_I3_O)        0.053     1.816 r  M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.127     1.943    M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0_i_1_n_0
    SLICE_X9Y141         LUT3 (Prop_lut3_I2_O)        0.053     1.996 r  M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0/O
                         net (fo=1, routed)           0.335     2.331    M/aes__dr_isb/isb/invGF2420/out3[3]
    SLICE_X9Y141         LUT4 (Prop_lut4_I1_O)        0.053     2.384 r  M/aes__dr_isb/isb/invGF2420/inv240_i_1__0/O
                         net (fo=4, routed)           0.464     2.848    M/aes__dr_isb/isb/invGF2420/inv240/in[3]
    SLICE_X5Y141         LUT4 (Prop_lut4_I2_O)        0.053     2.901 r  M/aes__dr_isb/isb/invGF2420/inv240/out[0]_INST_0/O
                         net (fo=16, routed)          0.601     3.502    M/aes__dr_isb/isb/invGF2420/mult6/y[0]
    SLICE_X6Y139         LUT6 (Prop_lut6_I2_O)        0.053     3.555 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.555    M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_4_n_0
    SLICE_X6Y139         MUXF7 (Prop_muxf7_I1_O)      0.140     3.695 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.695    M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_1_n_0
    SLICE_X6Y139         MUXF8 (Prop_muxf8_I0_O)      0.057     3.752 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0/O
                         net (fo=4, routed)           0.580     4.332    M/aes__dr_isb/isb/icob1/temp2[2]
    SLICE_X7Y140         LUT4 (Prop_lut4_I3_O)        0.156     4.488 r  M/aes__dr_isb/isb/icob1/aes__dr_i_sbox_out[6]_i_1/O
                         net (fo=1, routed)           0.000     4.488    M/aes__dr_i_sbox_out$D_IN[6]
    SLICE_X7Y140         FDRE                                         r  M/aes__dr_i_sbox_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AA3                                               0.000     3.333 r  CLK_P (IN)
                         net (fo=0)                   0.000     3.333    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921     4.255 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.404    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    -1.334 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     0.206    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.319 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.401     1.720    M/clk_out1
    SLICE_X7Y140         FDRE                                         r  M/aes__dr_i_sbox_out_reg[6]/C
                         clock pessimism             -0.561     1.159    
                         clock uncertainty           -0.063     1.096    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)        0.035     1.131    M/aes__dr_i_sbox_out_reg[6]
  -------------------------------------------------------------------
                         required time                          1.131    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                 -3.357    

Slack (VIOLATED) :        -3.334ns  (required time - arrival time)
  Source:                 M/aes__counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__dr_sbox_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@3.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.430ns (21.604%)  route 5.189ns (78.396%))
  Logic Levels:           13  (LUT3=1 LUT4=4 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns = ( 1.660 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.449    -2.208    M/clk_out1
    SLICE_X14Y137        FDRE                                         r  M/aes__counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y137        FDRE (Prop_fdre_C_Q)         0.308    -1.900 f  M/aes__counter_reg[3]/Q
                         net (fo=6, routed)           0.552    -1.349    M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_3_2
    SLICE_X17Y135        LUT4 (Prop_lut4_I2_O)        0.053    -1.296 f  M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_6/O
                         net (fo=1, routed)           0.459    -0.837    M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_6_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053    -0.784 r  M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_3/O
                         net (fo=165, routed)         0.802     0.019    M/aes__dr_sb/sb/invGF2420/aes__rg_state_reg[1]
    SLICE_X16Y140        LUT6 (Prop_lut6_I2_O)        0.053     0.072 r  M/aes__dr_sb/sb/invGF2420/mult2_i_26__0/O
                         net (fo=1, routed)           0.556     0.627    M/aes__dr_sb/sb/invGF2420/mult2_i_26__0_n_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I1_O)        0.053     0.680 r  M/aes__dr_sb/sb/invGF2420/mult2_i_12/O
                         net (fo=5, routed)           0.262     0.942    M/aes__dr_sb/sb/invGF2420/mult2_i_12_n_0
    SLICE_X19Y137        LUT3 (Prop_lut3_I2_O)        0.053     0.995 r  M/aes__dr_sb/sb/invGF2420/mult2_i_2/O
                         net (fo=18, routed)          0.560     1.556    M/aes__dr_sb/sb/invGF2420/mult2/x[2]
    SLICE_X19Y136        MUXF7 (Prop_muxf7_S_O)       0.193     1.749 r  M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.749    M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0_i_1_n_0
    SLICE_X19Y136        MUXF8 (Prop_muxf8_I0_O)      0.056     1.805 r  M/aes__dr_sb/sb/invGF2420/mult2/out[2]_INST_0/O
                         net (fo=1, routed)           0.452     2.257    M/aes__dr_sb/sb/invGF2420/out3[2]
    SLICE_X19Y138        LUT4 (Prop_lut4_I2_O)        0.153     2.410 r  M/aes__dr_sb/sb/invGF2420/inv240_i_2/O
                         net (fo=4, routed)           0.466     2.876    M/aes__dr_sb/sb/invGF2420/inv240/in[2]
    SLICE_X16Y139        LUT4 (Prop_lut4_I1_O)        0.053     2.929 r  M/aes__dr_sb/sb/invGF2420/inv240/out[1]_INST_0/O
                         net (fo=20, routed)          0.625     3.554    M/aes__dr_sb/sb/invGF2420/mult4/y[1]
    SLICE_X12Y139        LUT5 (Prop_lut5_I1_O)        0.053     3.607 r  M/aes__dr_sb/sb/invGF2420/mult4/out[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.607    M/aes__dr_sb/sb/invGF2420/mult4/out[1]_INST_0_i_3_n_0
    SLICE_X12Y139        MUXF7 (Prop_muxf7_I0_O)      0.136     3.743 r  M/aes__dr_sb/sb/invGF2420/mult4/out[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.743    M/aes__dr_sb/sb/invGF2420/mult4/out[1]_INST_0_i_1_n_0
    SLICE_X12Y139        MUXF8 (Prop_muxf8_I0_O)      0.057     3.800 r  M/aes__dr_sb/sb/invGF2420/mult4/out[1]_INST_0/O
                         net (fo=1, routed)           0.454     4.255    M/aes__dr_sb/sb/icobaff1/temp2[4]
    SLICE_X15Y138        LUT4 (Prop_lut4_I1_O)        0.156     4.411 r  M/aes__dr_sb/sb/icobaff1/aes__dr_sbox_out[0]_i_1/O
                         net (fo=1, routed)           0.000     4.411    M/aes__dr_sbox_out$D_IN[0]
    SLICE_X15Y138        FDRE                                         r  M/aes__dr_sbox_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AA3                                               0.000     3.333 r  CLK_P (IN)
                         net (fo=0)                   0.000     3.333    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921     4.255 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.404    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    -1.334 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     0.206    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.319 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.341     1.660    M/clk_out1
    SLICE_X15Y138        FDRE                                         r  M/aes__dr_sbox_out_reg[0]/C
                         clock pessimism             -0.555     1.105    
                         clock uncertainty           -0.063     1.042    
    SLICE_X15Y138        FDRE (Setup_fdre_C_D)        0.035     1.077    M/aes__dr_sbox_out_reg[0]
  -------------------------------------------------------------------
                         required time                          1.077    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                 -3.334    

Slack (VIOLATED) :        -3.334ns  (required time - arrival time)
  Source:                 M/aes__dr_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__dr_i_sbox_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@3.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 1.152ns (17.316%)  route 5.501ns (82.684%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 1.661 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.448    -2.209    M/clk_out1
    SLICE_X13Y135        FDRE                                         r  M/aes__dr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.269    -1.940 r  M/aes__dr_counter_reg[1]/Q
                         net (fo=77, routed)          0.982    -0.958    M/aes__dr_isb/isb/invGF2420/Q[1]
    SLICE_X8Y132         LUT6 (Prop_lut6_I2_O)        0.053    -0.905 r  M/aes__dr_isb/isb/invGF2420/mult2_i_71/O
                         net (fo=1, routed)           0.342    -0.564    M/aes__dr_isb/isb/invGF2420/mult2_i_71_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I5_O)        0.053    -0.511 r  M/aes__dr_isb/isb/invGF2420/mult2_i_47/O
                         net (fo=1, routed)           0.138    -0.373    M/aes__dr_isb/isb/invGF2420/mult2_i_47_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I0_O)        0.053    -0.320 r  M/aes__dr_isb/isb/invGF2420/mult2_i_24/O
                         net (fo=1, routed)           0.625     0.305    M/aes__dr_isb/isb/invGF2420/mult2_i_24_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I5_O)        0.053     0.358 r  M/aes__dr_isb/isb/invGF2420/mult2_i_11__1/O
                         net (fo=7, routed)           0.461     0.819    M/aes__dr_isb/isb/invGF2420/aes__dr_isb$getbyte_in[2]
    SLICE_X9Y138         LUT3 (Prop_lut3_I0_O)        0.053     0.872 r  M/aes__dr_isb/isb/invGF2420/mult2_i_4__0/O
                         net (fo=30, routed)          0.891     1.763    M/aes__dr_isb/isb/invGF2420/mult2/x[0]
    SLICE_X9Y141         LUT6 (Prop_lut6_I3_O)        0.053     1.816 r  M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.127     1.943    M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0_i_1_n_0
    SLICE_X9Y141         LUT3 (Prop_lut3_I2_O)        0.053     1.996 r  M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0/O
                         net (fo=1, routed)           0.335     2.331    M/aes__dr_isb/isb/invGF2420/out3[3]
    SLICE_X9Y141         LUT4 (Prop_lut4_I1_O)        0.053     2.384 r  M/aes__dr_isb/isb/invGF2420/inv240_i_1__0/O
                         net (fo=4, routed)           0.464     2.848    M/aes__dr_isb/isb/invGF2420/inv240/in[3]
    SLICE_X5Y141         LUT4 (Prop_lut4_I2_O)        0.053     2.901 r  M/aes__dr_isb/isb/invGF2420/inv240/out[0]_INST_0/O
                         net (fo=16, routed)          0.601     3.502    M/aes__dr_isb/isb/invGF2420/mult6/y[0]
    SLICE_X6Y139         LUT6 (Prop_lut6_I2_O)        0.053     3.555 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.555    M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_4_n_0
    SLICE_X6Y139         MUXF7 (Prop_muxf7_I1_O)      0.140     3.695 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.695    M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_1_n_0
    SLICE_X6Y139         MUXF8 (Prop_muxf8_I0_O)      0.057     3.752 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0/O
                         net (fo=4, routed)           0.535     4.287    M/aes__dr_isb/isb/icob1/temp2[2]
    SLICE_X8Y139         LUT5 (Prop_lut5_I1_O)        0.156     4.443 r  M/aes__dr_isb/isb/icob1/aes__dr_i_sbox_out[2]_i_1/O
                         net (fo=1, routed)           0.000     4.443    M/aes__dr_i_sbox_out$D_IN[2]
    SLICE_X8Y139         FDRE                                         r  M/aes__dr_i_sbox_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AA3                                               0.000     3.333 r  CLK_P (IN)
                         net (fo=0)                   0.000     3.333    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921     4.255 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.404    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    -1.334 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     0.206    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.319 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.342     1.661    M/clk_out1
    SLICE_X8Y139         FDRE                                         r  M/aes__dr_i_sbox_out_reg[2]/C
                         clock pessimism             -0.561     1.100    
                         clock uncertainty           -0.063     1.037    
    SLICE_X8Y139         FDRE (Setup_fdre_C_D)        0.073     1.110    M/aes__dr_i_sbox_out_reg[2]
  -------------------------------------------------------------------
                         required time                          1.110    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                 -3.334    

Slack (VIOLATED) :        -3.318ns  (required time - arrival time)
  Source:                 M/aes__dr_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__dr_sbox_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@3.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 1.278ns (19.259%)  route 5.358ns (80.741%))
  Logic Levels:           13  (LUT2=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 1.661 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.445    -2.212    M/clk_out1
    SLICE_X12Y133        FDRE                                         r  M/aes__dr_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y133        FDRE (Prop_fdre_C_Q)         0.282    -1.930 r  M/aes__dr_counter_reg[4]/Q
                         net (fo=9, routed)           0.394    -1.537    M/aes__dr_sb/sb/invGF2420/aes__dr_col3_reg[7][3]
    SLICE_X13Y134        LUT4 (Prop_lut4_I3_O)        0.156    -1.381 f  M/aes__dr_sb/sb/invGF2420/aes__dr_col3[7]_i_3/O
                         net (fo=25, routed)          0.647    -0.734    M/aes__dr_sb/sb/invGF2420/aes__dr_counter_reg[7]
    SLICE_X12Y136        LUT6 (Prop_lut6_I1_O)        0.053    -0.681 f  M/aes__dr_sb/sb/invGF2420/lfsr_1_r[15]_i_5/O
                         net (fo=18, routed)          0.515    -0.166    M/aes__dr_sb/sb/invGF2420/aes__dr_counter_reg[3]
    SLICE_X17Y135        LUT6 (Prop_lut6_I0_O)        0.053    -0.113 r  M/aes__dr_sb/sb/invGF2420/mult2_i_33/O
                         net (fo=1, routed)           0.530     0.417    M/aes__dr_sb/sb/invGF2420/mult2_i_33_n_0
    SLICE_X17Y136        LUT6 (Prop_lut6_I3_O)        0.053     0.470 r  M/aes__dr_sb/sb/invGF2420/mult2_i_13/O
                         net (fo=5, routed)           0.454     0.924    M/aes__dr_sb/sb/invGF2420/mult2_i_13_n_0
    SLICE_X18Y136        LUT6 (Prop_lut6_I3_O)        0.053     0.977 r  M/aes__dr_sb/sb/invGF2420/mult2_i_8_comp/O
                         net (fo=8, routed)           0.709     1.686    M/aes__dr_sb/sb/invGF2420/mult2/y[0]
    SLICE_X18Y138        LUT6 (Prop_lut6_I3_O)        0.053     1.739 r  M/aes__dr_sb/sb/invGF2420/mult2/out[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.739    M/aes__dr_sb/sb/invGF2420/mult2/out[1]_INST_0_i_4_n_0
    SLICE_X18Y138        MUXF7 (Prop_muxf7_I1_O)      0.140     1.879 r  M/aes__dr_sb/sb/invGF2420/mult2/out[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.879    M/aes__dr_sb/sb/invGF2420/mult2/out[1]_INST_0_i_1_n_0
    SLICE_X18Y138        MUXF8 (Prop_muxf8_I0_O)      0.057     1.936 r  M/aes__dr_sb/sb/invGF2420/mult2/out[1]_INST_0/O
                         net (fo=1, routed)           0.279     2.215    M/aes__dr_sb/sb/invGF2420/out3[1]
    SLICE_X18Y139        LUT5 (Prop_lut5_I3_O)        0.156     2.371 r  M/aes__dr_sb/sb/invGF2420/inv240_i_3__0/O
                         net (fo=4, routed)           0.475     2.846    M/aes__dr_sb/sb/invGF2420/inv240/in[1]
    SLICE_X17Y139        LUT4 (Prop_lut4_I0_O)        0.053     2.899 r  M/aes__dr_sb/sb/invGF2420/inv240/out[2]_INST_0/O
                         net (fo=16, routed)          0.425     3.324    M/aes__dr_sb/sb/invGF2420/mult4/y[2]
    SLICE_X14Y138        LUT4 (Prop_lut4_I3_O)        0.053     3.377 r  M/aes__dr_sb/sb/invGF2420/mult4/out[3]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.343     3.720    M/aes__dr_sb/sb/invGF2420/mult4/out[3]_INST_0_i_1_n_0
    SLICE_X15Y138        LUT6 (Prop_lut6_I4_O)        0.053     3.773 r  M/aes__dr_sb/sb/invGF2420/mult4/out[3]_INST_0_comp/O
                         net (fo=6, routed)           0.588     4.361    M/aes__dr_sb/sb/icobaff1/temp2[6]
    SLICE_X15Y139        LUT2 (Prop_lut2_I0_O)        0.063     4.424 r  M/aes__dr_sb/sb/icobaff1/aes__dr_sbox_out[6]_i_1/O
                         net (fo=1, routed)           0.000     4.424    M/aes__dr_sbox_out$D_IN[6]
    SLICE_X15Y139        FDRE                                         r  M/aes__dr_sbox_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AA3                                               0.000     3.333 r  CLK_P (IN)
                         net (fo=0)                   0.000     3.333    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921     4.255 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.404    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    -1.334 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     0.206    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.319 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.342     1.661    M/clk_out1
    SLICE_X15Y139        FDRE                                         r  M/aes__dr_sbox_out_reg[6]/C
                         clock pessimism             -0.555     1.106    
                         clock uncertainty           -0.063     1.043    
    SLICE_X15Y139        FDRE (Setup_fdre_C_D)        0.063     1.106    M/aes__dr_sbox_out_reg[6]
  -------------------------------------------------------------------
                         required time                          1.106    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                 -3.318    

Slack (VIOLATED) :        -3.310ns  (required time - arrival time)
  Source:                 M/aes__dr_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__dr_i_sbox_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@3.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 1.152ns (17.379%)  route 5.477ns (82.621%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 1.661 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.448    -2.209    M/clk_out1
    SLICE_X13Y135        FDRE                                         r  M/aes__dr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.269    -1.940 r  M/aes__dr_counter_reg[1]/Q
                         net (fo=77, routed)          0.982    -0.958    M/aes__dr_isb/isb/invGF2420/Q[1]
    SLICE_X8Y132         LUT6 (Prop_lut6_I2_O)        0.053    -0.905 r  M/aes__dr_isb/isb/invGF2420/mult2_i_71/O
                         net (fo=1, routed)           0.342    -0.564    M/aes__dr_isb/isb/invGF2420/mult2_i_71_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I5_O)        0.053    -0.511 r  M/aes__dr_isb/isb/invGF2420/mult2_i_47/O
                         net (fo=1, routed)           0.138    -0.373    M/aes__dr_isb/isb/invGF2420/mult2_i_47_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I0_O)        0.053    -0.320 r  M/aes__dr_isb/isb/invGF2420/mult2_i_24/O
                         net (fo=1, routed)           0.625     0.305    M/aes__dr_isb/isb/invGF2420/mult2_i_24_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I5_O)        0.053     0.358 r  M/aes__dr_isb/isb/invGF2420/mult2_i_11__1/O
                         net (fo=7, routed)           0.461     0.819    M/aes__dr_isb/isb/invGF2420/aes__dr_isb$getbyte_in[2]
    SLICE_X9Y138         LUT3 (Prop_lut3_I0_O)        0.053     0.872 r  M/aes__dr_isb/isb/invGF2420/mult2_i_4__0/O
                         net (fo=30, routed)          0.891     1.763    M/aes__dr_isb/isb/invGF2420/mult2/x[0]
    SLICE_X9Y141         LUT6 (Prop_lut6_I3_O)        0.053     1.816 r  M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.127     1.943    M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0_i_1_n_0
    SLICE_X9Y141         LUT3 (Prop_lut3_I2_O)        0.053     1.996 r  M/aes__dr_isb/isb/invGF2420/mult2/out[3]_INST_0/O
                         net (fo=1, routed)           0.335     2.331    M/aes__dr_isb/isb/invGF2420/out3[3]
    SLICE_X9Y141         LUT4 (Prop_lut4_I1_O)        0.053     2.384 r  M/aes__dr_isb/isb/invGF2420/inv240_i_1__0/O
                         net (fo=4, routed)           0.464     2.848    M/aes__dr_isb/isb/invGF2420/inv240/in[3]
    SLICE_X5Y141         LUT4 (Prop_lut4_I2_O)        0.053     2.901 r  M/aes__dr_isb/isb/invGF2420/inv240/out[0]_INST_0/O
                         net (fo=16, routed)          0.601     3.502    M/aes__dr_isb/isb/invGF2420/mult6/y[0]
    SLICE_X6Y139         LUT6 (Prop_lut6_I2_O)        0.053     3.555 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.555    M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_4_n_0
    SLICE_X6Y139         MUXF7 (Prop_muxf7_I1_O)      0.140     3.695 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.695    M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0_i_1_n_0
    SLICE_X6Y139         MUXF8 (Prop_muxf8_I0_O)      0.057     3.752 r  M/aes__dr_isb/isb/invGF2420/mult6/out[2]_INST_0/O
                         net (fo=4, routed)           0.511     4.263    M/aes__dr_isb/isb/invGF2420/temp2[2]
    SLICE_X8Y140         LUT2 (Prop_lut2_I1_O)        0.156     4.419 r  M/aes__dr_isb/isb/invGF2420/aes__dr_i_sbox_out[4]_i_1/O
                         net (fo=1, routed)           0.000     4.419    M/aes__dr_i_sbox_out$D_IN[4]
    SLICE_X8Y140         FDRE                                         r  M/aes__dr_i_sbox_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AA3                                               0.000     3.333 r  CLK_P (IN)
                         net (fo=0)                   0.000     3.333    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921     4.255 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.404    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    -1.334 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     0.206    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.319 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.342     1.661    M/clk_out1
    SLICE_X8Y140         FDRE                                         r  M/aes__dr_i_sbox_out_reg[4]/C
                         clock pessimism             -0.561     1.100    
                         clock uncertainty           -0.063     1.037    
    SLICE_X8Y140         FDRE (Setup_fdre_C_D)        0.073     1.110    M/aes__dr_i_sbox_out_reg[4]
  -------------------------------------------------------------------
                         required time                          1.110    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 -3.310    

Slack (VIOLATED) :        -3.251ns  (required time - arrival time)
  Source:                 M/aes__dr_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__dr_i_sbox_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@3.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.183ns (17.844%)  route 5.447ns (82.156%))
  Logic Levels:           14  (LUT3=1 LUT4=3 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 1.721 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.040     1.040 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.270    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.669    -5.399 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -3.777    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.657 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.448    -2.209    M/clk_out1
    SLICE_X13Y135        FDRE                                         r  M/aes__dr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.269    -1.940 r  M/aes__dr_counter_reg[1]/Q
                         net (fo=77, routed)          0.982    -0.958    M/aes__dr_isb/isb/invGF2420/Q[1]
    SLICE_X8Y132         LUT6 (Prop_lut6_I2_O)        0.053    -0.905 r  M/aes__dr_isb/isb/invGF2420/mult2_i_71/O
                         net (fo=1, routed)           0.342    -0.564    M/aes__dr_isb/isb/invGF2420/mult2_i_71_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I5_O)        0.053    -0.511 r  M/aes__dr_isb/isb/invGF2420/mult2_i_47/O
                         net (fo=1, routed)           0.138    -0.373    M/aes__dr_isb/isb/invGF2420/mult2_i_47_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I0_O)        0.053    -0.320 r  M/aes__dr_isb/isb/invGF2420/mult2_i_24/O
                         net (fo=1, routed)           0.625     0.305    M/aes__dr_isb/isb/invGF2420/mult2_i_24_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I5_O)        0.053     0.358 r  M/aes__dr_isb/isb/invGF2420/mult2_i_11__1/O
                         net (fo=7, routed)           0.656     1.014    M/aes__dr_isb/isb/invGF2420/aes__dr_isb$getbyte_in[2]
    SLICE_X8Y139         LUT4 (Prop_lut4_I2_O)        0.053     1.067 r  M/aes__dr_isb/isb/invGF2420/mult2_i_1__1/O
                         net (fo=12, routed)          0.585     1.652    M/aes__dr_isb/isb/invGF2420/mult2/x[3]
    SLICE_X5Y139         LUT4 (Prop_lut4_I2_O)        0.053     1.705 r  M/aes__dr_isb/isb/invGF2420/mult2/out[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.131     1.837    M/aes__dr_isb/isb/invGF2420/mult2/out[0]_INST_0_i_1_n_0
    SLICE_X5Y139         LUT5 (Prop_lut5_I4_O)        0.053     1.890 r  M/aes__dr_isb/isb/invGF2420/mult2/out[0]_INST_0/O
                         net (fo=1, routed)           0.194     2.083    M/aes__dr_isb/isb/invGF2420/out3[0]
    SLICE_X5Y139         LUT6 (Prop_lut6_I5_O)        0.053     2.136 r  M/aes__dr_isb/isb/invGF2420/inv240_i_5/O
                         net (fo=1, routed)           0.131     2.268    M/aes__dr_isb/isb/invGF2420/inv240_i_5_n_0
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.053     2.321 r  M/aes__dr_isb/isb/invGF2420/inv240_i_4__0/O
                         net (fo=4, routed)           0.491     2.811    M/aes__dr_isb/isb/invGF2420/inv240/in[0]
    SLICE_X7Y139         LUT4 (Prop_lut4_I0_O)        0.053     2.864 r  M/aes__dr_isb/isb/invGF2420/inv240/out[3]_INST_0/O
                         net (fo=17, routed)          0.657     3.521    M/aes__dr_isb/isb/invGF2420/mult6/y[3]
    SLICE_X6Y140         LUT6 (Prop_lut6_I1_O)        0.053     3.574 r  M/aes__dr_isb/isb/invGF2420/mult6/out[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.574    M/aes__dr_isb/isb/invGF2420/mult6/out[1]_INST_0_i_5_n_0
    SLICE_X6Y140         MUXF7 (Prop_muxf7_I0_O)      0.121     3.695 r  M/aes__dr_isb/isb/invGF2420/mult6/out[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.695    M/aes__dr_isb/isb/invGF2420/mult6/out[1]_INST_0_i_2_n_0
    SLICE_X6Y140         MUXF8 (Prop_muxf8_I1_O)      0.054     3.749 r  M/aes__dr_isb/isb/invGF2420/mult6/out[1]_INST_0/O
                         net (fo=4, routed)           0.515     4.264    M/aes__dr_isb/isb/icob1/temp2[1]
    SLICE_X6Y141         LUT3 (Prop_lut3_I2_O)        0.156     4.420 r  M/aes__dr_isb/isb/icob1/aes__dr_i_sbox_out[0]_i_1/O
                         net (fo=1, routed)           0.000     4.420    M/aes__dr_i_sbox_out$D_IN[0]
    SLICE_X6Y141         FDRE                                         r  M/aes__dr_i_sbox_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AA3                                               0.000     3.333 r  CLK_P (IN)
                         net (fo=0)                   0.000     3.333    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.921     4.255 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.404    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.738    -1.334 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540     0.206    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.319 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        1.402     1.721    M/clk_out1
    SLICE_X6Y141         FDRE                                         r  M/aes__dr_i_sbox_out_reg[0]/C
                         clock pessimism             -0.561     1.160    
                         clock uncertainty           -0.063     1.097    
    SLICE_X6Y141         FDRE (Setup_fdre_C_D)        0.072     1.169    M/aes__dr_i_sbox_out_reg[0]
  -------------------------------------------------------------------
                         required time                          1.169    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                 -3.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 M/aes__kg_prev_key2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__kg_prev_key3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.155ns (45.223%)  route 0.188ns (54.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.598    -0.486    M/clk_out1
    SLICE_X7Y150         FDRE                                         r  M/aes__kg_prev_key2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDRE (Prop_fdre_C_Q)         0.091    -0.395 r  M/aes__kg_prev_key2_reg[23]/Q
                         net (fo=5, routed)           0.188    -0.207    M/aes__kg_prev_key2_reg_n_0_[23]
    SLICE_X6Y149         LUT6 (Prop_lut6_I0_O)        0.064    -0.143 r  M/aes__kg_prev_key3[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    M/aes__kg_prev_key3[23]_i_1_n_0
    SLICE_X6Y149         FDRE                                         r  M/aes__kg_prev_key3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.812    -0.487    M/clk_out1
    SLICE_X6Y149         FDRE                                         r  M/aes__kg_prev_key3_reg[23]/C
                         clock pessimism              0.216    -0.272    
    SLICE_X6Y149         FDRE (Hold_fdre_C_D)         0.087    -0.185    M/aes__kg_prev_key3_reg[23]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 M/aes__kg_rcon_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__kg_last_col_sub_rot_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.221%)  route 0.054ns (29.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.582    -0.502    M/clk_out1
    SLICE_X13Y149        FDRE                                         r  M/aes__kg_rcon_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  M/aes__kg_rcon_reg[30]/Q
                         net (fo=1, routed)           0.054    -0.347    M/p_0_in1_in[6]
    SLICE_X12Y149        LUT2 (Prop_lut2_I1_O)        0.028    -0.319 r  M/aes__kg_last_col_sub_rot[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    M/aes__kg_last_col_sub_rot[30]_i_1_n_0
    SLICE_X12Y149        FDRE                                         r  M/aes__kg_last_col_sub_rot_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.782    -0.517    M/clk_out1
    SLICE_X12Y149        FDRE                                         r  M/aes__kg_last_col_sub_rot_reg[30]/C
                         clock pessimism              0.027    -0.491    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.087    -0.404    M/aes__kg_last_col_sub_rot_reg[30]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 M/aes__kg_prev_key0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__kg_save_key2_0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.130ns (35.016%)  route 0.241ns (64.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.582    -0.502    M/clk_out1
    SLICE_X17Y149        FDRE                                         r  M/aes__kg_prev_key0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  M/aes__kg_prev_key0_reg[26]/Q
                         net (fo=12, routed)          0.241    -0.161    M/aes__kg_prev_key0_reg_n_0_[26]
    SLICE_X18Y150        LUT5 (Prop_lut5_I3_O)        0.030    -0.131 r  M/aes__kg_save_key2_0[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    M/aes__kg_save_key2_0$D_IN[26]
    SLICE_X18Y150        FDRE                                         r  M/aes__kg_save_key2_0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.772    -0.527    M/clk_out1
    SLICE_X18Y150        FDRE                                         r  M/aes__kg_save_key2_0_reg[26]/C
                         clock pessimism              0.216    -0.312    
    SLICE_X18Y150        FDRE (Hold_fdre_C_D)         0.096    -0.216    M/aes__kg_save_key2_0_reg[26]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 M/aes__kg_rcon_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__kg_last_col_sub_rot_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.582    -0.502    M/clk_out1
    SLICE_X13Y149        FDRE                                         r  M/aes__kg_rcon_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  M/aes__kg_rcon_reg[26]/Q
                         net (fo=1, routed)           0.055    -0.346    M/p_0_in1_in[2]
    SLICE_X12Y149        LUT2 (Prop_lut2_I1_O)        0.028    -0.318 r  M/aes__kg_last_col_sub_rot[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    M/aes__kg_last_col_sub_rot[26]_i_1_n_0
    SLICE_X12Y149        FDRE                                         r  M/aes__kg_last_col_sub_rot_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.782    -0.517    M/clk_out1
    SLICE_X12Y149        FDRE                                         r  M/aes__kg_last_col_sub_rot_reg[26]/C
                         clock pessimism              0.027    -0.491    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.087    -0.404    M/aes__kg_last_col_sub_rot_reg[26]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 M/aes__kg_prev_key0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__kg_save_key1_0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.664%)  route 0.241ns (65.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.582    -0.502    M/clk_out1
    SLICE_X17Y149        FDRE                                         r  M/aes__kg_prev_key0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y149        FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  M/aes__kg_prev_key0_reg[26]/Q
                         net (fo=12, routed)          0.241    -0.161    M/aes__kg_prev_key0_reg_n_0_[26]
    SLICE_X18Y150        LUT4 (Prop_lut4_I1_O)        0.028    -0.133 r  M/aes__kg_save_key1_0[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    M/aes__kg_save_key1_0$D_IN[26]
    SLICE_X18Y150        FDRE                                         r  M/aes__kg_save_key1_0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.772    -0.527    M/clk_out1
    SLICE_X18Y150        FDRE                                         r  M/aes__kg_save_key1_0_reg[26]/C
                         clock pessimism              0.216    -0.312    
    SLICE_X18Y150        FDRE (Hold_fdre_C_D)         0.087    -0.225    M/aes__kg_save_key1_0_reg[26]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 M/aes__kg_rcon_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__kg_last_col_sub_rot_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.155ns (40.716%)  route 0.226ns (59.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.582    -0.502    M/clk_out1
    SLICE_X13Y149        FDRE                                         r  M/aes__kg_rcon_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.091    -0.411 r  M/aes__kg_rcon_reg[29]/Q
                         net (fo=1, routed)           0.226    -0.185    M/p_0_in1_in[5]
    SLICE_X10Y151        LUT2 (Prop_lut2_I1_O)        0.064    -0.121 r  M/aes__kg_last_col_sub_rot[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    M/aes__kg_last_col_sub_rot[29]_i_1_n_0
    SLICE_X10Y151        FDRE                                         r  M/aes__kg_last_col_sub_rot_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.773    -0.526    M/clk_out1
    SLICE_X10Y151        FDRE                                         r  M/aes__kg_last_col_sub_rot_reg[29]/C
                         clock pessimism              0.216    -0.311    
    SLICE_X10Y151        FDRE (Hold_fdre_C_D)         0.087    -0.224    M/aes__kg_last_col_sub_rot_reg[29]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 M/aes__kg_prev_key0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__kg_save_key2_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.932%)  route 0.223ns (60.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.612    -0.472    M/clk_out1
    SLICE_X6Y149         FDRE                                         r  M/aes__kg_prev_key0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.118    -0.354 r  M/aes__kg_prev_key0_reg[8]/Q
                         net (fo=11, routed)          0.223    -0.131    M/aes__kg_prev_key0_reg_n_0_[8]
    SLICE_X7Y151         LUT5 (Prop_lut5_I0_O)        0.030    -0.101 r  M/aes__kg_save_key2_0[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    M/aes__kg_save_key2_0$D_IN[8]
    SLICE_X7Y151         FDRE                                         r  M/aes__kg_save_key2_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.803    -0.496    M/clk_out1
    SLICE_X7Y151         FDRE                                         r  M/aes__kg_save_key2_0_reg[8]/C
                         clock pessimism              0.216    -0.281    
    SLICE_X7Y151         FDRE (Hold_fdre_C_D)         0.075    -0.206    M/aes__kg_save_key2_0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 M/aes__dr_isb/lfsr_3_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__dr_isb/lfsr_3_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.130ns (61.239%)  route 0.082ns (38.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.567    -0.517    M/aes__dr_isb/clk_out1
    SLICE_X21Y124        FDRE                                         r  M/aes__dr_isb/lfsr_3_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.100    -0.417 r  M/aes__dr_isb/lfsr_3_r_reg[19]/Q
                         net (fo=2, routed)           0.082    -0.334    M/aes__dr_isb/lfsr_3_r[19]
    SLICE_X20Y124        LUT2 (Prop_lut2_I0_O)        0.030    -0.304 r  M/aes__dr_isb/lfsr_3_r[18]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.304    M/aes__dr_isb/lfsr_3_r[18]_i_1__1_n_0
    SLICE_X20Y124        FDRE                                         r  M/aes__dr_isb/lfsr_3_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.764    -0.535    M/aes__dr_isb/clk_out1
    SLICE_X20Y124        FDRE                                         r  M/aes__dr_isb/lfsr_3_r_reg[18]/C
                         clock pessimism              0.030    -0.506    
    SLICE_X20Y124        FDRE (Hold_fdre_C_D)         0.096    -0.410    M/aes__dr_isb/lfsr_3_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 M/aes__kg_sbox_threshold/lfsr_3_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__kg_sbox_threshold/lfsr_3_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.130ns (61.239%)  route 0.082ns (38.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.563    -0.521    M/aes__kg_sbox_threshold/clk_out1
    SLICE_X15Y165        FDRE                                         r  M/aes__kg_sbox_threshold/lfsr_3_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.421 r  M/aes__kg_sbox_threshold/lfsr_3_r_reg[19]/Q
                         net (fo=2, routed)           0.082    -0.338    M/aes__kg_sbox_threshold/lfsr_3_r[19]
    SLICE_X14Y165        LUT2 (Prop_lut2_I0_O)        0.030    -0.308 r  M/aes__kg_sbox_threshold/lfsr_3_r[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    M/aes__kg_sbox_threshold/lfsr_3_r[18]_i_1_n_0
    SLICE_X14Y165        FDRE                                         r  M/aes__kg_sbox_threshold/lfsr_3_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.766    -0.533    M/aes__kg_sbox_threshold/clk_out1
    SLICE_X14Y165        FDRE                                         r  M/aes__kg_sbox_threshold/lfsr_3_r_reg[18]/C
                         clock pessimism              0.024    -0.510    
    SLICE_X14Y165        FDRE (Hold_fdre_C_D)         0.096    -0.414    M/aes__kg_sbox_threshold/lfsr_3_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 M/aes__kg_prev_key3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            M/aes__kg_rot_prev_key_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.471%)  route 0.254ns (66.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.396     0.396 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.899    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.566    -1.667 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.557    -1.110    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.597    -0.487    M/clk_out1
    SLICE_X7Y153         FDRE                                         r  M/aes__kg_prev_key3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153         FDRE (Prop_fdre_C_Q)         0.100    -0.387 r  M/aes__kg_prev_key3_reg[11]/Q
                         net (fo=3, routed)           0.254    -0.132    M/aes__kg_prev_key3_reg_n_0_[11]
    SLICE_X7Y149         LUT6 (Prop_lut6_I1_O)        0.028    -0.104 r  M/aes__kg_rot_prev_key[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    M/aes__kg_rot_prev_key$D_IN[19]
    SLICE_X7Y149         FDRE                                         r  M/aes__kg_rot_prev_key_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  CLK_P (IN)
                         net (fo=0)                   0.000     0.000    cl/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.478     0.478 r  cl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.031    cl/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.978    -1.947 r  cl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.329    cl/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.299 r  cl/inst/clkout1_buf/O
                         net (fo=2954, routed)        0.812    -0.487    M/clk_out1
    SLICE_X7Y149         FDRE                                         r  M/aes__kg_rot_prev_key_reg[19]/C
                         clock pessimism              0.216    -0.272    
    SLICE_X7Y149         FDRE (Hold_fdre_C_D)         0.061    -0.211    M/aes__kg_rot_prev_key_reg[19]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { cl/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         3.333       1.733      BUFGCTRL_X0Y0    cl/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         3.333       2.583      SLICE_X13Y151    M/aes__kg_rcon_reg[25]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.333       2.583      SLICE_X13Y149    M/aes__kg_rcon_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.333       2.583      SLICE_X13Y149    M/aes__kg_rcon_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.333       2.583      SLICE_X13Y149    M/aes__kg_rcon_reg[31]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.333       2.583      SLICE_X0Y150     M/aes__kg_save_key0_4_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.333       2.583      SLICE_X21Y151    M/aes__kg_save_key1_2_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.333       2.583      SLICE_X4Y143     M/aes__kg_save_key1_2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         3.333       2.583      SLICE_X21Y151    M/aes__kg_save_key1_2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.667       1.267      SLICE_X18Y149    M/aes__kg_save_key2_10_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.667       1.267      SLICE_X9Y163     M/aes__kg_save_key3_7_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.667       1.267      SLICE_X3Y155     M/aes__kg_save_key2_1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.667       1.267      SLICE_X18Y147    M/aes__kg_save_key2_1_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.667       1.267      SLICE_X4Y162     M/aes__kg_save_key2_1_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.667       1.267      SLICE_X18Y147    M/aes__kg_save_key2_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.667       1.267      SLICE_X1Y153     M/aes__kg_save_key2_2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.667       1.267      SLICE_X15Y145    M/aes__kg_save_key3_10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.667       1.267      SLICE_X2Y155     M/aes__kg_save_key3_10_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.667       1.267      SLICE_X0Y156     M/aes__kg_save_key1_4_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.667       1.317      SLICE_X5Y133     M/aes__ciphertext_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.667       1.317      SLICE_X8Y126     M/aes__ciphertext_reg[112]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.667       1.317      SLICE_X8Y130     M/aes__dr_col1mix_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.667       1.317      SLICE_X13Y138    M/aes__dr_col1mix_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.667       1.317      SLICE_X11Y138    M/aes__dr_col1mix_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.667       1.317      SLICE_X6Y138     M/aes__dr_col1mix_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.667       1.317      SLICE_X11Y135    M/aes__dr_col1mix_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.667       1.317      SLICE_X11Y135    M/aes__dr_col1mix_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.667       1.317      SLICE_X7Y138     M/aes__dr_col1mix_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         1.667       1.317      SLICE_X8Y130     M/aes__dr_col3mix_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cl/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    cl/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  cl/inst/mmcm_adv_inst/CLKFBOUT



