\hypertarget{kernel_8h}{\section{sim/kernel.h File Reference}
\label{kernel_8h}\index{sim/kernel.\+h@{sim/kernel.\+h}}
}
{\ttfamily \#include \char`\"{}except.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}delegate.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}types.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}storagetrace.\+h\char`\"{}}\\*
{\ttfamily \#include $<$vector$>$}\\*
{\ttfamily \#include $<$map$>$}\\*
{\ttfamily \#include $<$set$>$}\\*
{\ttfamily \#include $<$cassert$>$}\\*
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{class_simulator_1_1_clock}{Simulator\+::\+Clock}
\item 
class \hyperlink{class_simulator_1_1_process}{Simulator\+::\+Process}
\item 
class \hyperlink{class_simulator_1_1_kernel}{Simulator\+::\+Kernel}
\begin{DoxyCompactList}\small\item\em Component-\/manager class The kernel class is the manager for all components in the simulation. It advances time, calls the cycle callbacks on all components, initiates arbitration and more. \end{DoxyCompactList}\item 
class \hyperlink{class_simulator_1_1_object}{Simulator\+::\+Object}
\begin{DoxyCompactList}\small\item\em Base class for simulator components. The \hyperlink{class_simulator_1_1_object}{Object} class is the base object for all simulated components, offering interaction with the system. Objects are linked in a hierarchy and each is managed by a kernel, to which it must register. It will unregister from its kernel when destroyed. \end{DoxyCompactList}\item 
class \hyperlink{class_simulator_1_1_arbitrator}{Simulator\+::\+Arbitrator}
\begin{DoxyCompactList}\small\item\em Base class for all objects that arbitrate. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \hyperlink{namespace_simulator}{Simulator}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{kernel_8h_a23dad45b3801df8c11b2e32e59e3462e}{C\+O\+M\+M\+I\+T}~if (Is\+Committing())
\item 
\#define \hyperlink{kernel_8h_ae1b2e580bca6b9728d52458e70e45772}{Debug\+Sim\+Write}(msg,...)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+S\+I\+M ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}s \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\item 
\#define \hyperlink{kernel_8h_a5e0086e9e96c4e05342e42fe1310f09f}{Debug\+Prog\+Write}(msg,...)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+P\+R\+O\+G) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}-\/ \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\item 
\#define \hyperlink{kernel_8h_abe6c1a4ad907d28c96e604355507fbae}{Debug\+Flow\+Write}(msg,...)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+F\+L\+O\+W) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}f \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\item 
\#define \hyperlink{kernel_8h_a8397165402e1cd5273b85198c0d8790c}{Debug\+Mem\+Write}(msg,...)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+M\+E\+M ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}m \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\item 
\#define \hyperlink{kernel_8h_a44456aad0cc1e5c9d53e227ee3c9cba4}{Debug\+I\+O\+Write}(msg,...)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+I\+O  ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}i \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\item 
\#define \hyperlink{kernel_8h_a928535a91a0a77c073bb9fb10b380181}{Debug\+Reg\+Write}(msg,...)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+R\+E\+G ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}r \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\item 
\#define \hyperlink{kernel_8h_a9cfba3e5f4b64164abb0b6304ed6dee1}{Debug\+Net\+Write}(msg,...)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+N\+E\+T ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}n \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\item 
\#define \hyperlink{kernel_8h_a14578c6e97ff3cde0062c7deab4487f9}{Debug\+I\+O\+Net\+Write}(msg,...)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+I\+O\+N\+E\+T ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}b \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\item 
\#define \hyperlink{kernel_8h_abbb23833ddfb9f154a56383c9cb348c4}{Debug\+F\+P\+U\+Write}(msg,...)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+F\+P\+U ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}f \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\item 
\#define \hyperlink{kernel_8h_ad6405d9392a02d1b5cba15b05ffb8556}{Debug\+Pipe\+Write}(msg,...)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+P\+I\+P\+E ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}p \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\item 
\#define \hyperlink{kernel_8h_adb94d51f7e25717383e738a96659b503}{Deadlock\+Write}(msg,...)~do \{ if (Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+D\+E\+A\+D\+L\+O\+C\+K) Deadlock\+Write\+\_\+((msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\item 
\#define \hyperlink{kernel_8h_a1aa076cb66400e957bca5d441ee803c5}{Output\+Write}(msg,...)~do \{ if (Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Output\+Write\+\_\+((msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef uint64\+\_\+t \hyperlink{namespace_simulator_a928f1e2101eba21bb0fe409e8c9ce573}{Simulator\+::\+Cycle\+No}
\begin{DoxyCompactList}\small\item\em Cycle Number. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{namespace_simulator_a7b6594cd8ea507163ee6e4d4db4ddad5}{Simulator\+::\+Run\+State} \{ \\*
\hyperlink{namespace_simulator_a7b6594cd8ea507163ee6e4d4db4ddad5aa650640641039eda5e0017ffe709c5b0}{Simulator\+::\+S\+T\+A\+T\+E\+\_\+\+I\+D\+L\+E}, 
\hyperlink{namespace_simulator_a7b6594cd8ea507163ee6e4d4db4ddad5a0a9ade738cc03bee74f8a863f008a0b7}{Simulator\+::\+S\+T\+A\+T\+E\+\_\+\+A\+C\+T\+I\+V\+E}, 
\hyperlink{namespace_simulator_a7b6594cd8ea507163ee6e4d4db4ddad5adee144396b83f26168934115a5b4e694}{Simulator\+::\+S\+T\+A\+T\+E\+\_\+\+R\+U\+N\+N\+I\+N\+G}, 
\hyperlink{namespace_simulator_a7b6594cd8ea507163ee6e4d4db4ddad5abdf69556cb72c548a7f23a243586fb39}{Simulator\+::\+S\+T\+A\+T\+E\+\_\+\+D\+E\+A\+D\+L\+O\+C\+K}, 
\\*
\hyperlink{namespace_simulator_a7b6594cd8ea507163ee6e4d4db4ddad5ac4f0787aea0096785fa988e1eda9e8ea}{Simulator\+::\+S\+T\+A\+T\+E\+\_\+\+A\+B\+O\+R\+T\+E\+D}
 \}
\item 
enum \hyperlink{namespace_simulator_afd4b64cfd93793eb135bdb1a3c58c238}{Simulator\+::\+Cycle\+Phase} \{ \hyperlink{namespace_simulator_afd4b64cfd93793eb135bdb1a3c58c238aad4c724d6751f83f32cec7d577cf1bc1}{Simulator\+::\+P\+H\+A\+S\+E\+\_\+\+A\+C\+Q\+U\+I\+R\+E}, 
\hyperlink{namespace_simulator_afd4b64cfd93793eb135bdb1a3c58c238a68e418e6471b0b48cce4935debfae5d5}{Simulator\+::\+P\+H\+A\+S\+E\+\_\+\+C\+H\+E\+C\+K}, 
\hyperlink{namespace_simulator_afd4b64cfd93793eb135bdb1a3c58c238a92a90e3acbd630e23d450e1bd4b2377d}{Simulator\+::\+P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T}
 \}
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\hypertarget{kernel_8h_a23dad45b3801df8c11b2e32e59e3462e}{\index{kernel.\+h@{kernel.\+h}!C\+O\+M\+M\+I\+T@{C\+O\+M\+M\+I\+T}}
\index{C\+O\+M\+M\+I\+T@{C\+O\+M\+M\+I\+T}!kernel.\+h@{kernel.\+h}}
\subsubsection[{C\+O\+M\+M\+I\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define C\+O\+M\+M\+I\+T~if (Is\+Committing())}}\label{kernel_8h_a23dad45b3801df8c11b2e32e59e3462e}
\hypertarget{kernel_8h_adb94d51f7e25717383e738a96659b503}{\index{kernel.\+h@{kernel.\+h}!Deadlock\+Write@{Deadlock\+Write}}
\index{Deadlock\+Write@{Deadlock\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Deadlock\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Deadlock\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if (Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+D\+E\+A\+D\+L\+O\+C\+K) Deadlock\+Write\+\_\+((msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_adb94d51f7e25717383e738a96659b503}
\hypertarget{kernel_8h_abe6c1a4ad907d28c96e604355507fbae}{\index{kernel.\+h@{kernel.\+h}!Debug\+Flow\+Write@{Debug\+Flow\+Write}}
\index{Debug\+Flow\+Write@{Debug\+Flow\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Debug\+Flow\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Debug\+Flow\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+F\+L\+O\+W) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}f \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_abe6c1a4ad907d28c96e604355507fbae}
\hypertarget{kernel_8h_abbb23833ddfb9f154a56383c9cb348c4}{\index{kernel.\+h@{kernel.\+h}!Debug\+F\+P\+U\+Write@{Debug\+F\+P\+U\+Write}}
\index{Debug\+F\+P\+U\+Write@{Debug\+F\+P\+U\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Debug\+F\+P\+U\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Debug\+F\+P\+U\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+F\+P\+U ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}f \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_abbb23833ddfb9f154a56383c9cb348c4}
\hypertarget{kernel_8h_a14578c6e97ff3cde0062c7deab4487f9}{\index{kernel.\+h@{kernel.\+h}!Debug\+I\+O\+Net\+Write@{Debug\+I\+O\+Net\+Write}}
\index{Debug\+I\+O\+Net\+Write@{Debug\+I\+O\+Net\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Debug\+I\+O\+Net\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Debug\+I\+O\+Net\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+I\+O\+N\+E\+T ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}b \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_a14578c6e97ff3cde0062c7deab4487f9}
\hypertarget{kernel_8h_a44456aad0cc1e5c9d53e227ee3c9cba4}{\index{kernel.\+h@{kernel.\+h}!Debug\+I\+O\+Write@{Debug\+I\+O\+Write}}
\index{Debug\+I\+O\+Write@{Debug\+I\+O\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Debug\+I\+O\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Debug\+I\+O\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+I\+O  ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}i \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_a44456aad0cc1e5c9d53e227ee3c9cba4}
\hypertarget{kernel_8h_a8397165402e1cd5273b85198c0d8790c}{\index{kernel.\+h@{kernel.\+h}!Debug\+Mem\+Write@{Debug\+Mem\+Write}}
\index{Debug\+Mem\+Write@{Debug\+Mem\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Debug\+Mem\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Debug\+Mem\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+M\+E\+M ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}m \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_a8397165402e1cd5273b85198c0d8790c}
\hypertarget{kernel_8h_a9cfba3e5f4b64164abb0b6304ed6dee1}{\index{kernel.\+h@{kernel.\+h}!Debug\+Net\+Write@{Debug\+Net\+Write}}
\index{Debug\+Net\+Write@{Debug\+Net\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Debug\+Net\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Debug\+Net\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+N\+E\+T ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}n \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_a9cfba3e5f4b64164abb0b6304ed6dee1}
\hypertarget{kernel_8h_ad6405d9392a02d1b5cba15b05ffb8556}{\index{kernel.\+h@{kernel.\+h}!Debug\+Pipe\+Write@{Debug\+Pipe\+Write}}
\index{Debug\+Pipe\+Write@{Debug\+Pipe\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Debug\+Pipe\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Debug\+Pipe\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+P\+I\+P\+E ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}p \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_ad6405d9392a02d1b5cba15b05ffb8556}
\hypertarget{kernel_8h_a5e0086e9e96c4e05342e42fe1310f09f}{\index{kernel.\+h@{kernel.\+h}!Debug\+Prog\+Write@{Debug\+Prog\+Write}}
\index{Debug\+Prog\+Write@{Debug\+Prog\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Debug\+Prog\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Debug\+Prog\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+P\+R\+O\+G) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}-\/ \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_a5e0086e9e96c4e05342e42fe1310f09f}
\hypertarget{kernel_8h_a928535a91a0a77c073bb9fb10b380181}{\index{kernel.\+h@{kernel.\+h}!Debug\+Reg\+Write@{Debug\+Reg\+Write}}
\index{Debug\+Reg\+Write@{Debug\+Reg\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Debug\+Reg\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Debug\+Reg\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+R\+E\+G ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}r \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_a928535a91a0a77c073bb9fb10b380181}
\hypertarget{kernel_8h_ae1b2e580bca6b9728d52458e70e45772}{\index{kernel.\+h@{kernel.\+h}!Debug\+Sim\+Write@{Debug\+Sim\+Write}}
\index{Debug\+Sim\+Write@{Debug\+Sim\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Debug\+Sim\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Debug\+Sim\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if ((Get\+Kernel()-\/$>$Get\+Debug\+Mode() \& Kernel\+::\+D\+E\+B\+U\+G\+\_\+\+S\+I\+M ) \&\& Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Debug\+Sim\+Write\+\_\+((\char`\"{}s \char`\"{} msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_ae1b2e580bca6b9728d52458e70e45772}
\hypertarget{kernel_8h_a1aa076cb66400e957bca5d441ee803c5}{\index{kernel.\+h@{kernel.\+h}!Output\+Write@{Output\+Write}}
\index{Output\+Write@{Output\+Write}!kernel.\+h@{kernel.\+h}}
\subsubsection[{Output\+Write}]{\setlength{\rightskip}{0pt plus 5cm}\#define Output\+Write(
\begin{DoxyParamCaption}
\item[{}]{msg, }
\item[{}]{...}
\end{DoxyParamCaption}
)~do \{ if (Get\+Kernel()-\/$>$Get\+Cycle\+Phase() == P\+H\+A\+S\+E\+\_\+\+C\+O\+M\+M\+I\+T) Output\+Write\+\_\+((msg), \#\#\+\_\+\+\_\+\+V\+A\+\_\+\+A\+R\+G\+S\+\_\+\+\_\+); \} while(false)}}\label{kernel_8h_a1aa076cb66400e957bca5d441ee803c5}
