!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
AC0	iom4809.h	2124;"	d
AC0_AC_vect	iom4809.h	5028;"	d
AC0_AC_vect_num	iom4809.h	5027;"	d
AC0_CTRLA	iom4809.h	2518;"	d
AC0_DACREF	iom4809.h	2520;"	d
AC0_INTCTRL	iom4809.h	2521;"	d
AC0_MUXCTRLA	iom4809.h	2519;"	d
AC0_STATUS	iom4809.h	2522;"	d
ACTIVE_DIS_gc	iom4809.h	/^    ACTIVE_DIS_gc = (0x00<<2),  \/* Disabled *\/$/;"	e	enum:ACTIVE_enum
ACTIVE_ENABLED_gc	iom4809.h	/^    ACTIVE_ENABLED_gc = (0x01<<2),  \/* Enabled *\/$/;"	e	enum:ACTIVE_enum
ACTIVE_ENWAKE_gc	iom4809.h	/^    ACTIVE_ENWAKE_gc = (0x03<<2),  \/* Enabled with wake-up halted until BOD is ready *\/$/;"	e	enum:ACTIVE_enum
ACTIVE_SAMPLED_gc	iom4809.h	/^    ACTIVE_SAMPLED_gc = (0x02<<2),  \/* Sampled *\/$/;"	e	enum:ACTIVE_enum
ACTIVE_enum	iom4809.h	/^typedef enum ACTIVE_enum$/;"	g
ACTIVE_t	iom4809.h	/^} ACTIVE_t;$/;"	t	typeref:enum:ACTIVE_enum
AC_CMP_bm	iom4809.h	2936;"	d
AC_CMP_bp	iom4809.h	2937;"	d
AC_DATA0_bm	iom4809.h	2918;"	d
AC_DATA0_bp	iom4809.h	2919;"	d
AC_DATA1_bm	iom4809.h	2920;"	d
AC_DATA1_bp	iom4809.h	2921;"	d
AC_DATA2_bm	iom4809.h	2922;"	d
AC_DATA2_bp	iom4809.h	2923;"	d
AC_DATA3_bm	iom4809.h	2924;"	d
AC_DATA3_bp	iom4809.h	2925;"	d
AC_DATA4_bm	iom4809.h	2926;"	d
AC_DATA4_bp	iom4809.h	2927;"	d
AC_DATA5_bm	iom4809.h	2928;"	d
AC_DATA5_bp	iom4809.h	2929;"	d
AC_DATA6_bm	iom4809.h	2930;"	d
AC_DATA6_bp	iom4809.h	2931;"	d
AC_DATA7_bm	iom4809.h	2932;"	d
AC_DATA7_bp	iom4809.h	2933;"	d
AC_DATA_gm	iom4809.h	2916;"	d
AC_DATA_gp	iom4809.h	2917;"	d
AC_ENABLE_bm	iom4809.h	2878;"	d
AC_ENABLE_bp	iom4809.h	2879;"	d
AC_HYSMODE0_bm	iom4809.h	2882;"	d
AC_HYSMODE0_bp	iom4809.h	2883;"	d
AC_HYSMODE1_bm	iom4809.h	2884;"	d
AC_HYSMODE1_bp	iom4809.h	2885;"	d
AC_HYSMODE_10mV_gc	iom4809.h	/^    AC_HYSMODE_10mV_gc = (0x01<<1),  \/* 10mV hysteresis *\/$/;"	e	enum:AC_HYSMODE_enum
AC_HYSMODE_25mV_gc	iom4809.h	/^    AC_HYSMODE_25mV_gc = (0x02<<1),  \/* 25mV hysteresis *\/$/;"	e	enum:AC_HYSMODE_enum
AC_HYSMODE_50mV_gc	iom4809.h	/^    AC_HYSMODE_50mV_gc = (0x03<<1),  \/* 50mV hysteresis *\/$/;"	e	enum:AC_HYSMODE_enum
AC_HYSMODE_OFF_gc	iom4809.h	/^    AC_HYSMODE_OFF_gc = (0x00<<1),  \/* No hysteresis *\/$/;"	e	enum:AC_HYSMODE_enum
AC_HYSMODE_enum	iom4809.h	/^typedef enum AC_HYSMODE_enum$/;"	g
AC_HYSMODE_gm	iom4809.h	2880;"	d
AC_HYSMODE_gp	iom4809.h	2881;"	d
AC_HYSMODE_t	iom4809.h	/^} AC_HYSMODE_t;$/;"	t	typeref:enum:AC_HYSMODE_enum
AC_INTMODE0_bm	iom4809.h	2890;"	d
AC_INTMODE0_bp	iom4809.h	2891;"	d
AC_INTMODE1_bm	iom4809.h	2892;"	d
AC_INTMODE1_bp	iom4809.h	2893;"	d
AC_INTMODE_BOTHEDGE_gc	iom4809.h	/^    AC_INTMODE_BOTHEDGE_gc = (0x00<<4),  \/* Any Edge *\/$/;"	e	enum:AC_INTMODE_enum
AC_INTMODE_NEGEDGE_gc	iom4809.h	/^    AC_INTMODE_NEGEDGE_gc = (0x02<<4),  \/* Negative Edge *\/$/;"	e	enum:AC_INTMODE_enum
AC_INTMODE_POSEDGE_gc	iom4809.h	/^    AC_INTMODE_POSEDGE_gc = (0x03<<4),  \/* Positive Edge *\/$/;"	e	enum:AC_INTMODE_enum
AC_INTMODE_enum	iom4809.h	/^typedef enum AC_INTMODE_enum$/;"	g
AC_INTMODE_gm	iom4809.h	2888;"	d
AC_INTMODE_gp	iom4809.h	2889;"	d
AC_INTMODE_t	iom4809.h	/^} AC_INTMODE_t;$/;"	t	typeref:enum:AC_INTMODE_enum
AC_INVERT_bm	iom4809.h	2912;"	d
AC_INVERT_bp	iom4809.h	2913;"	d
AC_LPMODE_DIS_gc	iom4809.h	/^    AC_LPMODE_DIS_gc = (0x00<<3),  \/* Low power mode disabled *\/$/;"	e	enum:AC_LPMODE_enum
AC_LPMODE_EN_gc	iom4809.h	/^    AC_LPMODE_EN_gc = (0x01<<3),  \/* Low power mode enabled *\/$/;"	e	enum:AC_LPMODE_enum
AC_LPMODE_bm	iom4809.h	2886;"	d
AC_LPMODE_bp	iom4809.h	2887;"	d
AC_LPMODE_enum	iom4809.h	/^typedef enum AC_LPMODE_enum$/;"	g
AC_LPMODE_t	iom4809.h	/^} AC_LPMODE_t;$/;"	t	typeref:enum:AC_LPMODE_enum
AC_MUXNEG0_bm	iom4809.h	2902;"	d
AC_MUXNEG0_bp	iom4809.h	2903;"	d
AC_MUXNEG1_bm	iom4809.h	2904;"	d
AC_MUXNEG1_bp	iom4809.h	2905;"	d
AC_MUXNEG_DACREF_gc	iom4809.h	/^    AC_MUXNEG_DACREF_gc = (0x03<<0),  \/* DAC Voltage Reference *\/$/;"	e	enum:AC_MUXNEG_enum
AC_MUXNEG_PIN0_gc	iom4809.h	/^    AC_MUXNEG_PIN0_gc = (0x00<<0),  \/* Negative Pin 0 *\/$/;"	e	enum:AC_MUXNEG_enum
AC_MUXNEG_PIN1_gc	iom4809.h	/^    AC_MUXNEG_PIN1_gc = (0x01<<0),  \/* Negative Pin 1 *\/$/;"	e	enum:AC_MUXNEG_enum
AC_MUXNEG_PIN2_gc	iom4809.h	/^    AC_MUXNEG_PIN2_gc = (0x02<<0),  \/* Negative Pin 2 *\/$/;"	e	enum:AC_MUXNEG_enum
AC_MUXNEG_enum	iom4809.h	/^typedef enum AC_MUXNEG_enum$/;"	g
AC_MUXNEG_gm	iom4809.h	2900;"	d
AC_MUXNEG_gp	iom4809.h	2901;"	d
AC_MUXNEG_t	iom4809.h	/^} AC_MUXNEG_t;$/;"	t	typeref:enum:AC_MUXNEG_enum
AC_MUXPOS0_bm	iom4809.h	2908;"	d
AC_MUXPOS0_bp	iom4809.h	2909;"	d
AC_MUXPOS1_bm	iom4809.h	2910;"	d
AC_MUXPOS1_bp	iom4809.h	2911;"	d
AC_MUXPOS_PIN0_gc	iom4809.h	/^    AC_MUXPOS_PIN0_gc = (0x00<<3),  \/* Positive Pin 0 *\/$/;"	e	enum:AC_MUXPOS_enum
AC_MUXPOS_PIN1_gc	iom4809.h	/^    AC_MUXPOS_PIN1_gc = (0x01<<3),  \/* Positive Pin 1 *\/$/;"	e	enum:AC_MUXPOS_enum
AC_MUXPOS_PIN2_gc	iom4809.h	/^    AC_MUXPOS_PIN2_gc = (0x02<<3),  \/* Positive Pin 2 *\/$/;"	e	enum:AC_MUXPOS_enum
AC_MUXPOS_PIN3_gc	iom4809.h	/^    AC_MUXPOS_PIN3_gc = (0x03<<3),  \/* Positive Pin 3 *\/$/;"	e	enum:AC_MUXPOS_enum
AC_MUXPOS_enum	iom4809.h	/^typedef enum AC_MUXPOS_enum$/;"	g
AC_MUXPOS_gm	iom4809.h	2906;"	d
AC_MUXPOS_gp	iom4809.h	2907;"	d
AC_MUXPOS_t	iom4809.h	/^} AC_MUXPOS_t;$/;"	t	typeref:enum:AC_MUXPOS_enum
AC_OUTEN_bm	iom4809.h	2894;"	d
AC_OUTEN_bp	iom4809.h	2895;"	d
AC_RUNSTDBY_bm	iom4809.h	2896;"	d
AC_RUNSTDBY_bp	iom4809.h	2897;"	d
AC_STATE_bm	iom4809.h	2941;"	d
AC_STATE_bp	iom4809.h	2942;"	d
AC_struct	iom4809.h	/^typedef struct AC_struct$/;"	s
AC_t	iom4809.h	/^} AC_t;$/;"	t	typeref:struct:AC_struct
ADC0	iom4809.h	2123;"	d
ADC0_CALIB	iom4809.h	2514;"	d
ADC0_COMMAND	iom4809.h	2499;"	d
ADC0_CTRLA	iom4809.h	2492;"	d
ADC0_CTRLB	iom4809.h	2493;"	d
ADC0_CTRLC	iom4809.h	2494;"	d
ADC0_CTRLD	iom4809.h	2495;"	d
ADC0_CTRLE	iom4809.h	2496;"	d
ADC0_DBGCTRL	iom4809.h	2503;"	d
ADC0_EVCTRL	iom4809.h	2500;"	d
ADC0_INTCTRL	iom4809.h	2501;"	d
ADC0_INTFLAGS	iom4809.h	2502;"	d
ADC0_MUXPOS	iom4809.h	2498;"	d
ADC0_RES	iom4809.h	2505;"	d
ADC0_RESH	iom4809.h	2507;"	d
ADC0_RESL	iom4809.h	2506;"	d
ADC0_RESRDY_vect	iom4809.h	5032;"	d
ADC0_RESRDY_vect_num	iom4809.h	5031;"	d
ADC0_SAMPCTRL	iom4809.h	2497;"	d
ADC0_TEMP	iom4809.h	2504;"	d
ADC0_WCOMP_vect	iom4809.h	5034;"	d
ADC0_WCOMP_vect_num	iom4809.h	5033;"	d
ADC0_WINHT	iom4809.h	2511;"	d
ADC0_WINHTH	iom4809.h	2513;"	d
ADC0_WINHTL	iom4809.h	2512;"	d
ADC0_WINLT	iom4809.h	2508;"	d
ADC0_WINLTH	iom4809.h	2510;"	d
ADC0_WINLTL	iom4809.h	2509;"	d
ADC_ASDV_ASVOFF_gc	iom4809.h	/^    ADC_ASDV_ASVOFF_gc = (0x00<<4),  \/* The Automatic Sampling Delay Variation is disabled *\/$/;"	e	enum:ADC_ASDV_enum
ADC_ASDV_ASVON_gc	iom4809.h	/^    ADC_ASDV_ASVON_gc = (0x01<<4),  \/* The Automatic Sampling Delay Variation is enabled *\/$/;"	e	enum:ADC_ASDV_enum
ADC_ASDV_bm	iom4809.h	2994;"	d
ADC_ASDV_bp	iom4809.h	2995;"	d
ADC_ASDV_enum	iom4809.h	/^typedef enum ADC_ASDV_enum$/;"	g
ADC_ASDV_t	iom4809.h	/^} ADC_ASDV_t;$/;"	t	typeref:enum:ADC_ASDV_enum
ADC_DBGRUN_bm	iom4809.h	3062;"	d
ADC_DBGRUN_bp	iom4809.h	3063;"	d
ADC_DUTYCYC_DUTY25_gc	iom4809.h	/^    ADC_DUTYCYC_DUTY25_gc = (0x01<<0),  \/* 25% Duty cycle *\/$/;"	e	enum:ADC_DUTYCYC_enum
ADC_DUTYCYC_DUTY50_gc	iom4809.h	/^    ADC_DUTYCYC_DUTY50_gc = (0x00<<0),  \/* 50% Duty cycle *\/$/;"	e	enum:ADC_DUTYCYC_enum
ADC_DUTYCYC_bm	iom4809.h	3089;"	d
ADC_DUTYCYC_bp	iom4809.h	3090;"	d
ADC_DUTYCYC_enum	iom4809.h	/^typedef enum ADC_DUTYCYC_enum$/;"	g
ADC_DUTYCYC_t	iom4809.h	/^} ADC_DUTYCYC_t;$/;"	t	typeref:enum:ADC_DUTYCYC_enum
ADC_ENABLE_bm	iom4809.h	2946;"	d
ADC_ENABLE_bp	iom4809.h	2947;"	d
ADC_FREERUN_bm	iom4809.h	2948;"	d
ADC_FREERUN_bp	iom4809.h	2949;"	d
ADC_INITDLY0_bm	iom4809.h	2998;"	d
ADC_INITDLY0_bp	iom4809.h	2999;"	d
ADC_INITDLY1_bm	iom4809.h	3000;"	d
ADC_INITDLY1_bp	iom4809.h	3001;"	d
ADC_INITDLY2_bm	iom4809.h	3002;"	d
ADC_INITDLY2_bp	iom4809.h	3003;"	d
ADC_INITDLY_DLY0_gc	iom4809.h	/^    ADC_INITDLY_DLY0_gc = (0x00<<5),  \/* Delay 0 CLK_ADC cycles *\/$/;"	e	enum:ADC_INITDLY_enum
ADC_INITDLY_DLY128_gc	iom4809.h	/^    ADC_INITDLY_DLY128_gc = (0x04<<5),  \/* Delay 128 CLK_ADC cycles *\/$/;"	e	enum:ADC_INITDLY_enum
ADC_INITDLY_DLY16_gc	iom4809.h	/^    ADC_INITDLY_DLY16_gc = (0x01<<5),  \/* Delay 16 CLK_ADC cycles *\/$/;"	e	enum:ADC_INITDLY_enum
ADC_INITDLY_DLY256_gc	iom4809.h	/^    ADC_INITDLY_DLY256_gc = (0x05<<5),  \/* Delay 256 CLK_ADC cycles *\/$/;"	e	enum:ADC_INITDLY_enum
ADC_INITDLY_DLY32_gc	iom4809.h	/^    ADC_INITDLY_DLY32_gc = (0x02<<5),  \/* Delay 32 CLK_ADC cycles *\/$/;"	e	enum:ADC_INITDLY_enum
ADC_INITDLY_DLY64_gc	iom4809.h	/^    ADC_INITDLY_DLY64_gc = (0x03<<5),  \/* Delay 64 CLK_ADC cycles *\/$/;"	e	enum:ADC_INITDLY_enum
ADC_INITDLY_enum	iom4809.h	/^typedef enum ADC_INITDLY_enum$/;"	g
ADC_INITDLY_gm	iom4809.h	2996;"	d
ADC_INITDLY_gp	iom4809.h	2997;"	d
ADC_INITDLY_t	iom4809.h	/^} ADC_INITDLY_t;$/;"	t	typeref:enum:ADC_INITDLY_enum
ADC_MUXPOS0_bm	iom4809.h	3032;"	d
ADC_MUXPOS0_bp	iom4809.h	3033;"	d
ADC_MUXPOS1_bm	iom4809.h	3034;"	d
ADC_MUXPOS1_bp	iom4809.h	3035;"	d
ADC_MUXPOS2_bm	iom4809.h	3036;"	d
ADC_MUXPOS2_bp	iom4809.h	3037;"	d
ADC_MUXPOS3_bm	iom4809.h	3038;"	d
ADC_MUXPOS3_bp	iom4809.h	3039;"	d
ADC_MUXPOS4_bm	iom4809.h	3040;"	d
ADC_MUXPOS4_bp	iom4809.h	3041;"	d
ADC_MUXPOS_AIN0_gc	iom4809.h	/^    ADC_MUXPOS_AIN0_gc = (0x00<<0),  \/* ADC input pin 0 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN10_gc	iom4809.h	/^    ADC_MUXPOS_AIN10_gc = (0x0A<<0),  \/* ADC input pin 10 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN11_gc	iom4809.h	/^    ADC_MUXPOS_AIN11_gc = (0x0B<<0),  \/* ADC input pin 11 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN12_gc	iom4809.h	/^    ADC_MUXPOS_AIN12_gc = (0x0C<<0),  \/* ADC input pin 12 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN13_gc	iom4809.h	/^    ADC_MUXPOS_AIN13_gc = (0x0D<<0),  \/* ADC input pin 13 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN14_gc	iom4809.h	/^    ADC_MUXPOS_AIN14_gc = (0x0E<<0),  \/* ADC input pin 14 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN15_gc	iom4809.h	/^    ADC_MUXPOS_AIN15_gc = (0x0F<<0),  \/* ADC input pin 15 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN1_gc	iom4809.h	/^    ADC_MUXPOS_AIN1_gc = (0x01<<0),  \/* ADC input pin 1 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN2_gc	iom4809.h	/^    ADC_MUXPOS_AIN2_gc = (0x02<<0),  \/* ADC input pin 2 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN3_gc	iom4809.h	/^    ADC_MUXPOS_AIN3_gc = (0x03<<0),  \/* ADC input pin 3 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN4_gc	iom4809.h	/^    ADC_MUXPOS_AIN4_gc = (0x04<<0),  \/* ADC input pin 4 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN5_gc	iom4809.h	/^    ADC_MUXPOS_AIN5_gc = (0x05<<0),  \/* ADC input pin 5 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN6_gc	iom4809.h	/^    ADC_MUXPOS_AIN6_gc = (0x06<<0),  \/* ADC input pin 6 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN7_gc	iom4809.h	/^    ADC_MUXPOS_AIN7_gc = (0x07<<0),  \/* ADC input pin 7 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN8_gc	iom4809.h	/^    ADC_MUXPOS_AIN8_gc = (0x08<<0),  \/* ADC input pin 8 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_AIN9_gc	iom4809.h	/^    ADC_MUXPOS_AIN9_gc = (0x09<<0),  \/* ADC input pin 9 *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_DACREF_gc	iom4809.h	/^    ADC_MUXPOS_DACREF_gc = (0x1C<<0),  \/* AC DAC Reference *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_GND_gc	iom4809.h	/^    ADC_MUXPOS_GND_gc = (0x1F<<0),  \/* 0V (GND) *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_TEMPSENSE_gc	iom4809.h	/^    ADC_MUXPOS_TEMPSENSE_gc = (0x1E<<0),  \/* Temperature sensor *\/$/;"	e	enum:ADC_MUXPOS_enum
ADC_MUXPOS_enum	iom4809.h	/^typedef enum ADC_MUXPOS_enum$/;"	g
ADC_MUXPOS_gm	iom4809.h	3030;"	d
ADC_MUXPOS_gp	iom4809.h	3031;"	d
ADC_MUXPOS_t	iom4809.h	/^} ADC_MUXPOS_t;$/;"	t	typeref:enum:ADC_MUXPOS_enum
ADC_PRESC0_bm	iom4809.h	2968;"	d
ADC_PRESC0_bp	iom4809.h	2969;"	d
ADC_PRESC1_bm	iom4809.h	2970;"	d
ADC_PRESC1_bp	iom4809.h	2971;"	d
ADC_PRESC2_bm	iom4809.h	2972;"	d
ADC_PRESC2_bp	iom4809.h	2973;"	d
ADC_PRESC_DIV128_gc	iom4809.h	/^    ADC_PRESC_DIV128_gc = (0x06<<0),  \/* CLK_PER divided by 128 *\/$/;"	e	enum:ADC_PRESC_enum
ADC_PRESC_DIV16_gc	iom4809.h	/^    ADC_PRESC_DIV16_gc = (0x03<<0),  \/* CLK_PER divided by 16 *\/$/;"	e	enum:ADC_PRESC_enum
ADC_PRESC_DIV256_gc	iom4809.h	/^    ADC_PRESC_DIV256_gc = (0x07<<0),  \/* CLK_PER divided by 256 *\/$/;"	e	enum:ADC_PRESC_enum
ADC_PRESC_DIV2_gc	iom4809.h	/^    ADC_PRESC_DIV2_gc = (0x00<<0),  \/* CLK_PER divided by 2 *\/$/;"	e	enum:ADC_PRESC_enum
ADC_PRESC_DIV32_gc	iom4809.h	/^    ADC_PRESC_DIV32_gc = (0x04<<0),  \/* CLK_PER divided by 32 *\/$/;"	e	enum:ADC_PRESC_enum
ADC_PRESC_DIV4_gc	iom4809.h	/^    ADC_PRESC_DIV4_gc = (0x01<<0),  \/* CLK_PER divided by 4 *\/$/;"	e	enum:ADC_PRESC_enum
ADC_PRESC_DIV64_gc	iom4809.h	/^    ADC_PRESC_DIV64_gc = (0x05<<0),  \/* CLK_PER divided by 64 *\/$/;"	e	enum:ADC_PRESC_enum
ADC_PRESC_DIV8_gc	iom4809.h	/^    ADC_PRESC_DIV8_gc = (0x02<<0),  \/* CLK_PER divided by 8 *\/$/;"	e	enum:ADC_PRESC_enum
ADC_PRESC_enum	iom4809.h	/^typedef enum ADC_PRESC_enum$/;"	g
ADC_PRESC_gm	iom4809.h	2966;"	d
ADC_PRESC_gp	iom4809.h	2967;"	d
ADC_PRESC_t	iom4809.h	/^} ADC_PRESC_t;$/;"	t	typeref:enum:ADC_PRESC_enum
ADC_REFSEL0_bm	iom4809.h	2976;"	d
ADC_REFSEL0_bp	iom4809.h	2977;"	d
ADC_REFSEL1_bm	iom4809.h	2978;"	d
ADC_REFSEL1_bp	iom4809.h	2979;"	d
ADC_REFSEL_INTREF_gc	iom4809.h	/^    ADC_REFSEL_INTREF_gc = (0x00<<4),  \/* Internal reference *\/$/;"	e	enum:ADC_REFSEL_enum
ADC_REFSEL_VDDREF_gc	iom4809.h	/^    ADC_REFSEL_VDDREF_gc = (0x01<<4),  \/* VDD *\/$/;"	e	enum:ADC_REFSEL_enum
ADC_REFSEL_VREFA_gc	iom4809.h	/^    ADC_REFSEL_VREFA_gc = (0x02<<4),  \/* External reference *\/$/;"	e	enum:ADC_REFSEL_enum
ADC_REFSEL_enum	iom4809.h	/^typedef enum ADC_REFSEL_enum$/;"	g
ADC_REFSEL_gm	iom4809.h	2974;"	d
ADC_REFSEL_gp	iom4809.h	2975;"	d
ADC_REFSEL_t	iom4809.h	/^} ADC_REFSEL_t;$/;"	t	typeref:enum:ADC_REFSEL_enum
ADC_RESRDY_bm	iom4809.h	3052;"	d
ADC_RESRDY_bp	iom4809.h	3053;"	d
ADC_RESSEL_10BIT_gc	iom4809.h	/^    ADC_RESSEL_10BIT_gc = (0x00<<2),  \/* 10-bit mode *\/$/;"	e	enum:ADC_RESSEL_enum
ADC_RESSEL_8BIT_gc	iom4809.h	/^    ADC_RESSEL_8BIT_gc = (0x01<<2),  \/* 8-bit mode *\/$/;"	e	enum:ADC_RESSEL_enum
ADC_RESSEL_bm	iom4809.h	2950;"	d
ADC_RESSEL_bp	iom4809.h	2951;"	d
ADC_RESSEL_enum	iom4809.h	/^typedef enum ADC_RESSEL_enum$/;"	g
ADC_RESSEL_t	iom4809.h	/^} ADC_RESSEL_t;$/;"	t	typeref:enum:ADC_RESSEL_enum
ADC_RUNSTBY_bm	iom4809.h	2952;"	d
ADC_RUNSTBY_bp	iom4809.h	2953;"	d
ADC_SAMPCAP_bm	iom4809.h	2980;"	d
ADC_SAMPCAP_bp	iom4809.h	2981;"	d
ADC_SAMPDLY0_bm	iom4809.h	2986;"	d
ADC_SAMPDLY0_bp	iom4809.h	2987;"	d
ADC_SAMPDLY1_bm	iom4809.h	2988;"	d
ADC_SAMPDLY1_bp	iom4809.h	2989;"	d
ADC_SAMPDLY2_bm	iom4809.h	2990;"	d
ADC_SAMPDLY2_bp	iom4809.h	2991;"	d
ADC_SAMPDLY3_bm	iom4809.h	2992;"	d
ADC_SAMPDLY3_bp	iom4809.h	2993;"	d
ADC_SAMPDLY_gm	iom4809.h	2984;"	d
ADC_SAMPDLY_gp	iom4809.h	2985;"	d
ADC_SAMPLEN0_bm	iom4809.h	3018;"	d
ADC_SAMPLEN0_bp	iom4809.h	3019;"	d
ADC_SAMPLEN1_bm	iom4809.h	3020;"	d
ADC_SAMPLEN1_bp	iom4809.h	3021;"	d
ADC_SAMPLEN2_bm	iom4809.h	3022;"	d
ADC_SAMPLEN2_bp	iom4809.h	3023;"	d
ADC_SAMPLEN3_bm	iom4809.h	3024;"	d
ADC_SAMPLEN3_bp	iom4809.h	3025;"	d
ADC_SAMPLEN4_bm	iom4809.h	3026;"	d
ADC_SAMPLEN4_bp	iom4809.h	3027;"	d
ADC_SAMPLEN_gm	iom4809.h	3016;"	d
ADC_SAMPLEN_gp	iom4809.h	3017;"	d
ADC_SAMPNUM0_bm	iom4809.h	2958;"	d
ADC_SAMPNUM0_bp	iom4809.h	2959;"	d
ADC_SAMPNUM1_bm	iom4809.h	2960;"	d
ADC_SAMPNUM1_bp	iom4809.h	2961;"	d
ADC_SAMPNUM2_bm	iom4809.h	2962;"	d
ADC_SAMPNUM2_bp	iom4809.h	2963;"	d
ADC_SAMPNUM_ACC16_gc	iom4809.h	/^    ADC_SAMPNUM_ACC16_gc = (0x04<<0),  \/* Accumulate 16 samples *\/$/;"	e	enum:ADC_SAMPNUM_enum
ADC_SAMPNUM_ACC1_gc	iom4809.h	/^    ADC_SAMPNUM_ACC1_gc = (0x00<<0),  \/* 1 ADC sample *\/$/;"	e	enum:ADC_SAMPNUM_enum
ADC_SAMPNUM_ACC2_gc	iom4809.h	/^    ADC_SAMPNUM_ACC2_gc = (0x01<<0),  \/* Accumulate 2 samples *\/$/;"	e	enum:ADC_SAMPNUM_enum
ADC_SAMPNUM_ACC32_gc	iom4809.h	/^    ADC_SAMPNUM_ACC32_gc = (0x05<<0),  \/* Accumulate 32 samples *\/$/;"	e	enum:ADC_SAMPNUM_enum
ADC_SAMPNUM_ACC4_gc	iom4809.h	/^    ADC_SAMPNUM_ACC4_gc = (0x02<<0),  \/* Accumulate 4 samples *\/$/;"	e	enum:ADC_SAMPNUM_enum
ADC_SAMPNUM_ACC64_gc	iom4809.h	/^    ADC_SAMPNUM_ACC64_gc = (0x06<<0),  \/* Accumulate 64 samples *\/$/;"	e	enum:ADC_SAMPNUM_enum
ADC_SAMPNUM_ACC8_gc	iom4809.h	/^    ADC_SAMPNUM_ACC8_gc = (0x03<<0),  \/* Accumulate 8 samples *\/$/;"	e	enum:ADC_SAMPNUM_enum
ADC_SAMPNUM_enum	iom4809.h	/^typedef enum ADC_SAMPNUM_enum$/;"	g
ADC_SAMPNUM_gm	iom4809.h	2956;"	d
ADC_SAMPNUM_gp	iom4809.h	2957;"	d
ADC_SAMPNUM_t	iom4809.h	/^} ADC_SAMPNUM_t;$/;"	t	typeref:enum:ADC_SAMPNUM_enum
ADC_STARTEI_bm	iom4809.h	3048;"	d
ADC_STARTEI_bp	iom4809.h	3049;"	d
ADC_STCONV_bm	iom4809.h	3044;"	d
ADC_STCONV_bp	iom4809.h	3045;"	d
ADC_TEMP0_bm	iom4809.h	3068;"	d
ADC_TEMP0_bp	iom4809.h	3069;"	d
ADC_TEMP1_bm	iom4809.h	3070;"	d
ADC_TEMP1_bp	iom4809.h	3071;"	d
ADC_TEMP2_bm	iom4809.h	3072;"	d
ADC_TEMP2_bp	iom4809.h	3073;"	d
ADC_TEMP3_bm	iom4809.h	3074;"	d
ADC_TEMP3_bp	iom4809.h	3075;"	d
ADC_TEMP4_bm	iom4809.h	3076;"	d
ADC_TEMP4_bp	iom4809.h	3077;"	d
ADC_TEMP5_bm	iom4809.h	3078;"	d
ADC_TEMP5_bp	iom4809.h	3079;"	d
ADC_TEMP6_bm	iom4809.h	3080;"	d
ADC_TEMP6_bp	iom4809.h	3081;"	d
ADC_TEMP7_bm	iom4809.h	3082;"	d
ADC_TEMP7_bp	iom4809.h	3083;"	d
ADC_TEMP_gm	iom4809.h	3066;"	d
ADC_TEMP_gp	iom4809.h	3067;"	d
ADC_WCMP_bm	iom4809.h	3054;"	d
ADC_WCMP_bp	iom4809.h	3055;"	d
ADC_WINCM0_bm	iom4809.h	3008;"	d
ADC_WINCM0_bp	iom4809.h	3009;"	d
ADC_WINCM1_bm	iom4809.h	3010;"	d
ADC_WINCM1_bp	iom4809.h	3011;"	d
ADC_WINCM2_bm	iom4809.h	3012;"	d
ADC_WINCM2_bp	iom4809.h	3013;"	d
ADC_WINCM_ABOVE_gc	iom4809.h	/^    ADC_WINCM_ABOVE_gc = (0x02<<0),  \/* Above Window *\/$/;"	e	enum:ADC_WINCM_enum
ADC_WINCM_BELOW_gc	iom4809.h	/^    ADC_WINCM_BELOW_gc = (0x01<<0),  \/* Below Window *\/$/;"	e	enum:ADC_WINCM_enum
ADC_WINCM_INSIDE_gc	iom4809.h	/^    ADC_WINCM_INSIDE_gc = (0x03<<0),  \/* Inside Window *\/$/;"	e	enum:ADC_WINCM_enum
ADC_WINCM_NONE_gc	iom4809.h	/^    ADC_WINCM_NONE_gc = (0x00<<0),  \/* No Window Comparison *\/$/;"	e	enum:ADC_WINCM_enum
ADC_WINCM_OUTSIDE_gc	iom4809.h	/^    ADC_WINCM_OUTSIDE_gc = (0x04<<0),  \/* Outside Window *\/$/;"	e	enum:ADC_WINCM_enum
ADC_WINCM_enum	iom4809.h	/^typedef enum ADC_WINCM_enum$/;"	g
ADC_WINCM_gm	iom4809.h	3006;"	d
ADC_WINCM_gp	iom4809.h	3007;"	d
ADC_WINCM_t	iom4809.h	/^} ADC_WINCM_t;$/;"	t	typeref:enum:ADC_WINCM_enum
ADC_struct	iom4809.h	/^typedef struct ADC_struct$/;"	s
ADC_t	iom4809.h	/^} ADC_t;$/;"	t	typeref:struct:ADC_struct
APPEND	iom4809.h	/^    register8_t APPEND;  \/* Application Code Section End *\/$/;"	m	struct:FUSE_struct
BOD	iom4809.h	2108;"	d
BODCFG	iom4809.h	/^    register8_t BODCFG;  \/* BOD Configuration *\/$/;"	m	struct:FUSE_struct
BOD_ACTIVE0_bm	iom4809.h	3102;"	d
BOD_ACTIVE0_bp	iom4809.h	3103;"	d
BOD_ACTIVE1_bm	iom4809.h	3104;"	d
BOD_ACTIVE1_bp	iom4809.h	3105;"	d
BOD_ACTIVE_DIS_gc	iom4809.h	/^    BOD_ACTIVE_DIS_gc = (0x00<<2),  \/* Disabled *\/$/;"	e	enum:BOD_ACTIVE_enum
BOD_ACTIVE_ENABLED_gc	iom4809.h	/^    BOD_ACTIVE_ENABLED_gc = (0x01<<2),  \/* Enabled *\/$/;"	e	enum:BOD_ACTIVE_enum
BOD_ACTIVE_ENWAKE_gc	iom4809.h	/^    BOD_ACTIVE_ENWAKE_gc = (0x03<<2),  \/* Enabled with wake-up halted until BOD is ready *\/$/;"	e	enum:BOD_ACTIVE_enum
BOD_ACTIVE_SAMPLED_gc	iom4809.h	/^    BOD_ACTIVE_SAMPLED_gc = (0x02<<2),  \/* Sampled *\/$/;"	e	enum:BOD_ACTIVE_enum
BOD_ACTIVE_enum	iom4809.h	/^typedef enum BOD_ACTIVE_enum$/;"	g
BOD_ACTIVE_gm	iom4809.h	3100;"	d
BOD_ACTIVE_gp	iom4809.h	3101;"	d
BOD_ACTIVE_t	iom4809.h	/^} BOD_ACTIVE_t;$/;"	t	typeref:enum:BOD_ACTIVE_enum
BOD_CTRLA	iom4809.h	2234;"	d
BOD_CTRLB	iom4809.h	2235;"	d
BOD_INTCTRL	iom4809.h	2237;"	d
BOD_INTFLAGS	iom4809.h	2238;"	d
BOD_LVL0_bm	iom4809.h	3112;"	d
BOD_LVL0_bp	iom4809.h	3113;"	d
BOD_LVL1_bm	iom4809.h	3114;"	d
BOD_LVL1_bp	iom4809.h	3115;"	d
BOD_LVL2_bm	iom4809.h	3116;"	d
BOD_LVL2_bp	iom4809.h	3117;"	d
BOD_LVL_BODLEVEL0_gc	iom4809.h	/^    BOD_LVL_BODLEVEL0_gc = (0x00<<0),  \/* 1.8 V *\/$/;"	e	enum:BOD_LVL_enum
BOD_LVL_BODLEVEL1_gc	iom4809.h	/^    BOD_LVL_BODLEVEL1_gc = (0x01<<0),  \/* 2.1 V *\/$/;"	e	enum:BOD_LVL_enum
BOD_LVL_BODLEVEL2_gc	iom4809.h	/^    BOD_LVL_BODLEVEL2_gc = (0x02<<0),  \/* 2.6 V *\/$/;"	e	enum:BOD_LVL_enum
BOD_LVL_BODLEVEL3_gc	iom4809.h	/^    BOD_LVL_BODLEVEL3_gc = (0x03<<0),  \/* 2.9 V *\/$/;"	e	enum:BOD_LVL_enum
BOD_LVL_BODLEVEL4_gc	iom4809.h	/^    BOD_LVL_BODLEVEL4_gc = (0x04<<0),  \/* 3.3 V *\/$/;"	e	enum:BOD_LVL_enum
BOD_LVL_BODLEVEL5_gc	iom4809.h	/^    BOD_LVL_BODLEVEL5_gc = (0x05<<0),  \/* 3.7 V *\/$/;"	e	enum:BOD_LVL_enum
BOD_LVL_BODLEVEL6_gc	iom4809.h	/^    BOD_LVL_BODLEVEL6_gc = (0x06<<0),  \/* 4.0 V *\/$/;"	e	enum:BOD_LVL_enum
BOD_LVL_BODLEVEL7_gc	iom4809.h	/^    BOD_LVL_BODLEVEL7_gc = (0x07<<0),  \/* 4.2 V *\/$/;"	e	enum:BOD_LVL_enum
BOD_LVL_enum	iom4809.h	/^typedef enum BOD_LVL_enum$/;"	g
BOD_LVL_gm	iom4809.h	3110;"	d
BOD_LVL_gp	iom4809.h	3111;"	d
BOD_LVL_t	iom4809.h	/^} BOD_LVL_t;$/;"	t	typeref:enum:BOD_LVL_enum
BOD_SAMPFREQ_125HZ_gc	iom4809.h	/^    BOD_SAMPFREQ_125HZ_gc = (0x01<<4),  \/* 125Hz sampling frequency *\/$/;"	e	enum:BOD_SAMPFREQ_enum
BOD_SAMPFREQ_1KHZ_gc	iom4809.h	/^    BOD_SAMPFREQ_1KHZ_gc = (0x00<<4),  \/* 1kHz sampling frequency *\/$/;"	e	enum:BOD_SAMPFREQ_enum
BOD_SAMPFREQ_bm	iom4809.h	3106;"	d
BOD_SAMPFREQ_bp	iom4809.h	3107;"	d
BOD_SAMPFREQ_enum	iom4809.h	/^typedef enum BOD_SAMPFREQ_enum$/;"	g
BOD_SAMPFREQ_t	iom4809.h	/^} BOD_SAMPFREQ_t;$/;"	t	typeref:enum:BOD_SAMPFREQ_enum
BOD_SLEEP0_bm	iom4809.h	3096;"	d
BOD_SLEEP0_bp	iom4809.h	3097;"	d
BOD_SLEEP1_bm	iom4809.h	3098;"	d
BOD_SLEEP1_bp	iom4809.h	3099;"	d
BOD_SLEEP_DIS_gc	iom4809.h	/^    BOD_SLEEP_DIS_gc = (0x00<<0),  \/* Disabled *\/$/;"	e	enum:BOD_SLEEP_enum
BOD_SLEEP_ENABLED_gc	iom4809.h	/^    BOD_SLEEP_ENABLED_gc = (0x01<<0),  \/* Enabled *\/$/;"	e	enum:BOD_SLEEP_enum
BOD_SLEEP_SAMPLED_gc	iom4809.h	/^    BOD_SLEEP_SAMPLED_gc = (0x02<<0),  \/* Sampled *\/$/;"	e	enum:BOD_SLEEP_enum
BOD_SLEEP_enum	iom4809.h	/^typedef enum BOD_SLEEP_enum$/;"	g
BOD_SLEEP_gm	iom4809.h	3094;"	d
BOD_SLEEP_gp	iom4809.h	3095;"	d
BOD_SLEEP_t	iom4809.h	/^} BOD_SLEEP_t;$/;"	t	typeref:enum:BOD_SLEEP_enum
BOD_STATUS	iom4809.h	2239;"	d
BOD_VLMCFG0_bm	iom4809.h	3132;"	d
BOD_VLMCFG0_bp	iom4809.h	3133;"	d
BOD_VLMCFG1_bm	iom4809.h	3134;"	d
BOD_VLMCFG1_bp	iom4809.h	3135;"	d
BOD_VLMCFG_ABOVE_gc	iom4809.h	/^    BOD_VLMCFG_ABOVE_gc = (0x01<<1),  \/* Interrupt when supply goes above VLM level *\/$/;"	e	enum:BOD_VLMCFG_enum
BOD_VLMCFG_BELOW_gc	iom4809.h	/^    BOD_VLMCFG_BELOW_gc = (0x00<<1),  \/* Interrupt when supply goes below VLM level *\/$/;"	e	enum:BOD_VLMCFG_enum
BOD_VLMCFG_CROSS_gc	iom4809.h	/^    BOD_VLMCFG_CROSS_gc = (0x02<<1),  \/* Interrupt when supply crosses VLM level *\/$/;"	e	enum:BOD_VLMCFG_enum
BOD_VLMCFG_enum	iom4809.h	/^typedef enum BOD_VLMCFG_enum$/;"	g
BOD_VLMCFG_gm	iom4809.h	3130;"	d
BOD_VLMCFG_gp	iom4809.h	3131;"	d
BOD_VLMCFG_t	iom4809.h	/^} BOD_VLMCFG_t;$/;"	t	typeref:enum:BOD_VLMCFG_enum
BOD_VLMCTRLA	iom4809.h	2236;"	d
BOD_VLMIE_bm	iom4809.h	3128;"	d
BOD_VLMIE_bp	iom4809.h	3129;"	d
BOD_VLMIF_bm	iom4809.h	3138;"	d
BOD_VLMIF_bp	iom4809.h	3139;"	d
BOD_VLMLVL0_bm	iom4809.h	3122;"	d
BOD_VLMLVL0_bp	iom4809.h	3123;"	d
BOD_VLMLVL1_bm	iom4809.h	3124;"	d
BOD_VLMLVL1_bp	iom4809.h	3125;"	d
BOD_VLMLVL_15ABOVE_gc	iom4809.h	/^    BOD_VLMLVL_15ABOVE_gc = (0x01<<0),  \/* VLM threshold 15% above BOD level *\/$/;"	e	enum:BOD_VLMLVL_enum
BOD_VLMLVL_25ABOVE_gc	iom4809.h	/^    BOD_VLMLVL_25ABOVE_gc = (0x02<<0),  \/* VLM threshold 25% above BOD level *\/$/;"	e	enum:BOD_VLMLVL_enum
BOD_VLMLVL_5ABOVE_gc	iom4809.h	/^    BOD_VLMLVL_5ABOVE_gc = (0x00<<0),  \/* VLM threshold 5% above BOD level *\/$/;"	e	enum:BOD_VLMLVL_enum
BOD_VLMLVL_enum	iom4809.h	/^typedef enum BOD_VLMLVL_enum$/;"	g
BOD_VLMLVL_gm	iom4809.h	3120;"	d
BOD_VLMLVL_gp	iom4809.h	3121;"	d
BOD_VLMLVL_t	iom4809.h	/^} BOD_VLMLVL_t;$/;"	t	typeref:enum:BOD_VLMLVL_enum
BOD_VLMS_bm	iom4809.h	3142;"	d
BOD_VLMS_bp	iom4809.h	3143;"	d
BOD_VLM_vect	iom4809.h	4960;"	d
BOD_VLM_vect_num	iom4809.h	4959;"	d
BOD_struct	iom4809.h	/^typedef struct BOD_struct$/;"	s
BOD_t	iom4809.h	/^} BOD_t;$/;"	t	typeref:struct:BOD_struct
BOOTEND	iom4809.h	/^    register8_t BOOTEND;  \/* Boot Section End *\/$/;"	m	struct:FUSE_struct
CALIB	iom4809.h	/^    register8_t CALIB;  \/* Calibration *\/$/;"	m	struct:ADC_struct
CALIB	iom4809.h	/^    register8_t CALIB;  \/* Calibration *\/$/;"	m	struct:RTC_struct
CCL	iom4809.h	2115;"	d
CCLROUTEA	iom4809.h	/^    register8_t CCLROUTEA;  \/* Port Multiplexer CCL *\/$/;"	m	struct:PORTMUX_struct
CCL_CCL_vect	iom4809.h	4970;"	d
CCL_CCL_vect_num	iom4809.h	4969;"	d
CCL_CLKSRC0_bm	iom4809.h	3214;"	d
CCL_CLKSRC0_bp	iom4809.h	3215;"	d
CCL_CLKSRC1_bm	iom4809.h	3216;"	d
CCL_CLKSRC1_bp	iom4809.h	3217;"	d
CCL_CLKSRC2_bm	iom4809.h	3218;"	d
CCL_CLKSRC2_bp	iom4809.h	3219;"	d
CCL_CLKSRC_CLKPER_gc	iom4809.h	/^    CCL_CLKSRC_CLKPER_gc = (0x00<<1),  \/* CLK_PER is clocking the LUT *\/$/;"	e	enum:CCL_CLKSRC_enum
CCL_CLKSRC_IN2_gc	iom4809.h	/^    CCL_CLKSRC_IN2_gc = (0x01<<1),  \/* IN[2] is clocking the LUT *\/$/;"	e	enum:CCL_CLKSRC_enum
CCL_CLKSRC_OSC20M_gc	iom4809.h	/^    CCL_CLKSRC_OSC20M_gc = (0x04<<1),  \/* 20MHz oscillator before prescaler is clocking the LUT *\/$/;"	e	enum:CCL_CLKSRC_enum
CCL_CLKSRC_OSCULP1K_gc	iom4809.h	/^    CCL_CLKSRC_OSCULP1K_gc = (0x06<<1),  \/* 32kHz oscillator after DIV32 is clocking the LUT *\/$/;"	e	enum:CCL_CLKSRC_enum
CCL_CLKSRC_OSCULP32K_gc	iom4809.h	/^    CCL_CLKSRC_OSCULP32K_gc = (0x05<<1),  \/* 32kHz oscillator is clocking the LUT *\/$/;"	e	enum:CCL_CLKSRC_enum
CCL_CLKSRC_enum	iom4809.h	/^typedef enum CCL_CLKSRC_enum$/;"	g
CCL_CLKSRC_gm	iom4809.h	3212;"	d
CCL_CLKSRC_gp	iom4809.h	3213;"	d
CCL_CLKSRC_t	iom4809.h	/^} CCL_CLKSRC_t;$/;"	t	typeref:enum:CCL_CLKSRC_enum
CCL_CTRLA	iom4809.h	2327;"	d
CCL_EDGEDET_DIS_gc	iom4809.h	/^    CCL_EDGEDET_DIS_gc = (0x00<<7),  \/* Edge detector is disabled *\/$/;"	e	enum:CCL_EDGEDET_enum
CCL_EDGEDET_EN_gc	iom4809.h	/^    CCL_EDGEDET_EN_gc = (0x01<<7),  \/* Edge detector is enabled *\/$/;"	e	enum:CCL_EDGEDET_enum
CCL_EDGEDET_bm	iom4809.h	3228;"	d
CCL_EDGEDET_bp	iom4809.h	3229;"	d
CCL_EDGEDET_enum	iom4809.h	/^typedef enum CCL_EDGEDET_enum$/;"	g
CCL_EDGEDET_t	iom4809.h	/^} CCL_EDGEDET_t;$/;"	t	typeref:enum:CCL_EDGEDET_enum
CCL_ENABLE_bm	iom4809.h	3147;"	d
CCL_ENABLE_bp	iom4809.h	3148;"	d
CCL_FILTSEL0_bm	iom4809.h	3222;"	d
CCL_FILTSEL0_bp	iom4809.h	3223;"	d
CCL_FILTSEL1_bm	iom4809.h	3224;"	d
CCL_FILTSEL1_bp	iom4809.h	3225;"	d
CCL_FILTSEL_DISABLE_gc	iom4809.h	/^    CCL_FILTSEL_DISABLE_gc = (0x00<<4),  \/* Filter disabled *\/$/;"	e	enum:CCL_FILTSEL_enum
CCL_FILTSEL_FILTER_gc	iom4809.h	/^    CCL_FILTSEL_FILTER_gc = (0x02<<4),  \/* Filter enabled *\/$/;"	e	enum:CCL_FILTSEL_enum
CCL_FILTSEL_SYNCH_gc	iom4809.h	/^    CCL_FILTSEL_SYNCH_gc = (0x01<<4),  \/* Synchronizer enabled *\/$/;"	e	enum:CCL_FILTSEL_enum
CCL_FILTSEL_enum	iom4809.h	/^typedef enum CCL_FILTSEL_enum$/;"	g
CCL_FILTSEL_gm	iom4809.h	3220;"	d
CCL_FILTSEL_gp	iom4809.h	3221;"	d
CCL_FILTSEL_t	iom4809.h	/^} CCL_FILTSEL_t;$/;"	t	typeref:enum:CCL_FILTSEL_enum
CCL_INSEL00_bm	iom4809.h	3234;"	d
CCL_INSEL00_bp	iom4809.h	3235;"	d
CCL_INSEL01_bm	iom4809.h	3236;"	d
CCL_INSEL01_bp	iom4809.h	3237;"	d
CCL_INSEL02_bm	iom4809.h	3238;"	d
CCL_INSEL02_bp	iom4809.h	3239;"	d
CCL_INSEL03_bm	iom4809.h	3240;"	d
CCL_INSEL03_bp	iom4809.h	3241;"	d
CCL_INSEL0_AC0_gc	iom4809.h	/^    CCL_INSEL0_AC0_gc = (0x06<<0),  \/* AC0 OUT input source *\/$/;"	e	enum:CCL_INSEL0_enum
CCL_INSEL0_EVENTA_gc	iom4809.h	/^    CCL_INSEL0_EVENTA_gc = (0x03<<0),  \/* Event input source A *\/$/;"	e	enum:CCL_INSEL0_enum
CCL_INSEL0_EVENTB_gc	iom4809.h	/^    CCL_INSEL0_EVENTB_gc = (0x04<<0),  \/* Event input source B *\/$/;"	e	enum:CCL_INSEL0_enum
CCL_INSEL0_FEEDBACK_gc	iom4809.h	/^    CCL_INSEL0_FEEDBACK_gc = (0x01<<0),  \/* Feedback input source *\/$/;"	e	enum:CCL_INSEL0_enum
CCL_INSEL0_IO_gc	iom4809.h	/^    CCL_INSEL0_IO_gc = (0x05<<0),  \/* IO pin LUTn-IN0 input source *\/$/;"	e	enum:CCL_INSEL0_enum
CCL_INSEL0_LINK_gc	iom4809.h	/^    CCL_INSEL0_LINK_gc = (0x02<<0),  \/* Linked LUT input source *\/$/;"	e	enum:CCL_INSEL0_enum
CCL_INSEL0_MASK_gc	iom4809.h	/^    CCL_INSEL0_MASK_gc = (0x00<<0),  \/* Masked input *\/$/;"	e	enum:CCL_INSEL0_enum
CCL_INSEL0_SPI0_gc	iom4809.h	/^    CCL_INSEL0_SPI0_gc = (0x09<<0),  \/* SPI0 MOSI input source *\/$/;"	e	enum:CCL_INSEL0_enum
CCL_INSEL0_TCA0_gc	iom4809.h	/^    CCL_INSEL0_TCA0_gc = (0x0A<<0),  \/* TCA0 WO0 input source *\/$/;"	e	enum:CCL_INSEL0_enum
CCL_INSEL0_TCB0_gc	iom4809.h	/^    CCL_INSEL0_TCB0_gc = (0x0C<<0),  \/* TCB0 WO input source *\/$/;"	e	enum:CCL_INSEL0_enum
CCL_INSEL0_USART0_gc	iom4809.h	/^    CCL_INSEL0_USART0_gc = (0x08<<0),  \/* USART0 TXD input source *\/$/;"	e	enum:CCL_INSEL0_enum
CCL_INSEL0_enum	iom4809.h	/^typedef enum CCL_INSEL0_enum$/;"	g
CCL_INSEL0_gm	iom4809.h	3232;"	d
CCL_INSEL0_gp	iom4809.h	3233;"	d
CCL_INSEL0_t	iom4809.h	/^} CCL_INSEL0_t;$/;"	t	typeref:enum:CCL_INSEL0_enum
CCL_INSEL10_bm	iom4809.h	3244;"	d
CCL_INSEL10_bp	iom4809.h	3245;"	d
CCL_INSEL11_bm	iom4809.h	3246;"	d
CCL_INSEL11_bp	iom4809.h	3247;"	d
CCL_INSEL12_bm	iom4809.h	3248;"	d
CCL_INSEL12_bp	iom4809.h	3249;"	d
CCL_INSEL13_bm	iom4809.h	3250;"	d
CCL_INSEL13_bp	iom4809.h	3251;"	d
CCL_INSEL1_AC0_gc	iom4809.h	/^    CCL_INSEL1_AC0_gc = (0x06<<4),  \/* AC0 OUT input source *\/$/;"	e	enum:CCL_INSEL1_enum
CCL_INSEL1_EVENTA_gc	iom4809.h	/^    CCL_INSEL1_EVENTA_gc = (0x03<<4),  \/* Event input source A *\/$/;"	e	enum:CCL_INSEL1_enum
CCL_INSEL1_EVENTB_gc	iom4809.h	/^    CCL_INSEL1_EVENTB_gc = (0x04<<4),  \/* Event input source B *\/$/;"	e	enum:CCL_INSEL1_enum
CCL_INSEL1_FEEDBACK_gc	iom4809.h	/^    CCL_INSEL1_FEEDBACK_gc = (0x01<<4),  \/* Feedback input source *\/$/;"	e	enum:CCL_INSEL1_enum
CCL_INSEL1_IO_gc	iom4809.h	/^    CCL_INSEL1_IO_gc = (0x05<<4),  \/* IO pin LUTn-N1 input source *\/$/;"	e	enum:CCL_INSEL1_enum
CCL_INSEL1_LINK_gc	iom4809.h	/^    CCL_INSEL1_LINK_gc = (0x02<<4),  \/* Linked LUT input source *\/$/;"	e	enum:CCL_INSEL1_enum
CCL_INSEL1_MASK_gc	iom4809.h	/^    CCL_INSEL1_MASK_gc = (0x00<<4),  \/* Masked input *\/$/;"	e	enum:CCL_INSEL1_enum
CCL_INSEL1_SPI0_gc	iom4809.h	/^    CCL_INSEL1_SPI0_gc = (0x09<<4),  \/* SPI0 MOSI input source *\/$/;"	e	enum:CCL_INSEL1_enum
CCL_INSEL1_TCA0_gc	iom4809.h	/^    CCL_INSEL1_TCA0_gc = (0x0A<<4),  \/* TCA0 WO1 input source *\/$/;"	e	enum:CCL_INSEL1_enum
CCL_INSEL1_TCB1_gc	iom4809.h	/^    CCL_INSEL1_TCB1_gc = (0x0C<<4),  \/* TCB1 WO input source *\/$/;"	e	enum:CCL_INSEL1_enum
CCL_INSEL1_USART1_gc	iom4809.h	/^    CCL_INSEL1_USART1_gc = (0x08<<4),  \/* USART1 TXD input source *\/$/;"	e	enum:CCL_INSEL1_enum
CCL_INSEL1_enum	iom4809.h	/^typedef enum CCL_INSEL1_enum$/;"	g
CCL_INSEL1_gm	iom4809.h	3242;"	d
CCL_INSEL1_gp	iom4809.h	3243;"	d
CCL_INSEL1_t	iom4809.h	/^} CCL_INSEL1_t;$/;"	t	typeref:enum:CCL_INSEL1_enum
CCL_INSEL20_bm	iom4809.h	3256;"	d
CCL_INSEL20_bp	iom4809.h	3257;"	d
CCL_INSEL21_bm	iom4809.h	3258;"	d
CCL_INSEL21_bp	iom4809.h	3259;"	d
CCL_INSEL22_bm	iom4809.h	3260;"	d
CCL_INSEL22_bp	iom4809.h	3261;"	d
CCL_INSEL23_bm	iom4809.h	3262;"	d
CCL_INSEL23_bp	iom4809.h	3263;"	d
CCL_INSEL2_AC0_gc	iom4809.h	/^    CCL_INSEL2_AC0_gc = (0x06<<0),  \/* AC0 OUT input source *\/$/;"	e	enum:CCL_INSEL2_enum
CCL_INSEL2_EVENTA_gc	iom4809.h	/^    CCL_INSEL2_EVENTA_gc = (0x03<<0),  \/* Event input source A *\/$/;"	e	enum:CCL_INSEL2_enum
CCL_INSEL2_EVENTB_gc	iom4809.h	/^    CCL_INSEL2_EVENTB_gc = (0x04<<0),  \/* Event input source B *\/$/;"	e	enum:CCL_INSEL2_enum
CCL_INSEL2_FEEDBACK_gc	iom4809.h	/^    CCL_INSEL2_FEEDBACK_gc = (0x01<<0),  \/* Feedback input source *\/$/;"	e	enum:CCL_INSEL2_enum
CCL_INSEL2_IO_gc	iom4809.h	/^    CCL_INSEL2_IO_gc = (0x05<<0),  \/* IO pin LUTn-IN2 input source *\/$/;"	e	enum:CCL_INSEL2_enum
CCL_INSEL2_LINK_gc	iom4809.h	/^    CCL_INSEL2_LINK_gc = (0x02<<0),  \/* Linked LUT input source *\/$/;"	e	enum:CCL_INSEL2_enum
CCL_INSEL2_MASK_gc	iom4809.h	/^    CCL_INSEL2_MASK_gc = (0x00<<0),  \/* Masked input *\/$/;"	e	enum:CCL_INSEL2_enum
CCL_INSEL2_SPI0_gc	iom4809.h	/^    CCL_INSEL2_SPI0_gc = (0x09<<0),  \/* SPI0 SCK input source *\/$/;"	e	enum:CCL_INSEL2_enum
CCL_INSEL2_TCA0_gc	iom4809.h	/^    CCL_INSEL2_TCA0_gc = (0x0A<<0),  \/* TCA0 WO2 input source *\/$/;"	e	enum:CCL_INSEL2_enum
CCL_INSEL2_TCB2_gc	iom4809.h	/^    CCL_INSEL2_TCB2_gc = (0x0C<<0),  \/* TCB2 WO input source *\/$/;"	e	enum:CCL_INSEL2_enum
CCL_INSEL2_USART2_gc	iom4809.h	/^    CCL_INSEL2_USART2_gc = (0x08<<0),  \/* USART2 TXD input source *\/$/;"	e	enum:CCL_INSEL2_enum
CCL_INSEL2_enum	iom4809.h	/^typedef enum CCL_INSEL2_enum$/;"	g
CCL_INSEL2_gm	iom4809.h	3254;"	d
CCL_INSEL2_gp	iom4809.h	3255;"	d
CCL_INSEL2_t	iom4809.h	/^} CCL_INSEL2_t;$/;"	t	typeref:enum:CCL_INSEL2_enum
CCL_INT0_bm	iom4809.h	3201;"	d
CCL_INT0_bp	iom4809.h	3202;"	d
CCL_INT1_bm	iom4809.h	3203;"	d
CCL_INT1_bp	iom4809.h	3204;"	d
CCL_INT2_bm	iom4809.h	3205;"	d
CCL_INT2_bp	iom4809.h	3206;"	d
CCL_INT3_bm	iom4809.h	3207;"	d
CCL_INT3_bp	iom4809.h	3208;"	d
CCL_INTCTRL0	iom4809.h	2330;"	d
CCL_INTFLAGS	iom4809.h	2331;"	d
CCL_INTMODE00_bm	iom4809.h	3175;"	d
CCL_INTMODE00_bp	iom4809.h	3176;"	d
CCL_INTMODE01_bm	iom4809.h	3177;"	d
CCL_INTMODE01_bp	iom4809.h	3178;"	d
CCL_INTMODE0_BOTH_gc	iom4809.h	/^    CCL_INTMODE0_BOTH_gc = (0x03<<0),  \/* Sense both edges *\/$/;"	e	enum:CCL_INTMODE0_enum
CCL_INTMODE0_FALLING_gc	iom4809.h	/^    CCL_INTMODE0_FALLING_gc = (0x02<<0),  \/* Sense falling edge *\/$/;"	e	enum:CCL_INTMODE0_enum
CCL_INTMODE0_INTDISABLE_gc	iom4809.h	/^    CCL_INTMODE0_INTDISABLE_gc = (0x00<<0),  \/* Interrupt disabled *\/$/;"	e	enum:CCL_INTMODE0_enum
CCL_INTMODE0_RISING_gc	iom4809.h	/^    CCL_INTMODE0_RISING_gc = (0x01<<0),  \/* Sense rising edge *\/$/;"	e	enum:CCL_INTMODE0_enum
CCL_INTMODE0_enum	iom4809.h	/^typedef enum CCL_INTMODE0_enum$/;"	g
CCL_INTMODE0_gm	iom4809.h	3173;"	d
CCL_INTMODE0_gp	iom4809.h	3174;"	d
CCL_INTMODE0_t	iom4809.h	/^} CCL_INTMODE0_t;$/;"	t	typeref:enum:CCL_INTMODE0_enum
CCL_INTMODE10_bm	iom4809.h	3181;"	d
CCL_INTMODE10_bp	iom4809.h	3182;"	d
CCL_INTMODE11_bm	iom4809.h	3183;"	d
CCL_INTMODE11_bp	iom4809.h	3184;"	d
CCL_INTMODE1_BOTH_gc	iom4809.h	/^    CCL_INTMODE1_BOTH_gc = (0x03<<2),  \/* Sense both edges *\/$/;"	e	enum:CCL_INTMODE1_enum
CCL_INTMODE1_FALLING_gc	iom4809.h	/^    CCL_INTMODE1_FALLING_gc = (0x02<<2),  \/* Sense falling edge *\/$/;"	e	enum:CCL_INTMODE1_enum
CCL_INTMODE1_INTDISABLE_gc	iom4809.h	/^    CCL_INTMODE1_INTDISABLE_gc = (0x00<<2),  \/* Interrupt disabled *\/$/;"	e	enum:CCL_INTMODE1_enum
CCL_INTMODE1_RISING_gc	iom4809.h	/^    CCL_INTMODE1_RISING_gc = (0x01<<2),  \/* Sense rising edge *\/$/;"	e	enum:CCL_INTMODE1_enum
CCL_INTMODE1_enum	iom4809.h	/^typedef enum CCL_INTMODE1_enum$/;"	g
CCL_INTMODE1_gm	iom4809.h	3179;"	d
CCL_INTMODE1_gp	iom4809.h	3180;"	d
CCL_INTMODE1_t	iom4809.h	/^} CCL_INTMODE1_t;$/;"	t	typeref:enum:CCL_INTMODE1_enum
CCL_INTMODE20_bm	iom4809.h	3187;"	d
CCL_INTMODE20_bp	iom4809.h	3188;"	d
CCL_INTMODE21_bm	iom4809.h	3189;"	d
CCL_INTMODE21_bp	iom4809.h	3190;"	d
CCL_INTMODE2_BOTH_gc	iom4809.h	/^    CCL_INTMODE2_BOTH_gc = (0x03<<4),  \/* Sense both edges *\/$/;"	e	enum:CCL_INTMODE2_enum
CCL_INTMODE2_FALLING_gc	iom4809.h	/^    CCL_INTMODE2_FALLING_gc = (0x02<<4),  \/* Sense falling edge *\/$/;"	e	enum:CCL_INTMODE2_enum
CCL_INTMODE2_INTDISABLE_gc	iom4809.h	/^    CCL_INTMODE2_INTDISABLE_gc = (0x00<<4),  \/* Interrupt disabled *\/$/;"	e	enum:CCL_INTMODE2_enum
CCL_INTMODE2_RISING_gc	iom4809.h	/^    CCL_INTMODE2_RISING_gc = (0x01<<4),  \/* Sense rising edge *\/$/;"	e	enum:CCL_INTMODE2_enum
CCL_INTMODE2_enum	iom4809.h	/^typedef enum CCL_INTMODE2_enum$/;"	g
CCL_INTMODE2_gm	iom4809.h	3185;"	d
CCL_INTMODE2_gp	iom4809.h	3186;"	d
CCL_INTMODE2_t	iom4809.h	/^} CCL_INTMODE2_t;$/;"	t	typeref:enum:CCL_INTMODE2_enum
CCL_INTMODE30_bm	iom4809.h	3193;"	d
CCL_INTMODE30_bp	iom4809.h	3194;"	d
CCL_INTMODE31_bm	iom4809.h	3195;"	d
CCL_INTMODE31_bp	iom4809.h	3196;"	d
CCL_INTMODE3_BOTH_gc	iom4809.h	/^    CCL_INTMODE3_BOTH_gc = (0x03<<6),  \/* Sense both edges *\/$/;"	e	enum:CCL_INTMODE3_enum
CCL_INTMODE3_FALLING_gc	iom4809.h	/^    CCL_INTMODE3_FALLING_gc = (0x02<<6),  \/* Sense falling edge *\/$/;"	e	enum:CCL_INTMODE3_enum
CCL_INTMODE3_INTDISABLE_gc	iom4809.h	/^    CCL_INTMODE3_INTDISABLE_gc = (0x00<<6),  \/* Interrupt disabled *\/$/;"	e	enum:CCL_INTMODE3_enum
CCL_INTMODE3_RISING_gc	iom4809.h	/^    CCL_INTMODE3_RISING_gc = (0x01<<6),  \/* Sense rising edge *\/$/;"	e	enum:CCL_INTMODE3_enum
CCL_INTMODE3_enum	iom4809.h	/^typedef enum CCL_INTMODE3_enum$/;"	g
CCL_INTMODE3_gm	iom4809.h	3191;"	d
CCL_INTMODE3_gp	iom4809.h	3192;"	d
CCL_INTMODE3_t	iom4809.h	/^} CCL_INTMODE3_t;$/;"	t	typeref:enum:CCL_INTMODE3_enum
CCL_INT_gm	iom4809.h	3199;"	d
CCL_INT_gp	iom4809.h	3200;"	d
CCL_LUT0CTRLA	iom4809.h	2332;"	d
CCL_LUT0CTRLB	iom4809.h	2333;"	d
CCL_LUT0CTRLC	iom4809.h	2334;"	d
CCL_LUT1CTRLA	iom4809.h	2336;"	d
CCL_LUT1CTRLB	iom4809.h	2337;"	d
CCL_LUT1CTRLC	iom4809.h	2338;"	d
CCL_LUT2CTRLA	iom4809.h	2340;"	d
CCL_LUT2CTRLB	iom4809.h	2341;"	d
CCL_LUT2CTRLC	iom4809.h	2342;"	d
CCL_LUT3CTRLA	iom4809.h	2344;"	d
CCL_LUT3CTRLB	iom4809.h	2345;"	d
CCL_LUT3CTRLC	iom4809.h	2346;"	d
CCL_OUTEN_bm	iom4809.h	3226;"	d
CCL_OUTEN_bp	iom4809.h	3227;"	d
CCL_RUNSTDBY_bm	iom4809.h	3149;"	d
CCL_RUNSTDBY_bp	iom4809.h	3150;"	d
CCL_SEQCTRL0	iom4809.h	2328;"	d
CCL_SEQCTRL1	iom4809.h	2329;"	d
CCL_SEQSEL00_bm	iom4809.h	3155;"	d
CCL_SEQSEL00_bp	iom4809.h	3156;"	d
CCL_SEQSEL01_bm	iom4809.h	3157;"	d
CCL_SEQSEL01_bp	iom4809.h	3158;"	d
CCL_SEQSEL02_bm	iom4809.h	3159;"	d
CCL_SEQSEL02_bp	iom4809.h	3160;"	d
CCL_SEQSEL0_DFF_gc	iom4809.h	/^    CCL_SEQSEL0_DFF_gc = (0x01<<0),  \/* D FlipFlop *\/$/;"	e	enum:CCL_SEQSEL0_enum
CCL_SEQSEL0_DISABLE_gc	iom4809.h	/^    CCL_SEQSEL0_DISABLE_gc = (0x00<<0),  \/* Sequential logic disabled *\/$/;"	e	enum:CCL_SEQSEL0_enum
CCL_SEQSEL0_JK_gc	iom4809.h	/^    CCL_SEQSEL0_JK_gc = (0x02<<0),  \/* JK FlipFlop *\/$/;"	e	enum:CCL_SEQSEL0_enum
CCL_SEQSEL0_LATCH_gc	iom4809.h	/^    CCL_SEQSEL0_LATCH_gc = (0x03<<0),  \/* D Latch *\/$/;"	e	enum:CCL_SEQSEL0_enum
CCL_SEQSEL0_RS_gc	iom4809.h	/^    CCL_SEQSEL0_RS_gc = (0x04<<0),  \/* RS Latch *\/$/;"	e	enum:CCL_SEQSEL0_enum
CCL_SEQSEL0_enum	iom4809.h	/^typedef enum CCL_SEQSEL0_enum$/;"	g
CCL_SEQSEL0_gm	iom4809.h	3153;"	d
CCL_SEQSEL0_gp	iom4809.h	3154;"	d
CCL_SEQSEL0_t	iom4809.h	/^} CCL_SEQSEL0_t;$/;"	t	typeref:enum:CCL_SEQSEL0_enum
CCL_SEQSEL10_bm	iom4809.h	3165;"	d
CCL_SEQSEL10_bp	iom4809.h	3166;"	d
CCL_SEQSEL11_bm	iom4809.h	3167;"	d
CCL_SEQSEL11_bp	iom4809.h	3168;"	d
CCL_SEQSEL12_bm	iom4809.h	3169;"	d
CCL_SEQSEL12_bp	iom4809.h	3170;"	d
CCL_SEQSEL1_DFF_gc	iom4809.h	/^    CCL_SEQSEL1_DFF_gc = (0x01<<0),  \/* D FlipFlop *\/$/;"	e	enum:CCL_SEQSEL1_enum
CCL_SEQSEL1_DISABLE_gc	iom4809.h	/^    CCL_SEQSEL1_DISABLE_gc = (0x00<<0),  \/* Sequential logic disabled *\/$/;"	e	enum:CCL_SEQSEL1_enum
CCL_SEQSEL1_JK_gc	iom4809.h	/^    CCL_SEQSEL1_JK_gc = (0x02<<0),  \/* JK FlipFlop *\/$/;"	e	enum:CCL_SEQSEL1_enum
CCL_SEQSEL1_LATCH_gc	iom4809.h	/^    CCL_SEQSEL1_LATCH_gc = (0x03<<0),  \/* D Latch *\/$/;"	e	enum:CCL_SEQSEL1_enum
CCL_SEQSEL1_RS_gc	iom4809.h	/^    CCL_SEQSEL1_RS_gc = (0x04<<0),  \/* RS Latch *\/$/;"	e	enum:CCL_SEQSEL1_enum
CCL_SEQSEL1_enum	iom4809.h	/^typedef enum CCL_SEQSEL1_enum$/;"	g
CCL_SEQSEL1_gm	iom4809.h	3163;"	d
CCL_SEQSEL1_gp	iom4809.h	3164;"	d
CCL_SEQSEL1_t	iom4809.h	/^} CCL_SEQSEL1_t;$/;"	t	typeref:enum:CCL_SEQSEL1_enum
CCL_TRUTH0	iom4809.h	2335;"	d
CCL_TRUTH1	iom4809.h	2339;"	d
CCL_TRUTH2	iom4809.h	2343;"	d
CCL_TRUTH3	iom4809.h	2347;"	d
CCL_struct	iom4809.h	/^typedef struct CCL_struct$/;"	s
CCL_t	iom4809.h	/^} CCL_t;$/;"	t	typeref:struct:CCL_struct
CCP	iom4809.h	34;"	d
CCP_IOREG_gc	iom4809.h	/^    CCP_IOREG_gc = (0xD8<<0),  \/* IO Register Protection *\/$/;"	e	enum:CCP_enum
CCP_SPM_gc	iom4809.h	/^    CCP_SPM_gc = (0x9D<<0),  \/* SPM Instruction Protection *\/$/;"	e	enum:CCP_enum
CCP_enum	iom4809.h	/^typedef enum CCP_enum$/;"	g
CCP_t	iom4809.h	/^} CCP_t;$/;"	t	typeref:enum:CCP_enum
CHANNEL0	iom4809.h	/^    register8_t CHANNEL0;  \/* Multiplexer Channel 0 *\/$/;"	m	struct:EVSYS_struct
CHANNEL1	iom4809.h	/^    register8_t CHANNEL1;  \/* Multiplexer Channel 1 *\/$/;"	m	struct:EVSYS_struct
CHANNEL2	iom4809.h	/^    register8_t CHANNEL2;  \/* Multiplexer Channel 2 *\/$/;"	m	struct:EVSYS_struct
CHANNEL3	iom4809.h	/^    register8_t CHANNEL3;  \/* Multiplexer Channel 3 *\/$/;"	m	struct:EVSYS_struct
CHANNEL4	iom4809.h	/^    register8_t CHANNEL4;  \/* Multiplexer Channel 4 *\/$/;"	m	struct:EVSYS_struct
CHANNEL5	iom4809.h	/^    register8_t CHANNEL5;  \/* Multiplexer Channel 5 *\/$/;"	m	struct:EVSYS_struct
CHANNEL6	iom4809.h	/^    register8_t CHANNEL6;  \/* Multiplexer Channel 6 *\/$/;"	m	struct:EVSYS_struct
CHANNEL7	iom4809.h	/^    register8_t CHANNEL7;  \/* Multiplexer Channel 7 *\/$/;"	m	struct:EVSYS_struct
CHECKSUM1	iom4809.h	/^    register8_t CHECKSUM1;  \/* CRC Checksum Byte 1 *\/$/;"	m	struct:SIGROW_struct
CLKCTRL	iom4809.h	2107;"	d
CLKCTRL_CAL20M0_bm	iom4809.h	3359;"	d
CLKCTRL_CAL20M0_bp	iom4809.h	3360;"	d
CLKCTRL_CAL20M1_bm	iom4809.h	3361;"	d
CLKCTRL_CAL20M1_bp	iom4809.h	3362;"	d
CLKCTRL_CAL20M2_bm	iom4809.h	3363;"	d
CLKCTRL_CAL20M2_bp	iom4809.h	3364;"	d
CLKCTRL_CAL20M3_bm	iom4809.h	3365;"	d
CLKCTRL_CAL20M3_bp	iom4809.h	3366;"	d
CLKCTRL_CAL20M4_bm	iom4809.h	3367;"	d
CLKCTRL_CAL20M4_bp	iom4809.h	3368;"	d
CLKCTRL_CAL20M5_bm	iom4809.h	3369;"	d
CLKCTRL_CAL20M5_bp	iom4809.h	3370;"	d
CLKCTRL_CAL20M6_bm	iom4809.h	3371;"	d
CLKCTRL_CAL20M6_bp	iom4809.h	3372;"	d
CLKCTRL_CAL20M_gm	iom4809.h	3357;"	d
CLKCTRL_CAL20M_gp	iom4809.h	3358;"	d
CLKCTRL_CLKOUT_bm	iom4809.h	3319;"	d
CLKCTRL_CLKOUT_bp	iom4809.h	3320;"	d
CLKCTRL_CLKSEL0_bm	iom4809.h	3315;"	d
CLKCTRL_CLKSEL0_bp	iom4809.h	3316;"	d
CLKCTRL_CLKSEL1_bm	iom4809.h	3317;"	d
CLKCTRL_CLKSEL1_bp	iom4809.h	3318;"	d
CLKCTRL_CLKSEL_EXTCLK_gc	iom4809.h	/^    CLKCTRL_CLKSEL_EXTCLK_gc = (0x03<<0),  \/* External clock *\/$/;"	e	enum:CLKCTRL_CLKSEL_enum
CLKCTRL_CLKSEL_OSC20M_gc	iom4809.h	/^    CLKCTRL_CLKSEL_OSC20M_gc = (0x00<<0),  \/* 20MHz oscillator *\/$/;"	e	enum:CLKCTRL_CLKSEL_enum
CLKCTRL_CLKSEL_OSCULP32K_gc	iom4809.h	/^    CLKCTRL_CLKSEL_OSCULP32K_gc = (0x01<<0),  \/* 32KHz oscillator *\/$/;"	e	enum:CLKCTRL_CLKSEL_enum
CLKCTRL_CLKSEL_XOSC32K_gc	iom4809.h	/^    CLKCTRL_CLKSEL_XOSC32K_gc = (0x02<<0),  \/* 32.768kHz crystal oscillator *\/$/;"	e	enum:CLKCTRL_CLKSEL_enum
CLKCTRL_CLKSEL_enum	iom4809.h	/^typedef enum CLKCTRL_CLKSEL_enum$/;"	g
CLKCTRL_CLKSEL_gm	iom4809.h	3313;"	d
CLKCTRL_CLKSEL_gp	iom4809.h	3314;"	d
CLKCTRL_CLKSEL_t	iom4809.h	/^} CLKCTRL_CLKSEL_t;$/;"	t	typeref:enum:CLKCTRL_CLKSEL_enum
CLKCTRL_CSUT0_bm	iom4809.h	3399;"	d
CLKCTRL_CSUT0_bp	iom4809.h	3400;"	d
CLKCTRL_CSUT1_bm	iom4809.h	3401;"	d
CLKCTRL_CSUT1_bp	iom4809.h	3402;"	d
CLKCTRL_CSUT_16K_gc	iom4809.h	/^    CLKCTRL_CSUT_16K_gc = (0x01<<4),  \/* 16k cycles *\/$/;"	e	enum:CLKCTRL_CSUT_enum
CLKCTRL_CSUT_1K_gc	iom4809.h	/^    CLKCTRL_CSUT_1K_gc = (0x00<<4),  \/* 1k cycles *\/$/;"	e	enum:CLKCTRL_CSUT_enum
CLKCTRL_CSUT_32K_gc	iom4809.h	/^    CLKCTRL_CSUT_32K_gc = (0x02<<4),  \/* 32k cycles *\/$/;"	e	enum:CLKCTRL_CSUT_enum
CLKCTRL_CSUT_64K_gc	iom4809.h	/^    CLKCTRL_CSUT_64K_gc = (0x03<<4),  \/* 64k cycles *\/$/;"	e	enum:CLKCTRL_CSUT_enum
CLKCTRL_CSUT_enum	iom4809.h	/^typedef enum CLKCTRL_CSUT_enum$/;"	g
CLKCTRL_CSUT_gm	iom4809.h	3397;"	d
CLKCTRL_CSUT_gp	iom4809.h	3398;"	d
CLKCTRL_CSUT_t	iom4809.h	/^} CLKCTRL_CSUT_t;$/;"	t	typeref:enum:CLKCTRL_CSUT_enum
CLKCTRL_ENABLE_bm	iom4809.h	3392;"	d
CLKCTRL_ENABLE_bp	iom4809.h	3393;"	d
CLKCTRL_EXTS_bm	iom4809.h	3349;"	d
CLKCTRL_EXTS_bp	iom4809.h	3350;"	d
CLKCTRL_LOCKEN_bm	iom4809.h	3337;"	d
CLKCTRL_LOCKEN_bp	iom4809.h	3338;"	d
CLKCTRL_LOCK_bm	iom4809.h	3385;"	d
CLKCTRL_LOCK_bp	iom4809.h	3386;"	d
CLKCTRL_MCLKCTRLA	iom4809.h	2222;"	d
CLKCTRL_MCLKCTRLB	iom4809.h	2223;"	d
CLKCTRL_MCLKLOCK	iom4809.h	2224;"	d
CLKCTRL_MCLKSTATUS	iom4809.h	2225;"	d
CLKCTRL_OSC20MCALIBA	iom4809.h	2227;"	d
CLKCTRL_OSC20MCALIBB	iom4809.h	2228;"	d
CLKCTRL_OSC20MCTRLA	iom4809.h	2226;"	d
CLKCTRL_OSC20MS_bm	iom4809.h	3343;"	d
CLKCTRL_OSC20MS_bp	iom4809.h	3344;"	d
CLKCTRL_OSC32KCTRLA	iom4809.h	2229;"	d
CLKCTRL_OSC32KS_bm	iom4809.h	3345;"	d
CLKCTRL_OSC32KS_bp	iom4809.h	3346;"	d
CLKCTRL_PDIV0_bm	iom4809.h	3327;"	d
CLKCTRL_PDIV0_bp	iom4809.h	3328;"	d
CLKCTRL_PDIV1_bm	iom4809.h	3329;"	d
CLKCTRL_PDIV1_bp	iom4809.h	3330;"	d
CLKCTRL_PDIV2_bm	iom4809.h	3331;"	d
CLKCTRL_PDIV2_bp	iom4809.h	3332;"	d
CLKCTRL_PDIV3_bm	iom4809.h	3333;"	d
CLKCTRL_PDIV3_bp	iom4809.h	3334;"	d
CLKCTRL_PDIV_10X_gc	iom4809.h	/^    CLKCTRL_PDIV_10X_gc = (0x09<<1),  \/* 10X *\/$/;"	e	enum:CLKCTRL_PDIV_enum
CLKCTRL_PDIV_12X_gc	iom4809.h	/^    CLKCTRL_PDIV_12X_gc = (0x0A<<1),  \/* 12X *\/$/;"	e	enum:CLKCTRL_PDIV_enum
CLKCTRL_PDIV_16X_gc	iom4809.h	/^    CLKCTRL_PDIV_16X_gc = (0x03<<1),  \/* 16X *\/$/;"	e	enum:CLKCTRL_PDIV_enum
CLKCTRL_PDIV_24X_gc	iom4809.h	/^    CLKCTRL_PDIV_24X_gc = (0x0B<<1),  \/* 24X *\/$/;"	e	enum:CLKCTRL_PDIV_enum
CLKCTRL_PDIV_2X_gc	iom4809.h	/^    CLKCTRL_PDIV_2X_gc = (0x00<<1),  \/* 2X *\/$/;"	e	enum:CLKCTRL_PDIV_enum
CLKCTRL_PDIV_32X_gc	iom4809.h	/^    CLKCTRL_PDIV_32X_gc = (0x04<<1),  \/* 32X *\/$/;"	e	enum:CLKCTRL_PDIV_enum
CLKCTRL_PDIV_48X_gc	iom4809.h	/^    CLKCTRL_PDIV_48X_gc = (0x0C<<1),  \/* 48X *\/$/;"	e	enum:CLKCTRL_PDIV_enum
CLKCTRL_PDIV_4X_gc	iom4809.h	/^    CLKCTRL_PDIV_4X_gc = (0x01<<1),  \/* 4X *\/$/;"	e	enum:CLKCTRL_PDIV_enum
CLKCTRL_PDIV_64X_gc	iom4809.h	/^    CLKCTRL_PDIV_64X_gc = (0x05<<1),  \/* 64X *\/$/;"	e	enum:CLKCTRL_PDIV_enum
CLKCTRL_PDIV_6X_gc	iom4809.h	/^    CLKCTRL_PDIV_6X_gc = (0x08<<1),  \/* 6X *\/$/;"	e	enum:CLKCTRL_PDIV_enum
CLKCTRL_PDIV_8X_gc	iom4809.h	/^    CLKCTRL_PDIV_8X_gc = (0x02<<1),  \/* 8X *\/$/;"	e	enum:CLKCTRL_PDIV_enum
CLKCTRL_PDIV_enum	iom4809.h	/^typedef enum CLKCTRL_PDIV_enum$/;"	g
CLKCTRL_PDIV_gm	iom4809.h	3325;"	d
CLKCTRL_PDIV_gp	iom4809.h	3326;"	d
CLKCTRL_PDIV_t	iom4809.h	/^} CLKCTRL_PDIV_t;$/;"	t	typeref:enum:CLKCTRL_PDIV_enum
CLKCTRL_PEN_bm	iom4809.h	3323;"	d
CLKCTRL_PEN_bp	iom4809.h	3324;"	d
CLKCTRL_RUNSTDBY_bm	iom4809.h	3353;"	d
CLKCTRL_RUNSTDBY_bp	iom4809.h	3354;"	d
CLKCTRL_SEL_bm	iom4809.h	3395;"	d
CLKCTRL_SEL_bp	iom4809.h	3396;"	d
CLKCTRL_SOSC_bm	iom4809.h	3341;"	d
CLKCTRL_SOSC_bp	iom4809.h	3342;"	d
CLKCTRL_TEMPCAL20M0_bm	iom4809.h	3377;"	d
CLKCTRL_TEMPCAL20M0_bp	iom4809.h	3378;"	d
CLKCTRL_TEMPCAL20M1_bm	iom4809.h	3379;"	d
CLKCTRL_TEMPCAL20M1_bp	iom4809.h	3380;"	d
CLKCTRL_TEMPCAL20M2_bm	iom4809.h	3381;"	d
CLKCTRL_TEMPCAL20M2_bp	iom4809.h	3382;"	d
CLKCTRL_TEMPCAL20M3_bm	iom4809.h	3383;"	d
CLKCTRL_TEMPCAL20M3_bp	iom4809.h	3384;"	d
CLKCTRL_TEMPCAL20M_gm	iom4809.h	3375;"	d
CLKCTRL_TEMPCAL20M_gp	iom4809.h	3376;"	d
CLKCTRL_XOSC32KCTRLA	iom4809.h	2230;"	d
CLKCTRL_XOSC32KS_bm	iom4809.h	3347;"	d
CLKCTRL_XOSC32KS_bp	iom4809.h	3348;"	d
CLKCTRL_struct	iom4809.h	/^typedef struct CLKCTRL_struct$/;"	s
CLKCTRL_t	iom4809.h	/^} CLKCTRL_t;$/;"	t	typeref:struct:CLKCTRL_struct
CLKSEL	iom4809.h	/^    register8_t CLKSEL;  \/* Clock Select *\/$/;"	m	struct:RTC_struct
COMMAND	iom4809.h	/^    register8_t COMMAND;  \/* Command *\/$/;"	m	struct:ADC_struct
CPUINT	iom4809.h	2111;"	d
CPUINT_CTRLA	iom4809.h	2253;"	d
CPUINT_CVT_bm	iom4809.h	3449;"	d
CPUINT_CVT_bp	iom4809.h	3450;"	d
CPUINT_IVSEL_bm	iom4809.h	3451;"	d
CPUINT_IVSEL_bp	iom4809.h	3452;"	d
CPUINT_LVL0EX_bm	iom4809.h	3455;"	d
CPUINT_LVL0EX_bp	iom4809.h	3456;"	d
CPUINT_LVL0PRI	iom4809.h	2255;"	d
CPUINT_LVL0PRI0_bm	iom4809.h	3465;"	d
CPUINT_LVL0PRI0_bp	iom4809.h	3466;"	d
CPUINT_LVL0PRI1_bm	iom4809.h	3467;"	d
CPUINT_LVL0PRI1_bp	iom4809.h	3468;"	d
CPUINT_LVL0PRI2_bm	iom4809.h	3469;"	d
CPUINT_LVL0PRI2_bp	iom4809.h	3470;"	d
CPUINT_LVL0PRI3_bm	iom4809.h	3471;"	d
CPUINT_LVL0PRI3_bp	iom4809.h	3472;"	d
CPUINT_LVL0PRI4_bm	iom4809.h	3473;"	d
CPUINT_LVL0PRI4_bp	iom4809.h	3474;"	d
CPUINT_LVL0PRI5_bm	iom4809.h	3475;"	d
CPUINT_LVL0PRI5_bp	iom4809.h	3476;"	d
CPUINT_LVL0PRI6_bm	iom4809.h	3477;"	d
CPUINT_LVL0PRI6_bp	iom4809.h	3478;"	d
CPUINT_LVL0PRI7_bm	iom4809.h	3479;"	d
CPUINT_LVL0PRI7_bp	iom4809.h	3480;"	d
CPUINT_LVL0PRI_gm	iom4809.h	3463;"	d
CPUINT_LVL0PRI_gp	iom4809.h	3464;"	d
CPUINT_LVL0RR_bm	iom4809.h	3447;"	d
CPUINT_LVL0RR_bp	iom4809.h	3448;"	d
CPUINT_LVL1EX_bm	iom4809.h	3457;"	d
CPUINT_LVL1EX_bp	iom4809.h	3458;"	d
CPUINT_LVL1VEC	iom4809.h	2256;"	d
CPUINT_LVL1VEC0_bm	iom4809.h	3485;"	d
CPUINT_LVL1VEC0_bp	iom4809.h	3486;"	d
CPUINT_LVL1VEC1_bm	iom4809.h	3487;"	d
CPUINT_LVL1VEC1_bp	iom4809.h	3488;"	d
CPUINT_LVL1VEC2_bm	iom4809.h	3489;"	d
CPUINT_LVL1VEC2_bp	iom4809.h	3490;"	d
CPUINT_LVL1VEC3_bm	iom4809.h	3491;"	d
CPUINT_LVL1VEC3_bp	iom4809.h	3492;"	d
CPUINT_LVL1VEC4_bm	iom4809.h	3493;"	d
CPUINT_LVL1VEC4_bp	iom4809.h	3494;"	d
CPUINT_LVL1VEC5_bm	iom4809.h	3495;"	d
CPUINT_LVL1VEC5_bp	iom4809.h	3496;"	d
CPUINT_LVL1VEC6_bm	iom4809.h	3497;"	d
CPUINT_LVL1VEC6_bp	iom4809.h	3498;"	d
CPUINT_LVL1VEC7_bm	iom4809.h	3499;"	d
CPUINT_LVL1VEC7_bp	iom4809.h	3500;"	d
CPUINT_LVL1VEC_gm	iom4809.h	3483;"	d
CPUINT_LVL1VEC_gp	iom4809.h	3484;"	d
CPUINT_NMIEX_bm	iom4809.h	3459;"	d
CPUINT_NMIEX_bp	iom4809.h	3460;"	d
CPUINT_STATUS	iom4809.h	2254;"	d
CPUINT_struct	iom4809.h	/^typedef struct CPUINT_struct$/;"	s
CPUINT_t	iom4809.h	/^} CPUINT_t;$/;"	t	typeref:struct:CPUINT_struct
CPU_CCP	iom4809.h	2206;"	d
CPU_CCP0_bm	iom4809.h	3408;"	d
CPU_CCP0_bp	iom4809.h	3409;"	d
CPU_CCP1_bm	iom4809.h	3410;"	d
CPU_CCP1_bp	iom4809.h	3411;"	d
CPU_CCP2_bm	iom4809.h	3412;"	d
CPU_CCP2_bp	iom4809.h	3413;"	d
CPU_CCP3_bm	iom4809.h	3414;"	d
CPU_CCP3_bp	iom4809.h	3415;"	d
CPU_CCP4_bm	iom4809.h	3416;"	d
CPU_CCP4_bp	iom4809.h	3417;"	d
CPU_CCP5_bm	iom4809.h	3418;"	d
CPU_CCP5_bp	iom4809.h	3419;"	d
CPU_CCP6_bm	iom4809.h	3420;"	d
CPU_CCP6_bp	iom4809.h	3421;"	d
CPU_CCP7_bm	iom4809.h	3422;"	d
CPU_CCP7_bp	iom4809.h	3423;"	d
CPU_CCP_gm	iom4809.h	3406;"	d
CPU_CCP_gp	iom4809.h	3407;"	d
CPU_C_bm	iom4809.h	3428;"	d
CPU_C_bp	iom4809.h	3429;"	d
CPU_H_bm	iom4809.h	3438;"	d
CPU_H_bp	iom4809.h	3439;"	d
CPU_I_bm	iom4809.h	3442;"	d
CPU_I_bp	iom4809.h	3443;"	d
CPU_N_bm	iom4809.h	3432;"	d
CPU_N_bp	iom4809.h	3433;"	d
CPU_SPH	iom4809.h	2208;"	d
CPU_SPL	iom4809.h	2207;"	d
CPU_SREG	iom4809.h	2209;"	d
CPU_S_bm	iom4809.h	3436;"	d
CPU_S_bp	iom4809.h	3437;"	d
CPU_T_bm	iom4809.h	3440;"	d
CPU_T_bp	iom4809.h	3441;"	d
CPU_V_bm	iom4809.h	3434;"	d
CPU_V_bp	iom4809.h	3435;"	d
CPU_Z_bm	iom4809.h	3430;"	d
CPU_Z_bp	iom4809.h	3431;"	d
CRCSCAN	iom4809.h	2112;"	d
CRCSCAN_BUSY_bm	iom4809.h	3526;"	d
CRCSCAN_BUSY_bp	iom4809.h	3527;"	d
CRCSCAN_CTRLA	iom4809.h	2260;"	d
CRCSCAN_CTRLB	iom4809.h	2261;"	d
CRCSCAN_ENABLE_bm	iom4809.h	3504;"	d
CRCSCAN_ENABLE_bp	iom4809.h	3505;"	d
CRCSCAN_MODE0_bm	iom4809.h	3520;"	d
CRCSCAN_MODE0_bp	iom4809.h	3521;"	d
CRCSCAN_MODE1_bm	iom4809.h	3522;"	d
CRCSCAN_MODE1_bp	iom4809.h	3523;"	d
CRCSCAN_MODE_BACKGROUND_gc	iom4809.h	/^    CRCSCAN_MODE_BACKGROUND_gc = (0x02<<4),  \/* Lowest priority to flash *\/$/;"	e	enum:CRCSCAN_MODE_enum
CRCSCAN_MODE_CONTINUOUS_gc	iom4809.h	/^    CRCSCAN_MODE_CONTINUOUS_gc = (0x03<<4),  \/* Continuous checks in background *\/$/;"	e	enum:CRCSCAN_MODE_enum
CRCSCAN_MODE_PRIORITY_gc	iom4809.h	/^    CRCSCAN_MODE_PRIORITY_gc = (0x00<<4),  \/* Priority to flash *\/$/;"	e	enum:CRCSCAN_MODE_enum
CRCSCAN_MODE_RESERVED_gc	iom4809.h	/^    CRCSCAN_MODE_RESERVED_gc = (0x01<<4),  \/* Reserved *\/$/;"	e	enum:CRCSCAN_MODE_enum
CRCSCAN_MODE_enum	iom4809.h	/^typedef enum CRCSCAN_MODE_enum$/;"	g
CRCSCAN_MODE_gm	iom4809.h	3518;"	d
CRCSCAN_MODE_gp	iom4809.h	3519;"	d
CRCSCAN_MODE_t	iom4809.h	/^} CRCSCAN_MODE_t;$/;"	t	typeref:enum:CRCSCAN_MODE_enum
CRCSCAN_NMIEN_bm	iom4809.h	3506;"	d
CRCSCAN_NMIEN_bp	iom4809.h	3507;"	d
CRCSCAN_NMI_vect	iom4809.h	4956;"	d
CRCSCAN_NMI_vect_num	iom4809.h	4955;"	d
CRCSCAN_OK_bm	iom4809.h	3528;"	d
CRCSCAN_OK_bp	iom4809.h	3529;"	d
CRCSCAN_RESET_bm	iom4809.h	3508;"	d
CRCSCAN_RESET_bp	iom4809.h	3509;"	d
CRCSCAN_SRC0_bm	iom4809.h	3514;"	d
CRCSCAN_SRC0_bp	iom4809.h	3515;"	d
CRCSCAN_SRC1_bm	iom4809.h	3516;"	d
CRCSCAN_SRC1_bp	iom4809.h	3517;"	d
CRCSCAN_SRC_APPLICATION_gc	iom4809.h	/^    CRCSCAN_SRC_APPLICATION_gc = (0x01<<0),  \/* CRC on boot and appl section of flash *\/$/;"	e	enum:CRCSCAN_SRC_enum
CRCSCAN_SRC_BOOT_gc	iom4809.h	/^    CRCSCAN_SRC_BOOT_gc = (0x02<<0),  \/* CRC on boot section of flash *\/$/;"	e	enum:CRCSCAN_SRC_enum
CRCSCAN_SRC_FLASH_gc	iom4809.h	/^    CRCSCAN_SRC_FLASH_gc = (0x00<<0),  \/* CRC on entire flash *\/$/;"	e	enum:CRCSCAN_SRC_enum
CRCSCAN_SRC_enum	iom4809.h	/^typedef enum CRCSCAN_SRC_enum$/;"	g
CRCSCAN_SRC_gm	iom4809.h	3512;"	d
CRCSCAN_SRC_gp	iom4809.h	3513;"	d
CRCSCAN_SRC_t	iom4809.h	/^} CRCSCAN_SRC_t;$/;"	t	typeref:enum:CRCSCAN_SRC_enum
CRCSCAN_STATUS	iom4809.h	2262;"	d
CRCSCAN_struct	iom4809.h	/^typedef struct CRCSCAN_struct$/;"	s
CRCSCAN_t	iom4809.h	/^} CRCSCAN_t;$/;"	t	typeref:struct:CRCSCAN_struct
CRCSRC_BOOTAPP_gc	iom4809.h	/^    CRCSRC_BOOTAPP_gc = (0x02<<6),  \/* The CRC is performed on the boot and application code section of Flash *\/$/;"	e	enum:CRCSRC_enum
CRCSRC_BOOT_gc	iom4809.h	/^    CRCSRC_BOOT_gc = (0x01<<6),  \/* The CRC is performed on the boot section of Flash *\/$/;"	e	enum:CRCSRC_enum
CRCSRC_FLASH_gc	iom4809.h	/^    CRCSRC_FLASH_gc = (0x00<<6),  \/* The CRC is performed on the entire Flash (boot, application code and application data section). *\/$/;"	e	enum:CRCSRC_enum
CRCSRC_NOCRC_gc	iom4809.h	/^    CRCSRC_NOCRC_gc = (0x03<<6),  \/* Disable CRC. *\/$/;"	e	enum:CRCSRC_enum
CRCSRC_enum	iom4809.h	/^typedef enum CRCSRC_enum$/;"	g
CRCSRC_t	iom4809.h	/^} CRCSRC_t;$/;"	t	typeref:enum:CRCSRC_enum
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control *\/$/;"	m	struct:SLPCTRL_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:AC_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:ADC_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:BOD_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:CPUINT_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:CRCSCAN_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:NVMCTRL_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:RTC_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:SPI_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:TCA_SINGLE_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:TCA_SPLIT_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:TCB_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:TWI_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:USART_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:VREF_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control A *\/$/;"	m	struct:WDT_struct
CTRLA	iom4809.h	/^    register8_t CTRLA;  \/* Control Register A *\/$/;"	m	struct:CCL_struct
CTRLB	iom4809.h	/^    register8_t CTRLB;  \/* Control B *\/$/;"	m	struct:ADC_struct
CTRLB	iom4809.h	/^    register8_t CTRLB;  \/* Control B *\/$/;"	m	struct:BOD_struct
CTRLB	iom4809.h	/^    register8_t CTRLB;  \/* Control B *\/$/;"	m	struct:CRCSCAN_struct
CTRLB	iom4809.h	/^    register8_t CTRLB;  \/* Control B *\/$/;"	m	struct:NVMCTRL_struct
CTRLB	iom4809.h	/^    register8_t CTRLB;  \/* Control B *\/$/;"	m	struct:SPI_struct
CTRLB	iom4809.h	/^    register8_t CTRLB;  \/* Control B *\/$/;"	m	struct:TCA_SINGLE_struct
CTRLB	iom4809.h	/^    register8_t CTRLB;  \/* Control B *\/$/;"	m	struct:TCA_SPLIT_struct
CTRLB	iom4809.h	/^    register8_t CTRLB;  \/* Control B *\/$/;"	m	struct:USART_struct
CTRLB	iom4809.h	/^    register8_t CTRLB;  \/* Control B *\/$/;"	m	struct:VREF_struct
CTRLB	iom4809.h	/^    register8_t CTRLB;  \/* Control Register B *\/$/;"	m	struct:TCB_struct
CTRLC	iom4809.h	/^    register8_t CTRLC;  \/* Control C *\/$/;"	m	struct:ADC_struct
CTRLC	iom4809.h	/^    register8_t CTRLC;  \/* Control C *\/$/;"	m	struct:TCA_SINGLE_struct
CTRLC	iom4809.h	/^    register8_t CTRLC;  \/* Control C *\/$/;"	m	struct:TCA_SPLIT_struct
CTRLC	iom4809.h	/^    register8_t CTRLC;  \/* Control C *\/$/;"	m	struct:USART_struct
CTRLD	iom4809.h	/^    register8_t CTRLD;  \/* Control D *\/$/;"	m	struct:ADC_struct
CTRLD	iom4809.h	/^    register8_t CTRLD;  \/* Control D *\/$/;"	m	struct:TCA_SINGLE_struct
CTRLD	iom4809.h	/^    register8_t CTRLD;  \/* Control D *\/$/;"	m	struct:TCA_SPLIT_struct
CTRLD	iom4809.h	/^    register8_t CTRLD;  \/* Control D *\/$/;"	m	struct:USART_struct
CTRLE	iom4809.h	/^    register8_t CTRLE;  \/* Control E *\/$/;"	m	struct:ADC_struct
CTRLECLR	iom4809.h	/^    register8_t CTRLECLR;  \/* Control E Clear *\/$/;"	m	struct:TCA_SINGLE_struct
CTRLECLR	iom4809.h	/^    register8_t CTRLECLR;  \/* Control E Clear *\/$/;"	m	struct:TCA_SPLIT_struct
CTRLESET	iom4809.h	/^    register8_t CTRLESET;  \/* Control E Set *\/$/;"	m	struct:TCA_SINGLE_struct
CTRLESET	iom4809.h	/^    register8_t CTRLESET;  \/* Control E Set *\/$/;"	m	struct:TCA_SPLIT_struct
CTRLFCLR	iom4809.h	/^    register8_t CTRLFCLR;  \/* Control F Clear *\/$/;"	m	struct:TCA_SINGLE_struct
CTRLFSET	iom4809.h	/^    register8_t CTRLFSET;  \/* Control F Set *\/$/;"	m	struct:TCA_SINGLE_struct
DACREF	iom4809.h	/^    register8_t DACREF;  \/* Referance scale control *\/$/;"	m	struct:AC_struct
DATA	iom4809.h	/^    register8_t DATA;  \/* Data *\/$/;"	m	struct:SPI_struct
DATAMEM_END	iom4809.h	5101;"	d
DATAMEM_SIZE	iom4809.h	5096;"	d
DATAMEM_SIZE	iom4809.h	5099;"	d
DATAMEM_START	iom4809.h	5095;"	d
DATAMEM_START	iom4809.h	5098;"	d
DBGCTRL	iom4809.h	/^    register8_t DBGCTRL;  \/* Debug Control *\/$/;"	m	struct:ADC_struct
DBGCTRL	iom4809.h	/^    register8_t DBGCTRL;  \/* Debug Control *\/$/;"	m	struct:TCB_struct
DBGCTRL	iom4809.h	/^    register8_t DBGCTRL;  \/* Debug Control *\/$/;"	m	struct:USART_struct
DBGCTRL	iom4809.h	/^    register8_t DBGCTRL;  \/* Debug Control Register *\/$/;"	m	struct:TWI_struct
DBGCTRL	iom4809.h	/^    register8_t DBGCTRL;  \/* Debug control *\/$/;"	m	struct:RTC_struct
DBGCTRL	iom4809.h	/^    register8_t DBGCTRL;  \/* Degbug Control *\/$/;"	m	struct:TCA_SINGLE_struct
DBGCTRL	iom4809.h	/^    register8_t DBGCTRL;  \/* Degbug Control *\/$/;"	m	struct:TCA_SPLIT_struct
DEVICEID0	iom4809.h	/^    register8_t DEVICEID0;  \/* Device ID Byte 0 *\/$/;"	m	struct:SIGROW_struct
DEVICEID1	iom4809.h	/^    register8_t DEVICEID1;  \/* Device ID Byte 1 *\/$/;"	m	struct:SIGROW_struct
DEVICEID2	iom4809.h	/^    register8_t DEVICEID2;  \/* Device ID Byte 2 *\/$/;"	m	struct:SIGROW_struct
DIR	iom4809.h	/^    register8_t DIR;  \/* Data Direction *\/$/;"	m	struct:PORT_struct
DIR	iom4809.h	/^    register8_t DIR;  \/* Data Direction *\/$/;"	m	struct:VPORT_struct
DIRCLR	iom4809.h	/^    register8_t DIRCLR;  \/* Data Direction Clear *\/$/;"	m	struct:PORT_struct
DIRSET	iom4809.h	/^    register8_t DIRSET;  \/* Data Direction Set *\/$/;"	m	struct:PORT_struct
DIRTGL	iom4809.h	/^    register8_t DIRTGL;  \/* Data Direction Toggle *\/$/;"	m	struct:PORT_struct
DUALCTRL	iom4809.h	/^    register8_t DUALCTRL;  \/* Dual Control *\/$/;"	m	struct:TWI_struct
E2END	iom4809.h	5233;"	d
E2PAGESIZE	iom4809.h	5234;"	d
EEPROM_END	iom4809.h	5112;"	d
EEPROM_PAGE_SIZE	iom4809.h	5106;"	d
EEPROM_PAGE_SIZE	iom4809.h	5110;"	d
EEPROM_SIZE	iom4809.h	5105;"	d
EEPROM_SIZE	iom4809.h	5109;"	d
EEPROM_START	iom4809.h	5104;"	d
EEPROM_START	iom4809.h	5108;"	d
EVCTRL	iom4809.h	/^    register8_t EVCTRL;  \/* Event Control *\/$/;"	m	struct:ADC_struct
EVCTRL	iom4809.h	/^    register8_t EVCTRL;  \/* Event Control *\/$/;"	m	struct:TCA_SINGLE_struct
EVCTRL	iom4809.h	/^    register8_t EVCTRL;  \/* Event Control *\/$/;"	m	struct:TCB_struct
EVCTRL	iom4809.h	/^    register8_t EVCTRL;  \/* Event Control *\/$/;"	m	struct:USART_struct
EVSYS	iom4809.h	2114;"	d
EVSYSROUTEA	iom4809.h	/^    register8_t EVSYSROUTEA;  \/* Port Multiplexer EVSYS *\/$/;"	m	struct:PORTMUX_struct
EVSYS_CHANNEL0	iom4809.h	2292;"	d
EVSYS_CHANNEL0_bm	iom4809.h	3596;"	d
EVSYS_CHANNEL0_bp	iom4809.h	3597;"	d
EVSYS_CHANNEL1	iom4809.h	2293;"	d
EVSYS_CHANNEL1_bm	iom4809.h	3598;"	d
EVSYS_CHANNEL1_bp	iom4809.h	3599;"	d
EVSYS_CHANNEL2	iom4809.h	2294;"	d
EVSYS_CHANNEL2_bm	iom4809.h	3600;"	d
EVSYS_CHANNEL2_bp	iom4809.h	3601;"	d
EVSYS_CHANNEL3	iom4809.h	2295;"	d
EVSYS_CHANNEL3_bm	iom4809.h	3602;"	d
EVSYS_CHANNEL3_bp	iom4809.h	3603;"	d
EVSYS_CHANNEL4	iom4809.h	2296;"	d
EVSYS_CHANNEL4_bm	iom4809.h	3604;"	d
EVSYS_CHANNEL4_bp	iom4809.h	3605;"	d
EVSYS_CHANNEL5	iom4809.h	2297;"	d
EVSYS_CHANNEL5_bm	iom4809.h	3606;"	d
EVSYS_CHANNEL5_bp	iom4809.h	3607;"	d
EVSYS_CHANNEL6	iom4809.h	2298;"	d
EVSYS_CHANNEL6_bm	iom4809.h	3608;"	d
EVSYS_CHANNEL6_bp	iom4809.h	3609;"	d
EVSYS_CHANNEL7	iom4809.h	2299;"	d
EVSYS_CHANNEL7_bm	iom4809.h	3610;"	d
EVSYS_CHANNEL7_bp	iom4809.h	3611;"	d
EVSYS_CHANNEL_CHANNEL0_gc	iom4809.h	/^    EVSYS_CHANNEL_CHANNEL0_gc = (0x01<<0),  \/* Connect user to event channel 0 *\/$/;"	e	enum:EVSYS_CHANNEL_enum
EVSYS_CHANNEL_CHANNEL1_gc	iom4809.h	/^    EVSYS_CHANNEL_CHANNEL1_gc = (0x02<<0),  \/* Connect user to event channel 1 *\/$/;"	e	enum:EVSYS_CHANNEL_enum
EVSYS_CHANNEL_CHANNEL2_gc	iom4809.h	/^    EVSYS_CHANNEL_CHANNEL2_gc = (0x03<<0),  \/* Connect user to event channel 2 *\/$/;"	e	enum:EVSYS_CHANNEL_enum
EVSYS_CHANNEL_CHANNEL3_gc	iom4809.h	/^    EVSYS_CHANNEL_CHANNEL3_gc = (0x04<<0),  \/* Connect user to event channel 3 *\/$/;"	e	enum:EVSYS_CHANNEL_enum
EVSYS_CHANNEL_CHANNEL4_gc	iom4809.h	/^    EVSYS_CHANNEL_CHANNEL4_gc = (0x05<<0),  \/* Connect user to event channel 4 *\/$/;"	e	enum:EVSYS_CHANNEL_enum
EVSYS_CHANNEL_CHANNEL5_gc	iom4809.h	/^    EVSYS_CHANNEL_CHANNEL5_gc = (0x06<<0),  \/* Connect user to event channel 5 *\/$/;"	e	enum:EVSYS_CHANNEL_enum
EVSYS_CHANNEL_CHANNEL6_gc	iom4809.h	/^    EVSYS_CHANNEL_CHANNEL6_gc = (0x07<<0),  \/* Connect user to event channel 6 *\/$/;"	e	enum:EVSYS_CHANNEL_enum
EVSYS_CHANNEL_CHANNEL7_gc	iom4809.h	/^    EVSYS_CHANNEL_CHANNEL7_gc = (0x08<<0),  \/* Connect user to event channel 7 *\/$/;"	e	enum:EVSYS_CHANNEL_enum
EVSYS_CHANNEL_OFF_gc	iom4809.h	/^    EVSYS_CHANNEL_OFF_gc = (0x00<<0),  \/* Off *\/$/;"	e	enum:EVSYS_CHANNEL_enum
EVSYS_CHANNEL_enum	iom4809.h	/^typedef enum EVSYS_CHANNEL_enum$/;"	g
EVSYS_CHANNEL_gm	iom4809.h	3594;"	d
EVSYS_CHANNEL_gp	iom4809.h	3595;"	d
EVSYS_CHANNEL_t	iom4809.h	/^} EVSYS_CHANNEL_t;$/;"	t	typeref:enum:EVSYS_CHANNEL_enum
EVSYS_GENERATOR0_bm	iom4809.h	3555;"	d
EVSYS_GENERATOR0_bp	iom4809.h	3556;"	d
EVSYS_GENERATOR1_bm	iom4809.h	3557;"	d
EVSYS_GENERATOR1_bp	iom4809.h	3558;"	d
EVSYS_GENERATOR2_bm	iom4809.h	3559;"	d
EVSYS_GENERATOR2_bp	iom4809.h	3560;"	d
EVSYS_GENERATOR3_bm	iom4809.h	3561;"	d
EVSYS_GENERATOR3_bp	iom4809.h	3562;"	d
EVSYS_GENERATOR4_bm	iom4809.h	3563;"	d
EVSYS_GENERATOR4_bp	iom4809.h	3564;"	d
EVSYS_GENERATOR5_bm	iom4809.h	3565;"	d
EVSYS_GENERATOR5_bp	iom4809.h	3566;"	d
EVSYS_GENERATOR6_bm	iom4809.h	3567;"	d
EVSYS_GENERATOR6_bp	iom4809.h	3568;"	d
EVSYS_GENERATOR7_bm	iom4809.h	3569;"	d
EVSYS_GENERATOR7_bp	iom4809.h	3570;"	d
EVSYS_GENERATOR_AC0_OUT_gc	iom4809.h	/^    EVSYS_GENERATOR_AC0_OUT_gc = (0x20<<0),  \/* Analog Comparator 0 out *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_ADC0_COMP_gc	iom4809.h	/^    EVSYS_GENERATOR_ADC0_COMP_gc = (0x24<<0),  \/* ADC 0 Comparator Event *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_CCL_LUT0_gc	iom4809.h	/^    EVSYS_GENERATOR_CCL_LUT0_gc = (0x10<<0),  \/* Configurable Custom Logic LUT0 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_CCL_LUT1_gc	iom4809.h	/^    EVSYS_GENERATOR_CCL_LUT1_gc = (0x11<<0),  \/* Configurable Custom Logic LUT1 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_CCL_LUT2_gc	iom4809.h	/^    EVSYS_GENERATOR_CCL_LUT2_gc = (0x12<<0),  \/* Configurable Custom Logic LUT2 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_CCL_LUT3_gc	iom4809.h	/^    EVSYS_GENERATOR_CCL_LUT3_gc = (0x13<<0),  \/* Configurable Custom Logic LUT3 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_OFF_gc	iom4809.h	/^    EVSYS_GENERATOR_OFF_gc = (0x00<<0),  \/* Off *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT0_PIN0_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT0_PIN0_gc = (0x40<<0),  \/* Port 0 Pin 0 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT0_PIN1_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT0_PIN1_gc = (0x41<<0),  \/* Port 0 Pin 1 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT0_PIN2_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT0_PIN2_gc = (0x42<<0),  \/* Port 0 Pin 2 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT0_PIN3_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT0_PIN3_gc = (0x43<<0),  \/* Port 0 Pin 3 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT0_PIN4_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT0_PIN4_gc = (0x44<<0),  \/* Port 0 Pin 4 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT0_PIN5_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT0_PIN5_gc = (0x45<<0),  \/* Port 0 Pin 5 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT0_PIN6_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT0_PIN6_gc = (0x46<<0),  \/* Port 0 Pin 6 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT0_PIN7_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT0_PIN7_gc = (0x47<<0),  \/* Port 0 Pin 7 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT1_PIN0_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT1_PIN0_gc = (0x48<<0),  \/* Port 1 Pin 0 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT1_PIN1_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT1_PIN1_gc = (0x49<<0),  \/* Port 1 Pin 1 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT1_PIN2_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT1_PIN2_gc = (0x4A<<0),  \/* Port 1 Pin 2 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT1_PIN3_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT1_PIN3_gc = (0x4B<<0),  \/* Port 1 Pin 3 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT1_PIN4_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT1_PIN4_gc = (0x4C<<0),  \/* Port 1 Pin 4 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT1_PIN5_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT1_PIN5_gc = (0x4D<<0),  \/* Port 1 Pin 5 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT1_PIN6_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT1_PIN6_gc = (0x4E<<0),  \/* Port 1 Pin 6 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_PORT1_PIN7_gc	iom4809.h	/^    EVSYS_GENERATOR_PORT1_PIN7_gc = (0x4F<<0),  \/* Port 1 Pin 7 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_RTC_CMP_gc	iom4809.h	/^    EVSYS_GENERATOR_RTC_CMP_gc = (0x07<<0),  \/* Real Time Counter compare *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_RTC_OVF_gc	iom4809.h	/^    EVSYS_GENERATOR_RTC_OVF_gc = (0x06<<0),  \/* Real Time Counter overflow *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_RTC_PIT0_gc	iom4809.h	/^    EVSYS_GENERATOR_RTC_PIT0_gc = (0x08<<0),  \/* Periodic Interrupt Timer output 0 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_RTC_PIT1_gc	iom4809.h	/^    EVSYS_GENERATOR_RTC_PIT1_gc = (0x09<<0),  \/* Periodic Interrupt Timer output 1 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_RTC_PIT2_gc	iom4809.h	/^    EVSYS_GENERATOR_RTC_PIT2_gc = (0x0A<<0),  \/* Periodic Interrupt Timer output 2 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_RTC_PIT3_gc	iom4809.h	/^    EVSYS_GENERATOR_RTC_PIT3_gc = (0x0B<<0),  \/* Periodic Interrupt Timer output 3 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_SPI0_SCK_gc	iom4809.h	/^    EVSYS_GENERATOR_SPI0_SCK_gc = (0x68<<0),  \/* SPI 0 Sclock *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_TCA0_CMP0_gc	iom4809.h	/^    EVSYS_GENERATOR_TCA0_CMP0_gc = (0x84<<0),  \/* Timer\/Counter A0 compare 0 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_TCA0_CMP1_gc	iom4809.h	/^    EVSYS_GENERATOR_TCA0_CMP1_gc = (0x85<<0),  \/* Timer\/Counter A0 compare 1 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_TCA0_CMP2_gc	iom4809.h	/^    EVSYS_GENERATOR_TCA0_CMP2_gc = (0x86<<0),  \/* Timer\/Counter A0 compare 2 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_TCA0_HUNF_gc	iom4809.h	/^    EVSYS_GENERATOR_TCA0_HUNF_gc = (0x81<<0),  \/* Timer\/Counter A0 high byte underflow (split mode) *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_TCA0_OVF_LUNF_gc	iom4809.h	/^    EVSYS_GENERATOR_TCA0_OVF_LUNF_gc = (0x80<<0),  \/* Timer\/Counter A0 overflow \/ low byte underflow *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_TCB0_CMP0_gc	iom4809.h	/^    EVSYS_GENERATOR_TCB0_CMP0_gc = (0xA0<<0),  \/* Timer\/Counter B0 compare 0 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_TCB1_CMP0_gc	iom4809.h	/^    EVSYS_GENERATOR_TCB1_CMP0_gc = (0xA2<<0),  \/* Timer\/Counter B1 compare 0 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_TCB2_CMP0_gc	iom4809.h	/^    EVSYS_GENERATOR_TCB2_CMP0_gc = (0xA4<<0),  \/* Timer\/Counter B2 compare 0 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_TCB3_CMP0_gc	iom4809.h	/^    EVSYS_GENERATOR_TCB3_CMP0_gc = (0xA6<<0),  \/* Timer\/Counter B3 compare 0 *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_UPDI_gc	iom4809.h	/^    EVSYS_GENERATOR_UPDI_gc = (0x01<<0),  \/* Unified Program and Debug Interface *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_USART0_XCK_gc	iom4809.h	/^    EVSYS_GENERATOR_USART0_XCK_gc = (0x60<<0),  \/* USART 0 Xclock *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_USART1_XCK_gc	iom4809.h	/^    EVSYS_GENERATOR_USART1_XCK_gc = (0x61<<0),  \/* USART 1 Xclock *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_USART2_XCK_gc	iom4809.h	/^    EVSYS_GENERATOR_USART2_XCK_gc = (0x62<<0),  \/* USART 2 Xclock *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_USART3_XCK_gc	iom4809.h	/^    EVSYS_GENERATOR_USART3_XCK_gc = (0x63<<0),  \/* USART 3 Xclock *\/$/;"	e	enum:EVSYS_GENERATOR_enum
EVSYS_GENERATOR_enum	iom4809.h	/^typedef enum EVSYS_GENERATOR_enum$/;"	g
EVSYS_GENERATOR_gm	iom4809.h	3553;"	d
EVSYS_GENERATOR_gp	iom4809.h	3554;"	d
EVSYS_GENERATOR_t	iom4809.h	/^} EVSYS_GENERATOR_t;$/;"	t	typeref:enum:EVSYS_GENERATOR_enum
EVSYS_STROBE	iom4809.h	2291;"	d
EVSYS_STROBE00_bm	iom4809.h	3535;"	d
EVSYS_STROBE00_bp	iom4809.h	3536;"	d
EVSYS_STROBE01_bm	iom4809.h	3537;"	d
EVSYS_STROBE01_bp	iom4809.h	3538;"	d
EVSYS_STROBE02_bm	iom4809.h	3539;"	d
EVSYS_STROBE02_bp	iom4809.h	3540;"	d
EVSYS_STROBE03_bm	iom4809.h	3541;"	d
EVSYS_STROBE03_bp	iom4809.h	3542;"	d
EVSYS_STROBE04_bm	iom4809.h	3543;"	d
EVSYS_STROBE04_bp	iom4809.h	3544;"	d
EVSYS_STROBE05_bm	iom4809.h	3545;"	d
EVSYS_STROBE05_bp	iom4809.h	3546;"	d
EVSYS_STROBE06_bm	iom4809.h	3547;"	d
EVSYS_STROBE06_bp	iom4809.h	3548;"	d
EVSYS_STROBE07_bm	iom4809.h	3549;"	d
EVSYS_STROBE07_bp	iom4809.h	3550;"	d
EVSYS_STROBE0_EV_STROBE_CH0_gc	iom4809.h	/^    EVSYS_STROBE0_EV_STROBE_CH0_gc = (0x01<<0),  \/*  *\/$/;"	e	enum:EVSYS_STROBE0_enum
EVSYS_STROBE0_EV_STROBE_CH1_gc	iom4809.h	/^    EVSYS_STROBE0_EV_STROBE_CH1_gc = (0x02<<0),  \/*  *\/$/;"	e	enum:EVSYS_STROBE0_enum
EVSYS_STROBE0_EV_STROBE_CH2_gc	iom4809.h	/^    EVSYS_STROBE0_EV_STROBE_CH2_gc = (0x04<<0),  \/*  *\/$/;"	e	enum:EVSYS_STROBE0_enum
EVSYS_STROBE0_EV_STROBE_CH3_gc	iom4809.h	/^    EVSYS_STROBE0_EV_STROBE_CH3_gc = (0x08<<0),  \/*  *\/$/;"	e	enum:EVSYS_STROBE0_enum
EVSYS_STROBE0_EV_STROBE_CH4_gc	iom4809.h	/^    EVSYS_STROBE0_EV_STROBE_CH4_gc = (0x10<<0),  \/*  *\/$/;"	e	enum:EVSYS_STROBE0_enum
EVSYS_STROBE0_EV_STROBE_CH5_gc	iom4809.h	/^    EVSYS_STROBE0_EV_STROBE_CH5_gc = (0x20<<0),  \/*  *\/$/;"	e	enum:EVSYS_STROBE0_enum
EVSYS_STROBE0_EV_STROBE_CH6_gc	iom4809.h	/^    EVSYS_STROBE0_EV_STROBE_CH6_gc = (0x40<<0),  \/*  *\/$/;"	e	enum:EVSYS_STROBE0_enum
EVSYS_STROBE0_EV_STROBE_CH7_gc	iom4809.h	/^    EVSYS_STROBE0_EV_STROBE_CH7_gc = (0x80<<0),  \/*  *\/$/;"	e	enum:EVSYS_STROBE0_enum
EVSYS_STROBE0_enum	iom4809.h	/^typedef enum EVSYS_STROBE0_enum$/;"	g
EVSYS_STROBE0_gm	iom4809.h	3533;"	d
EVSYS_STROBE0_gp	iom4809.h	3534;"	d
EVSYS_STROBE0_t	iom4809.h	/^} EVSYS_STROBE0_t;$/;"	t	typeref:enum:EVSYS_STROBE0_enum
EVSYS_USERADC0	iom4809.h	2308;"	d
EVSYS_USERCCLLUT0A	iom4809.h	2300;"	d
EVSYS_USERCCLLUT0B	iom4809.h	2301;"	d
EVSYS_USERCCLLUT1A	iom4809.h	2302;"	d
EVSYS_USERCCLLUT1B	iom4809.h	2303;"	d
EVSYS_USERCCLLUT2A	iom4809.h	2304;"	d
EVSYS_USERCCLLUT2B	iom4809.h	2305;"	d
EVSYS_USERCCLLUT3A	iom4809.h	2306;"	d
EVSYS_USERCCLLUT3B	iom4809.h	2307;"	d
EVSYS_USEREVOUTA	iom4809.h	2309;"	d
EVSYS_USEREVOUTB	iom4809.h	2310;"	d
EVSYS_USEREVOUTC	iom4809.h	2311;"	d
EVSYS_USEREVOUTD	iom4809.h	2312;"	d
EVSYS_USEREVOUTE	iom4809.h	2313;"	d
EVSYS_USEREVOUTF	iom4809.h	2314;"	d
EVSYS_USERTCA0	iom4809.h	2319;"	d
EVSYS_USERTCB0	iom4809.h	2320;"	d
EVSYS_USERTCB1	iom4809.h	2321;"	d
EVSYS_USERTCB2	iom4809.h	2322;"	d
EVSYS_USERTCB3	iom4809.h	2323;"	d
EVSYS_USERUSART0	iom4809.h	2315;"	d
EVSYS_USERUSART1	iom4809.h	2316;"	d
EVSYS_USERUSART2	iom4809.h	2317;"	d
EVSYS_USERUSART3	iom4809.h	2318;"	d
EVSYS_struct	iom4809.h	/^typedef struct EVSYS_struct$/;"	s
EVSYS_t	iom4809.h	/^} EVSYS_t;$/;"	t	typeref:struct:EVSYS_struct
EXTBRK	iom4809.h	/^    register8_t EXTBRK;  \/* External Break *\/$/;"	m	struct:SYSCFG_struct
FLASHEND	iom4809.h	5229;"	d
FLASHSTART	iom4809.h	5228;"	d
FREQSEL_16MHZ_gc	iom4809.h	/^    FREQSEL_16MHZ_gc = (0x01<<0),  \/* 16 MHz *\/$/;"	e	enum:FREQSEL_enum
FREQSEL_20MHZ_gc	iom4809.h	/^    FREQSEL_20MHZ_gc = (0x02<<0),  \/* 20 MHz *\/$/;"	e	enum:FREQSEL_enum
FREQSEL_enum	iom4809.h	/^typedef enum FREQSEL_enum$/;"	g
FREQSEL_t	iom4809.h	/^} FREQSEL_t;$/;"	t	typeref:enum:FREQSEL_enum
FUSE	iom4809.h	2139;"	d
FUSE0_DEFAULT	iom4809.h	5249;"	d
FUSE1_DEFAULT	iom4809.h	5261;"	d
FUSE2_DEFAULT	iom4809.h	5268;"	d
FUSE5_DEFAULT	iom4809.h	5280;"	d
FUSE6_DEFAULT	iom4809.h	5287;"	d
FUSE7_DEFAULT	iom4809.h	5291;"	d
FUSE8_DEFAULT	iom4809.h	5295;"	d
FUSES_END	iom4809.h	5129;"	d
FUSES_PAGE_SIZE	iom4809.h	5123;"	d
FUSES_PAGE_SIZE	iom4809.h	5127;"	d
FUSES_SIZE	iom4809.h	5122;"	d
FUSES_SIZE	iom4809.h	5126;"	d
FUSES_START	iom4809.h	5121;"	d
FUSES_START	iom4809.h	5125;"	d
FUSE_ACTIVE0	iom4809.h	5255;"	d
FUSE_ACTIVE0_bm	iom4809.h	3714;"	d
FUSE_ACTIVE0_bp	iom4809.h	3715;"	d
FUSE_ACTIVE1	iom4809.h	5256;"	d
FUSE_ACTIVE1_bm	iom4809.h	3716;"	d
FUSE_ACTIVE1_bp	iom4809.h	3717;"	d
FUSE_ACTIVE_gm	iom4809.h	3712;"	d
FUSE_ACTIVE_gp	iom4809.h	3713;"	d
FUSE_APPEND	iom4809.h	2798;"	d
FUSE_APPEND_DEFAULT	iom4809.h	5292;"	d
FUSE_BODCFG	iom4809.h	2794;"	d
FUSE_BODCFG_DEFAULT	iom4809.h	5262;"	d
FUSE_BOOTEND	iom4809.h	2799;"	d
FUSE_BOOTEND_DEFAULT	iom4809.h	5296;"	d
FUSE_CRCSRC0	iom4809.h	5278;"	d
FUSE_CRCSRC0_bm	iom4809.h	3746;"	d
FUSE_CRCSRC0_bp	iom4809.h	3747;"	d
FUSE_CRCSRC1	iom4809.h	5279;"	d
FUSE_CRCSRC1_bm	iom4809.h	3748;"	d
FUSE_CRCSRC1_bp	iom4809.h	3749;"	d
FUSE_CRCSRC_gm	iom4809.h	3744;"	d
FUSE_CRCSRC_gp	iom4809.h	3745;"	d
FUSE_EESAVE	iom4809.h	5276;"	d
FUSE_EESAVE_bm	iom4809.h	3740;"	d
FUSE_EESAVE_bp	iom4809.h	3741;"	d
FUSE_FREQSEL0	iom4809.h	5265;"	d
FUSE_FREQSEL0_bm	iom4809.h	3732;"	d
FUSE_FREQSEL0_bp	iom4809.h	3733;"	d
FUSE_FREQSEL1	iom4809.h	5266;"	d
FUSE_FREQSEL1_bm	iom4809.h	3734;"	d
FUSE_FREQSEL1_bp	iom4809.h	3735;"	d
FUSE_FREQSEL_gm	iom4809.h	3730;"	d
FUSE_FREQSEL_gp	iom4809.h	3731;"	d
FUSE_LVL0	iom4809.h	5258;"	d
FUSE_LVL0_bm	iom4809.h	3722;"	d
FUSE_LVL0_bp	iom4809.h	3723;"	d
FUSE_LVL1	iom4809.h	5259;"	d
FUSE_LVL1_bm	iom4809.h	3724;"	d
FUSE_LVL1_bp	iom4809.h	3725;"	d
FUSE_LVL2	iom4809.h	5260;"	d
FUSE_LVL2_bm	iom4809.h	3726;"	d
FUSE_LVL2_bp	iom4809.h	3727;"	d
FUSE_LVL_gm	iom4809.h	3720;"	d
FUSE_LVL_gp	iom4809.h	3721;"	d
FUSE_MEMORY_SIZE	iom4809.h	5238;"	d
FUSE_OSCCFG	iom4809.h	2795;"	d
FUSE_OSCCFG_DEFAULT	iom4809.h	5269;"	d
FUSE_OSCLOCK	iom4809.h	5267;"	d
FUSE_OSCLOCK_bm	iom4809.h	3736;"	d
FUSE_OSCLOCK_bp	iom4809.h	3737;"	d
FUSE_PERIOD0	iom4809.h	5241;"	d
FUSE_PERIOD0_bm	iom4809.h	3686;"	d
FUSE_PERIOD0_bp	iom4809.h	3687;"	d
FUSE_PERIOD1	iom4809.h	5242;"	d
FUSE_PERIOD1_bm	iom4809.h	3688;"	d
FUSE_PERIOD1_bp	iom4809.h	3689;"	d
FUSE_PERIOD2	iom4809.h	5243;"	d
FUSE_PERIOD2_bm	iom4809.h	3690;"	d
FUSE_PERIOD2_bp	iom4809.h	3691;"	d
FUSE_PERIOD3	iom4809.h	5244;"	d
FUSE_PERIOD3_bm	iom4809.h	3692;"	d
FUSE_PERIOD3_bp	iom4809.h	3693;"	d
FUSE_PERIOD_gm	iom4809.h	3684;"	d
FUSE_PERIOD_gp	iom4809.h	3685;"	d
FUSE_RSTPINCFG	iom4809.h	5277;"	d
FUSE_RSTPINCFG_bm	iom4809.h	3742;"	d
FUSE_RSTPINCFG_bp	iom4809.h	3743;"	d
FUSE_SAMPFREQ	iom4809.h	5257;"	d
FUSE_SAMPFREQ_bm	iom4809.h	3718;"	d
FUSE_SAMPFREQ_bp	iom4809.h	3719;"	d
FUSE_SLEEP0	iom4809.h	5253;"	d
FUSE_SLEEP0_bm	iom4809.h	3708;"	d
FUSE_SLEEP0_bp	iom4809.h	3709;"	d
FUSE_SLEEP1	iom4809.h	5254;"	d
FUSE_SLEEP1_bm	iom4809.h	3710;"	d
FUSE_SLEEP1_bp	iom4809.h	3711;"	d
FUSE_SLEEP_gm	iom4809.h	3706;"	d
FUSE_SLEEP_gp	iom4809.h	3707;"	d
FUSE_SUT0	iom4809.h	5284;"	d
FUSE_SUT0_bm	iom4809.h	3754;"	d
FUSE_SUT0_bp	iom4809.h	3755;"	d
FUSE_SUT1	iom4809.h	5285;"	d
FUSE_SUT1_bm	iom4809.h	3756;"	d
FUSE_SUT1_bp	iom4809.h	3757;"	d
FUSE_SUT2	iom4809.h	5286;"	d
FUSE_SUT2_bm	iom4809.h	3758;"	d
FUSE_SUT2_bp	iom4809.h	3759;"	d
FUSE_SUT_gm	iom4809.h	3752;"	d
FUSE_SUT_gp	iom4809.h	3753;"	d
FUSE_SYSCFG0	iom4809.h	2796;"	d
FUSE_SYSCFG0_DEFAULT	iom4809.h	5281;"	d
FUSE_SYSCFG1	iom4809.h	2797;"	d
FUSE_SYSCFG1_DEFAULT	iom4809.h	5288;"	d
FUSE_WDTCFG	iom4809.h	2793;"	d
FUSE_WDTCFG_DEFAULT	iom4809.h	5250;"	d
FUSE_WINDOW0	iom4809.h	5245;"	d
FUSE_WINDOW0_bm	iom4809.h	3696;"	d
FUSE_WINDOW0_bp	iom4809.h	3697;"	d
FUSE_WINDOW1	iom4809.h	5246;"	d
FUSE_WINDOW1_bm	iom4809.h	3698;"	d
FUSE_WINDOW1_bp	iom4809.h	3699;"	d
FUSE_WINDOW2	iom4809.h	5247;"	d
FUSE_WINDOW2_bm	iom4809.h	3700;"	d
FUSE_WINDOW2_bp	iom4809.h	3701;"	d
FUSE_WINDOW3	iom4809.h	5248;"	d
FUSE_WINDOW3_bm	iom4809.h	3702;"	d
FUSE_WINDOW3_bp	iom4809.h	3703;"	d
FUSE_WINDOW_gm	iom4809.h	3694;"	d
FUSE_WINDOW_gp	iom4809.h	3695;"	d
FUSE_struct	iom4809.h	/^typedef struct FUSE_struct$/;"	s
FUSE_t	iom4809.h	/^} FUSE_t;$/;"	t	typeref:struct:FUSE_struct
GPIO0	iom4809.h	45;"	d
GPIO1	iom4809.h	46;"	d
GPIO2	iom4809.h	47;"	d
GPIO3	iom4809.h	48;"	d
GPIOR0	iom4809.h	39;"	d
GPIOR1	iom4809.h	40;"	d
GPIOR2	iom4809.h	41;"	d
GPIOR3	iom4809.h	42;"	d
GPIO_GPIO0	iom4809.h	2199;"	d
GPIO_GPIO1	iom4809.h	2200;"	d
GPIO_GPIO2	iom4809.h	2201;"	d
GPIO_GPIO3	iom4809.h	2202;"	d
GPIO_GPIOR0	iom4809.h	2192;"	d
GPIO_GPIOR1	iom4809.h	2193;"	d
GPIO_GPIOR2	iom4809.h	2194;"	d
GPIO_GPIOR3	iom4809.h	2195;"	d
HCMP0	iom4809.h	/^    register8_t HCMP0;  \/* High Compare *\/$/;"	m	struct:TCA_SPLIT_struct
HCMP1	iom4809.h	/^    register8_t HCMP1;  \/* High Compare *\/$/;"	m	struct:TCA_SPLIT_struct
HCMP2	iom4809.h	/^    register8_t HCMP2;  \/* High Compare *\/$/;"	m	struct:TCA_SPLIT_struct
HCNT	iom4809.h	/^    register8_t HCNT;  \/* High Count *\/$/;"	m	struct:TCA_SPLIT_struct
HPER	iom4809.h	/^    register8_t HPER;  \/* High Period *\/$/;"	m	struct:TCA_SPLIT_struct
IN	iom4809.h	/^    register8_t IN;  \/* Input Value *\/$/;"	m	struct:PORT_struct
IN	iom4809.h	/^    register8_t IN;  \/* Input Value *\/$/;"	m	struct:VPORT_struct
INTCTRL	iom4809.h	/^    register8_t INTCTRL;  \/* Interrupt Control *\/$/;"	m	struct:AC_struct
INTCTRL	iom4809.h	/^    register8_t INTCTRL;  \/* Interrupt Control *\/$/;"	m	struct:ADC_struct
INTCTRL	iom4809.h	/^    register8_t INTCTRL;  \/* Interrupt Control *\/$/;"	m	struct:NVMCTRL_struct
INTCTRL	iom4809.h	/^    register8_t INTCTRL;  \/* Interrupt Control *\/$/;"	m	struct:RTC_struct
INTCTRL	iom4809.h	/^    register8_t INTCTRL;  \/* Interrupt Control *\/$/;"	m	struct:SPI_struct
INTCTRL	iom4809.h	/^    register8_t INTCTRL;  \/* Interrupt Control *\/$/;"	m	struct:TCA_SINGLE_struct
INTCTRL	iom4809.h	/^    register8_t INTCTRL;  \/* Interrupt Control *\/$/;"	m	struct:TCA_SPLIT_struct
INTCTRL	iom4809.h	/^    register8_t INTCTRL;  \/* Interrupt Control *\/$/;"	m	struct:TCB_struct
INTCTRL	iom4809.h	/^    register8_t INTCTRL;  \/* Voltage level monitor interrupt Control *\/$/;"	m	struct:BOD_struct
INTCTRL0	iom4809.h	/^    register8_t INTCTRL0;  \/* Interrupt Control 0 *\/$/;"	m	struct:CCL_struct
INTERNAL_SRAM_END	iom4809.h	5140;"	d
INTERNAL_SRAM_PAGE_SIZE	iom4809.h	5134;"	d
INTERNAL_SRAM_PAGE_SIZE	iom4809.h	5138;"	d
INTERNAL_SRAM_SIZE	iom4809.h	5133;"	d
INTERNAL_SRAM_SIZE	iom4809.h	5137;"	d
INTERNAL_SRAM_START	iom4809.h	5132;"	d
INTERNAL_SRAM_START	iom4809.h	5136;"	d
INTFLAGS	iom4809.h	/^    register8_t INTFLAGS;  \/* Interrupt Flags *\/$/;"	m	struct:ADC_struct
INTFLAGS	iom4809.h	/^    register8_t INTFLAGS;  \/* Interrupt Flags *\/$/;"	m	struct:CCL_struct
INTFLAGS	iom4809.h	/^    register8_t INTFLAGS;  \/* Interrupt Flags *\/$/;"	m	struct:NVMCTRL_struct
INTFLAGS	iom4809.h	/^    register8_t INTFLAGS;  \/* Interrupt Flags *\/$/;"	m	struct:PORT_struct
INTFLAGS	iom4809.h	/^    register8_t INTFLAGS;  \/* Interrupt Flags *\/$/;"	m	struct:RTC_struct
INTFLAGS	iom4809.h	/^    register8_t INTFLAGS;  \/* Interrupt Flags *\/$/;"	m	struct:SPI_struct
INTFLAGS	iom4809.h	/^    register8_t INTFLAGS;  \/* Interrupt Flags *\/$/;"	m	struct:TCA_SINGLE_struct
INTFLAGS	iom4809.h	/^    register8_t INTFLAGS;  \/* Interrupt Flags *\/$/;"	m	struct:TCA_SPLIT_struct
INTFLAGS	iom4809.h	/^    register8_t INTFLAGS;  \/* Interrupt Flags *\/$/;"	m	struct:TCB_struct
INTFLAGS	iom4809.h	/^    register8_t INTFLAGS;  \/* Interrupt Flags *\/$/;"	m	struct:VPORT_struct
INTFLAGS	iom4809.h	/^    register8_t INTFLAGS;  \/* Voltage level monitor interrupt Flags *\/$/;"	m	struct:BOD_struct
IO_END	iom4809.h	5151;"	d
IO_PAGE_SIZE	iom4809.h	5145;"	d
IO_PAGE_SIZE	iom4809.h	5149;"	d
IO_SIZE	iom4809.h	5144;"	d
IO_SIZE	iom4809.h	5148;"	d
IO_START	iom4809.h	5143;"	d
IO_START	iom4809.h	5147;"	d
LB_NOLOCK_gc	iom4809.h	/^    LB_NOLOCK_gc = (0xC5<<0),  \/* No locks *\/$/;"	e	enum:LB_enum
LB_RWLOCK_gc	iom4809.h	/^    LB_RWLOCK_gc = (0x3A<<0),  \/* Read and write lock *\/$/;"	e	enum:LB_enum
LB_enum	iom4809.h	/^typedef enum LB_enum$/;"	g
LB_t	iom4809.h	/^} LB_t;$/;"	t	typeref:enum:LB_enum
LCMP0	iom4809.h	/^    register8_t LCMP0;  \/* Low Compare *\/$/;"	m	struct:TCA_SPLIT_struct
LCMP1	iom4809.h	/^    register8_t LCMP1;  \/* Low Compare *\/$/;"	m	struct:TCA_SPLIT_struct
LCMP2	iom4809.h	/^    register8_t LCMP2;  \/* Low Compare *\/$/;"	m	struct:TCA_SPLIT_struct
LCNT	iom4809.h	/^    register8_t LCNT;  \/* Low Count *\/$/;"	m	struct:TCA_SPLIT_struct
LOCKBIT	iom4809.h	/^    register8_t LOCKBIT;  \/* Lock Bits *\/$/;"	m	struct:LOCKBIT_struct
LOCKBIT	iom4809.h	2140;"	d
LOCKBITS_END	iom4809.h	5162;"	d
LOCKBITS_PAGE_SIZE	iom4809.h	5156;"	d
LOCKBITS_PAGE_SIZE	iom4809.h	5160;"	d
LOCKBITS_SIZE	iom4809.h	5155;"	d
LOCKBITS_SIZE	iom4809.h	5159;"	d
LOCKBITS_START	iom4809.h	5154;"	d
LOCKBITS_START	iom4809.h	5158;"	d
LOCKBIT_LB0_bm	iom4809.h	3771;"	d
LOCKBIT_LB0_bp	iom4809.h	3772;"	d
LOCKBIT_LB1_bm	iom4809.h	3773;"	d
LOCKBIT_LB1_bp	iom4809.h	3774;"	d
LOCKBIT_LB2_bm	iom4809.h	3775;"	d
LOCKBIT_LB2_bp	iom4809.h	3776;"	d
LOCKBIT_LB3_bm	iom4809.h	3777;"	d
LOCKBIT_LB3_bp	iom4809.h	3778;"	d
LOCKBIT_LB4_bm	iom4809.h	3779;"	d
LOCKBIT_LB4_bp	iom4809.h	3780;"	d
LOCKBIT_LB5_bm	iom4809.h	3781;"	d
LOCKBIT_LB5_bp	iom4809.h	3782;"	d
LOCKBIT_LB6_bm	iom4809.h	3783;"	d
LOCKBIT_LB6_bp	iom4809.h	3784;"	d
LOCKBIT_LB7_bm	iom4809.h	3785;"	d
LOCKBIT_LB7_bp	iom4809.h	3786;"	d
LOCKBIT_LB_gm	iom4809.h	3769;"	d
LOCKBIT_LB_gp	iom4809.h	3770;"	d
LOCKBIT_LOCKBIT	iom4809.h	2803;"	d
LOCKBIT_struct	iom4809.h	/^typedef struct LOCKBIT_struct$/;"	s
LOCKBIT_t	iom4809.h	/^} LOCKBIT_t;$/;"	t	typeref:struct:LOCKBIT_struct
LPER	iom4809.h	/^    register8_t LPER;  \/* Low Period *\/$/;"	m	struct:TCA_SPLIT_struct
LUT0CTRLA	iom4809.h	/^    register8_t LUT0CTRLA;  \/* LUT Control 0 A *\/$/;"	m	struct:CCL_struct
LUT0CTRLB	iom4809.h	/^    register8_t LUT0CTRLB;  \/* LUT Control 0 B *\/$/;"	m	struct:CCL_struct
LUT0CTRLC	iom4809.h	/^    register8_t LUT0CTRLC;  \/* LUT Control 0 C *\/$/;"	m	struct:CCL_struct
LUT1CTRLA	iom4809.h	/^    register8_t LUT1CTRLA;  \/* LUT Control 1 A *\/$/;"	m	struct:CCL_struct
LUT1CTRLB	iom4809.h	/^    register8_t LUT1CTRLB;  \/* LUT Control 1 B *\/$/;"	m	struct:CCL_struct
LUT1CTRLC	iom4809.h	/^    register8_t LUT1CTRLC;  \/* LUT Control 1 C *\/$/;"	m	struct:CCL_struct
LUT2CTRLA	iom4809.h	/^    register8_t LUT2CTRLA;  \/* LUT Control 2 A *\/$/;"	m	struct:CCL_struct
LUT2CTRLB	iom4809.h	/^    register8_t LUT2CTRLB;  \/* LUT Control 2 B *\/$/;"	m	struct:CCL_struct
LUT2CTRLC	iom4809.h	/^    register8_t LUT2CTRLC;  \/* LUT Control 2 C *\/$/;"	m	struct:CCL_struct
LUT3CTRLA	iom4809.h	/^    register8_t LUT3CTRLA;  \/* LUT Control 3 A *\/$/;"	m	struct:CCL_struct
LUT3CTRLB	iom4809.h	/^    register8_t LUT3CTRLB;  \/* LUT Control 3 B *\/$/;"	m	struct:CCL_struct
LUT3CTRLC	iom4809.h	/^    register8_t LUT3CTRLC;  \/* LUT Control 3 C *\/$/;"	m	struct:CCL_struct
LVL0PRI	iom4809.h	/^    register8_t LVL0PRI;  \/* Interrupt Level 0 Priority *\/$/;"	m	struct:CPUINT_struct
LVL1VEC	iom4809.h	/^    register8_t LVL1VEC;  \/* Interrupt Level 1 Priority Vector *\/$/;"	m	struct:CPUINT_struct
LVL_BODLEVEL0_gc	iom4809.h	/^    LVL_BODLEVEL0_gc = (0x00<<5),  \/* 1.8 V *\/$/;"	e	enum:LVL_enum
LVL_BODLEVEL1_gc	iom4809.h	/^    LVL_BODLEVEL1_gc = (0x01<<5),  \/* 2.1 V *\/$/;"	e	enum:LVL_enum
LVL_BODLEVEL2_gc	iom4809.h	/^    LVL_BODLEVEL2_gc = (0x02<<5),  \/* 2.6 V *\/$/;"	e	enum:LVL_enum
LVL_BODLEVEL3_gc	iom4809.h	/^    LVL_BODLEVEL3_gc = (0x03<<5),  \/* 2.9 V *\/$/;"	e	enum:LVL_enum
LVL_BODLEVEL4_gc	iom4809.h	/^    LVL_BODLEVEL4_gc = (0x04<<5),  \/* 3.3 V *\/$/;"	e	enum:LVL_enum
LVL_BODLEVEL5_gc	iom4809.h	/^    LVL_BODLEVEL5_gc = (0x05<<5),  \/* 3.7 V *\/$/;"	e	enum:LVL_enum
LVL_BODLEVEL6_gc	iom4809.h	/^    LVL_BODLEVEL6_gc = (0x06<<5),  \/* 4.0 V *\/$/;"	e	enum:LVL_enum
LVL_BODLEVEL7_gc	iom4809.h	/^    LVL_BODLEVEL7_gc = (0x07<<5),  \/* 4.2 V *\/$/;"	e	enum:LVL_enum
LVL_enum	iom4809.h	/^typedef enum LVL_enum$/;"	g
LVL_t	iom4809.h	/^} LVL_t;$/;"	t	typeref:enum:LVL_enum
MADDR	iom4809.h	/^    register8_t MADDR;  \/* Master Address *\/$/;"	m	struct:TWI_struct
MAPPED_EEPROM_END	iom4809.h	5118;"	d
MAPPED_EEPROM_PAGE_SIZE	iom4809.h	5117;"	d
MAPPED_EEPROM_SIZE	iom4809.h	5116;"	d
MAPPED_EEPROM_START	iom4809.h	5115;"	d
MAPPED_PROGMEM_END	iom4809.h	5173;"	d
MAPPED_PROGMEM_PAGE_SIZE	iom4809.h	5167;"	d
MAPPED_PROGMEM_PAGE_SIZE	iom4809.h	5171;"	d
MAPPED_PROGMEM_SIZE	iom4809.h	5166;"	d
MAPPED_PROGMEM_SIZE	iom4809.h	5170;"	d
MAPPED_PROGMEM_START	iom4809.h	5165;"	d
MAPPED_PROGMEM_START	iom4809.h	5169;"	d
MBAUD	iom4809.h	/^    register8_t MBAUD;  \/* Master Baurd Rate Control *\/$/;"	m	struct:TWI_struct
MCLKCTRLA	iom4809.h	/^    register8_t MCLKCTRLA;  \/* MCLK Control A *\/$/;"	m	struct:CLKCTRL_struct
MCLKCTRLB	iom4809.h	/^    register8_t MCLKCTRLB;  \/* MCLK Control B *\/$/;"	m	struct:CLKCTRL_struct
MCLKLOCK	iom4809.h	/^    register8_t MCLKLOCK;  \/* MCLK Lock *\/$/;"	m	struct:CLKCTRL_struct
MCLKSTATUS	iom4809.h	/^    register8_t MCLKSTATUS;  \/* MCLK Status *\/$/;"	m	struct:CLKCTRL_struct
MCTRLA	iom4809.h	/^    register8_t MCTRLA;  \/* Master Control A *\/$/;"	m	struct:TWI_struct
MCTRLB	iom4809.h	/^    register8_t MCTRLB;  \/* Master Control B *\/$/;"	m	struct:TWI_struct
MDATA	iom4809.h	/^    register8_t MDATA;  \/* Master Data *\/$/;"	m	struct:TWI_struct
MSTATUS	iom4809.h	/^    register8_t MSTATUS;  \/* Master Status *\/$/;"	m	struct:TWI_struct
MUXCTRLA	iom4809.h	/^    register8_t MUXCTRLA;  \/* Mux Control A *\/$/;"	m	struct:AC_struct
MUXPOS	iom4809.h	/^    register8_t MUXPOS;  \/* Positive mux input *\/$/;"	m	struct:ADC_struct
NVMCTRL	iom4809.h	2137;"	d
NVMCTRL_ADDR	iom4809.h	2759;"	d
NVMCTRL_ADDRH	iom4809.h	2761;"	d
NVMCTRL_ADDRL	iom4809.h	2760;"	d
NVMCTRL_APCWP_bm	iom4809.h	3800;"	d
NVMCTRL_APCWP_bp	iom4809.h	3801;"	d
NVMCTRL_BOOTLOCK_bm	iom4809.h	3802;"	d
NVMCTRL_BOOTLOCK_bp	iom4809.h	3803;"	d
NVMCTRL_CMD0_bm	iom4809.h	3792;"	d
NVMCTRL_CMD0_bp	iom4809.h	3793;"	d
NVMCTRL_CMD1_bm	iom4809.h	3794;"	d
NVMCTRL_CMD1_bp	iom4809.h	3795;"	d
NVMCTRL_CMD2_bm	iom4809.h	3796;"	d
NVMCTRL_CMD2_bp	iom4809.h	3797;"	d
NVMCTRL_CMD_CHIPERASE_gc	iom4809.h	/^    NVMCTRL_CMD_CHIPERASE_gc = (0x05<<0),  \/* Chip erase *\/$/;"	e	enum:NVMCTRL_CMD_enum
NVMCTRL_CMD_EEERASE_gc	iom4809.h	/^    NVMCTRL_CMD_EEERASE_gc = (0x06<<0),  \/* EEPROM erase *\/$/;"	e	enum:NVMCTRL_CMD_enum
NVMCTRL_CMD_FUSEWRITE_gc	iom4809.h	/^    NVMCTRL_CMD_FUSEWRITE_gc = (0x07<<0),  \/* Write fuse (PDI only) *\/$/;"	e	enum:NVMCTRL_CMD_enum
NVMCTRL_CMD_NONE_gc	iom4809.h	/^    NVMCTRL_CMD_NONE_gc = (0x00<<0),  \/* No Command *\/$/;"	e	enum:NVMCTRL_CMD_enum
NVMCTRL_CMD_PAGEBUFCLR_gc	iom4809.h	/^    NVMCTRL_CMD_PAGEBUFCLR_gc = (0x04<<0),  \/* Page buffer clear *\/$/;"	e	enum:NVMCTRL_CMD_enum
NVMCTRL_CMD_PAGEERASEWRITE_gc	iom4809.h	/^    NVMCTRL_CMD_PAGEERASEWRITE_gc = (0x03<<0),  \/* Erase and write page *\/$/;"	e	enum:NVMCTRL_CMD_enum
NVMCTRL_CMD_PAGEERASE_gc	iom4809.h	/^    NVMCTRL_CMD_PAGEERASE_gc = (0x02<<0),  \/* Erase page *\/$/;"	e	enum:NVMCTRL_CMD_enum
NVMCTRL_CMD_PAGEWRITE_gc	iom4809.h	/^    NVMCTRL_CMD_PAGEWRITE_gc = (0x01<<0),  \/* Write page *\/$/;"	e	enum:NVMCTRL_CMD_enum
NVMCTRL_CMD_enum	iom4809.h	/^typedef enum NVMCTRL_CMD_enum$/;"	g
NVMCTRL_CMD_gm	iom4809.h	3790;"	d
NVMCTRL_CMD_gp	iom4809.h	3791;"	d
NVMCTRL_CMD_t	iom4809.h	/^} NVMCTRL_CMD_t;$/;"	t	typeref:enum:NVMCTRL_CMD_enum
NVMCTRL_CTRLA	iom4809.h	2751;"	d
NVMCTRL_CTRLB	iom4809.h	2752;"	d
NVMCTRL_DATA	iom4809.h	2756;"	d
NVMCTRL_DATAH	iom4809.h	2758;"	d
NVMCTRL_DATAL	iom4809.h	2757;"	d
NVMCTRL_EEBUSY_bm	iom4809.h	3808;"	d
NVMCTRL_EEBUSY_bp	iom4809.h	3809;"	d
NVMCTRL_EEREADY_bm	iom4809.h	3814;"	d
NVMCTRL_EEREADY_bp	iom4809.h	3815;"	d
NVMCTRL_EE_vect	iom4809.h	5058;"	d
NVMCTRL_EE_vect_num	iom4809.h	5057;"	d
NVMCTRL_FBUSY_bm	iom4809.h	3806;"	d
NVMCTRL_FBUSY_bp	iom4809.h	3807;"	d
NVMCTRL_INTCTRL	iom4809.h	2754;"	d
NVMCTRL_INTFLAGS	iom4809.h	2755;"	d
NVMCTRL_STATUS	iom4809.h	2753;"	d
NVMCTRL_WRERROR_bm	iom4809.h	3810;"	d
NVMCTRL_WRERROR_bp	iom4809.h	3811;"	d
NVMCTRL_struct	iom4809.h	/^typedef struct NVMCTRL_struct$/;"	s
NVMCTRL_t	iom4809.h	/^} NVMCTRL_t;$/;"	t	typeref:struct:NVMCTRL_struct
NVM_FUSES_t	iom4809.h	/^typedef FUSE_t NVM_FUSES_t;$/;"	t
OCDM	iom4809.h	/^    register8_t OCDM;  \/* OCD Message Register *\/$/;"	m	struct:SYSCFG_struct
OCDMS	iom4809.h	/^    register8_t OCDMS;  \/* OCD Message Status *\/$/;"	m	struct:SYSCFG_struct
OSC16ERR3V	iom4809.h	/^    register8_t OSC16ERR3V;  \/* OSC16 error at 3V *\/$/;"	m	struct:SIGROW_struct
OSC16ERR5V	iom4809.h	/^    register8_t OSC16ERR5V;  \/* OSC16 error at 5V *\/$/;"	m	struct:SIGROW_struct
OSC20ERR3V	iom4809.h	/^    register8_t OSC20ERR3V;  \/* OSC20 error at 3V *\/$/;"	m	struct:SIGROW_struct
OSC20ERR5V	iom4809.h	/^    register8_t OSC20ERR5V;  \/* OSC20 error at 5V *\/$/;"	m	struct:SIGROW_struct
OSC20MCALIBA	iom4809.h	/^    register8_t OSC20MCALIBA;  \/* OSC20M Calibration A *\/$/;"	m	struct:CLKCTRL_struct
OSC20MCALIBB	iom4809.h	/^    register8_t OSC20MCALIBB;  \/* OSC20M Calibration B *\/$/;"	m	struct:CLKCTRL_struct
OSC20MCTRLA	iom4809.h	/^    register8_t OSC20MCTRLA;  \/* OSC20M Control A *\/$/;"	m	struct:CLKCTRL_struct
OSC32KCTRLA	iom4809.h	/^    register8_t OSC32KCTRLA;  \/* OSC32K Control A *\/$/;"	m	struct:CLKCTRL_struct
OSCCAL16M0	iom4809.h	/^    register8_t OSCCAL16M0;  \/* Oscillator Calibration 16 MHz Byte 0 *\/$/;"	m	struct:SIGROW_struct
OSCCAL16M1	iom4809.h	/^    register8_t OSCCAL16M1;  \/* Oscillator Calibration 16 MHz Byte 1 *\/$/;"	m	struct:SIGROW_struct
OSCCAL20M0	iom4809.h	/^    register8_t OSCCAL20M0;  \/* Oscillator Calibration 20 MHz Byte 0 *\/$/;"	m	struct:SIGROW_struct
OSCCAL20M1	iom4809.h	/^    register8_t OSCCAL20M1;  \/* Oscillator Calibration 20 MHz Byte 1 *\/$/;"	m	struct:SIGROW_struct
OSCCAL32K	iom4809.h	/^    register8_t OSCCAL32K;  \/* Oscillator Calibration for 32kHz ULP *\/$/;"	m	struct:SIGROW_struct
OSCCFG	iom4809.h	/^    register8_t OSCCFG;  \/* Oscillator Configuration *\/$/;"	m	struct:FUSE_struct
OUT	iom4809.h	/^    register8_t OUT;  \/* Output Value *\/$/;"	m	struct:PORT_struct
OUT	iom4809.h	/^    register8_t OUT;  \/* Output Value *\/$/;"	m	struct:VPORT_struct
OUTCLR	iom4809.h	/^    register8_t OUTCLR;  \/* Output Value Clear *\/$/;"	m	struct:PORT_struct
OUTSET	iom4809.h	/^    register8_t OUTSET;  \/* Output Value Set *\/$/;"	m	struct:PORT_struct
OUTTGL	iom4809.h	/^    register8_t OUTTGL;  \/* Output Value Toggle *\/$/;"	m	struct:PORT_struct
PERIOD_128CLK_gc	iom4809.h	/^    PERIOD_128CLK_gc = (0x05<<0),  \/* 128 cycles (0.128s) *\/$/;"	e	enum:PERIOD_enum
PERIOD_16CLK_gc	iom4809.h	/^    PERIOD_16CLK_gc = (0x02<<0),  \/* 16 cycles (16ms) *\/$/;"	e	enum:PERIOD_enum
PERIOD_1KCLK_gc	iom4809.h	/^    PERIOD_1KCLK_gc = (0x08<<0),  \/* 1K cycles (1.0s) *\/$/;"	e	enum:PERIOD_enum
PERIOD_256CLK_gc	iom4809.h	/^    PERIOD_256CLK_gc = (0x06<<0),  \/* 256 cycles (0.256s) *\/$/;"	e	enum:PERIOD_enum
PERIOD_2KCLK_gc	iom4809.h	/^    PERIOD_2KCLK_gc = (0x09<<0),  \/* 2K cycles (2.0s) *\/$/;"	e	enum:PERIOD_enum
PERIOD_32CLK_gc	iom4809.h	/^    PERIOD_32CLK_gc = (0x03<<0),  \/* 32 cycles (32ms) *\/$/;"	e	enum:PERIOD_enum
PERIOD_4KCLK_gc	iom4809.h	/^    PERIOD_4KCLK_gc = (0x0A<<0),  \/* 4K cycles (4.1s) *\/$/;"	e	enum:PERIOD_enum
PERIOD_512CLK_gc	iom4809.h	/^    PERIOD_512CLK_gc = (0x07<<0),  \/* 512 cycles (0.512s) *\/$/;"	e	enum:PERIOD_enum
PERIOD_64CLK_gc	iom4809.h	/^    PERIOD_64CLK_gc = (0x04<<0),  \/* 64 cycles (64ms) *\/$/;"	e	enum:PERIOD_enum
PERIOD_8CLK_gc	iom4809.h	/^    PERIOD_8CLK_gc = (0x01<<0),  \/* 8 cycles (8ms) *\/$/;"	e	enum:PERIOD_enum
PERIOD_8KCLK_gc	iom4809.h	/^    PERIOD_8KCLK_gc = (0x0B<<0),  \/* 8K cycles (8.2s) *\/$/;"	e	enum:PERIOD_enum
PERIOD_OFF_gc	iom4809.h	/^    PERIOD_OFF_gc = (0x00<<0),  \/* Off *\/$/;"	e	enum:PERIOD_enum
PERIOD_enum	iom4809.h	/^typedef enum PERIOD_enum$/;"	g
PERIOD_t	iom4809.h	/^} PERIOD_t;$/;"	t	typeref:enum:PERIOD_enum
PIN0CTRL	iom4809.h	/^    register8_t PIN0CTRL;  \/* Pin 0 Control *\/$/;"	m	struct:PORT_struct
PIN0_bm	iom4809.h	4934;"	d
PIN0_bp	iom4809.h	4935;"	d
PIN1CTRL	iom4809.h	/^    register8_t PIN1CTRL;  \/* Pin 1 Control *\/$/;"	m	struct:PORT_struct
PIN1_bm	iom4809.h	4936;"	d
PIN1_bp	iom4809.h	4937;"	d
PIN2CTRL	iom4809.h	/^    register8_t PIN2CTRL;  \/* Pin 2 Control *\/$/;"	m	struct:PORT_struct
PIN2_bm	iom4809.h	4938;"	d
PIN2_bp	iom4809.h	4939;"	d
PIN3CTRL	iom4809.h	/^    register8_t PIN3CTRL;  \/* Pin 3 Control *\/$/;"	m	struct:PORT_struct
PIN3_bm	iom4809.h	4940;"	d
PIN3_bp	iom4809.h	4941;"	d
PIN4CTRL	iom4809.h	/^    register8_t PIN4CTRL;  \/* Pin 4 Control *\/$/;"	m	struct:PORT_struct
PIN4_bm	iom4809.h	4942;"	d
PIN4_bp	iom4809.h	4943;"	d
PIN5CTRL	iom4809.h	/^    register8_t PIN5CTRL;  \/* Pin 5 Control *\/$/;"	m	struct:PORT_struct
PIN5_bm	iom4809.h	4944;"	d
PIN5_bp	iom4809.h	4945;"	d
PIN6CTRL	iom4809.h	/^    register8_t PIN6CTRL;  \/* Pin 6 Control *\/$/;"	m	struct:PORT_struct
PIN6_bm	iom4809.h	4946;"	d
PIN6_bp	iom4809.h	4947;"	d
PIN7CTRL	iom4809.h	/^    register8_t PIN7CTRL;  \/* Pin 7 Control *\/$/;"	m	struct:PORT_struct
PIN7_bm	iom4809.h	4948;"	d
PIN7_bp	iom4809.h	4949;"	d
PITCTRLA	iom4809.h	/^    register8_t PITCTRLA;  \/* PIT Control A *\/$/;"	m	struct:RTC_struct
PITDBGCTRL	iom4809.h	/^    register8_t PITDBGCTRL;  \/* PIT Debug control *\/$/;"	m	struct:RTC_struct
PITINTCTRL	iom4809.h	/^    register8_t PITINTCTRL;  \/* PIT Interrupt Control *\/$/;"	m	struct:RTC_struct
PITINTFLAGS	iom4809.h	/^    register8_t PITINTFLAGS;  \/* PIT Interrupt Flags *\/$/;"	m	struct:RTC_struct
PITSTATUS	iom4809.h	/^    register8_t PITSTATUS;  \/* PIT Status *\/$/;"	m	struct:RTC_struct
PORTA	iom4809.h	2116;"	d
PORTA_DIR	iom4809.h	2351;"	d
PORTA_DIRCLR	iom4809.h	2353;"	d
PORTA_DIRSET	iom4809.h	2352;"	d
PORTA_DIRTGL	iom4809.h	2354;"	d
PORTA_IN	iom4809.h	2359;"	d
PORTA_INTFLAGS	iom4809.h	2360;"	d
PORTA_OUT	iom4809.h	2355;"	d
PORTA_OUTCLR	iom4809.h	2357;"	d
PORTA_OUTSET	iom4809.h	2356;"	d
PORTA_OUTTGL	iom4809.h	2358;"	d
PORTA_PIN0CTRL	iom4809.h	2362;"	d
PORTA_PIN1CTRL	iom4809.h	2363;"	d
PORTA_PIN2CTRL	iom4809.h	2364;"	d
PORTA_PIN3CTRL	iom4809.h	2365;"	d
PORTA_PIN4CTRL	iom4809.h	2366;"	d
PORTA_PIN5CTRL	iom4809.h	2367;"	d
PORTA_PIN6CTRL	iom4809.h	2368;"	d
PORTA_PIN7CTRL	iom4809.h	2369;"	d
PORTA_PORTCTRL	iom4809.h	2361;"	d
PORTA_PORT_vect	iom4809.h	4974;"	d
PORTA_PORT_vect_num	iom4809.h	4973;"	d
PORTB	iom4809.h	2117;"	d
PORTB_DIR	iom4809.h	2373;"	d
PORTB_DIRCLR	iom4809.h	2375;"	d
PORTB_DIRSET	iom4809.h	2374;"	d
PORTB_DIRTGL	iom4809.h	2376;"	d
PORTB_IN	iom4809.h	2381;"	d
PORTB_INTFLAGS	iom4809.h	2382;"	d
PORTB_OUT	iom4809.h	2377;"	d
PORTB_OUTCLR	iom4809.h	2379;"	d
PORTB_OUTSET	iom4809.h	2378;"	d
PORTB_OUTTGL	iom4809.h	2380;"	d
PORTB_PIN0CTRL	iom4809.h	2384;"	d
PORTB_PIN1CTRL	iom4809.h	2385;"	d
PORTB_PIN2CTRL	iom4809.h	2386;"	d
PORTB_PIN3CTRL	iom4809.h	2387;"	d
PORTB_PIN4CTRL	iom4809.h	2388;"	d
PORTB_PIN5CTRL	iom4809.h	2389;"	d
PORTB_PIN6CTRL	iom4809.h	2390;"	d
PORTB_PIN7CTRL	iom4809.h	2391;"	d
PORTB_PORTCTRL	iom4809.h	2383;"	d
PORTB_PORT_vect	iom4809.h	5070;"	d
PORTB_PORT_vect_num	iom4809.h	5069;"	d
PORTC	iom4809.h	2118;"	d
PORTCTRL	iom4809.h	/^    register8_t PORTCTRL;  \/* Port Control *\/$/;"	m	struct:PORT_struct
PORTC_DIR	iom4809.h	2395;"	d
PORTC_DIRCLR	iom4809.h	2397;"	d
PORTC_DIRSET	iom4809.h	2396;"	d
PORTC_DIRTGL	iom4809.h	2398;"	d
PORTC_IN	iom4809.h	2403;"	d
PORTC_INTFLAGS	iom4809.h	2404;"	d
PORTC_OUT	iom4809.h	2399;"	d
PORTC_OUTCLR	iom4809.h	2401;"	d
PORTC_OUTSET	iom4809.h	2400;"	d
PORTC_OUTTGL	iom4809.h	2402;"	d
PORTC_PIN0CTRL	iom4809.h	2406;"	d
PORTC_PIN1CTRL	iom4809.h	2407;"	d
PORTC_PIN2CTRL	iom4809.h	2408;"	d
PORTC_PIN3CTRL	iom4809.h	2409;"	d
PORTC_PIN4CTRL	iom4809.h	2410;"	d
PORTC_PIN5CTRL	iom4809.h	2411;"	d
PORTC_PIN6CTRL	iom4809.h	2412;"	d
PORTC_PIN7CTRL	iom4809.h	2413;"	d
PORTC_PORTCTRL	iom4809.h	2405;"	d
PORTC_PORT_vect	iom4809.h	5038;"	d
PORTC_PORT_vect_num	iom4809.h	5037;"	d
PORTD	iom4809.h	2119;"	d
PORTD_DIR	iom4809.h	2417;"	d
PORTD_DIRCLR	iom4809.h	2419;"	d
PORTD_DIRSET	iom4809.h	2418;"	d
PORTD_DIRTGL	iom4809.h	2420;"	d
PORTD_IN	iom4809.h	2425;"	d
PORTD_INTFLAGS	iom4809.h	2426;"	d
PORTD_OUT	iom4809.h	2421;"	d
PORTD_OUTCLR	iom4809.h	2423;"	d
PORTD_OUTSET	iom4809.h	2422;"	d
PORTD_OUTTGL	iom4809.h	2424;"	d
PORTD_PIN0CTRL	iom4809.h	2428;"	d
PORTD_PIN1CTRL	iom4809.h	2429;"	d
PORTD_PIN2CTRL	iom4809.h	2430;"	d
PORTD_PIN3CTRL	iom4809.h	2431;"	d
PORTD_PIN4CTRL	iom4809.h	2432;"	d
PORTD_PIN5CTRL	iom4809.h	2433;"	d
PORTD_PIN6CTRL	iom4809.h	2434;"	d
PORTD_PIN7CTRL	iom4809.h	2435;"	d
PORTD_PORTCTRL	iom4809.h	2427;"	d
PORTD_PORT_vect	iom4809.h	5024;"	d
PORTD_PORT_vect_num	iom4809.h	5023;"	d
PORTE	iom4809.h	2120;"	d
PORTE_DIR	iom4809.h	2439;"	d
PORTE_DIRCLR	iom4809.h	2441;"	d
PORTE_DIRSET	iom4809.h	2440;"	d
PORTE_DIRTGL	iom4809.h	2442;"	d
PORTE_IN	iom4809.h	2447;"	d
PORTE_INTFLAGS	iom4809.h	2448;"	d
PORTE_OUT	iom4809.h	2443;"	d
PORTE_OUTCLR	iom4809.h	2445;"	d
PORTE_OUTSET	iom4809.h	2444;"	d
PORTE_OUTTGL	iom4809.h	2446;"	d
PORTE_PIN0CTRL	iom4809.h	2450;"	d
PORTE_PIN1CTRL	iom4809.h	2451;"	d
PORTE_PIN2CTRL	iom4809.h	2452;"	d
PORTE_PIN3CTRL	iom4809.h	2453;"	d
PORTE_PIN4CTRL	iom4809.h	2454;"	d
PORTE_PIN5CTRL	iom4809.h	2455;"	d
PORTE_PIN6CTRL	iom4809.h	2456;"	d
PORTE_PIN7CTRL	iom4809.h	2457;"	d
PORTE_PORTCTRL	iom4809.h	2449;"	d
PORTE_PORT_vect	iom4809.h	5074;"	d
PORTE_PORT_vect_num	iom4809.h	5073;"	d
PORTF	iom4809.h	2121;"	d
PORTF_DIR	iom4809.h	2461;"	d
PORTF_DIRCLR	iom4809.h	2463;"	d
PORTF_DIRSET	iom4809.h	2462;"	d
PORTF_DIRTGL	iom4809.h	2464;"	d
PORTF_IN	iom4809.h	2469;"	d
PORTF_INTFLAGS	iom4809.h	2470;"	d
PORTF_OUT	iom4809.h	2465;"	d
PORTF_OUTCLR	iom4809.h	2467;"	d
PORTF_OUTSET	iom4809.h	2466;"	d
PORTF_OUTTGL	iom4809.h	2468;"	d
PORTF_PIN0CTRL	iom4809.h	2472;"	d
PORTF_PIN1CTRL	iom4809.h	2473;"	d
PORTF_PIN2CTRL	iom4809.h	2474;"	d
PORTF_PIN3CTRL	iom4809.h	2475;"	d
PORTF_PIN4CTRL	iom4809.h	2476;"	d
PORTF_PIN5CTRL	iom4809.h	2477;"	d
PORTF_PIN6CTRL	iom4809.h	2478;"	d
PORTF_PIN7CTRL	iom4809.h	2479;"	d
PORTF_PORTCTRL	iom4809.h	2471;"	d
PORTF_PORT_vect	iom4809.h	5054;"	d
PORTF_PORT_vect_num	iom4809.h	5053;"	d
PORTMUX	iom4809.h	2122;"	d
PORTMUX_CCLROUTEA	iom4809.h	2484;"	d
PORTMUX_EVOUT0_bm	iom4809.h	3907;"	d
PORTMUX_EVOUT0_bp	iom4809.h	3908;"	d
PORTMUX_EVOUT1_bm	iom4809.h	3909;"	d
PORTMUX_EVOUT1_bp	iom4809.h	3910;"	d
PORTMUX_EVOUT2_bm	iom4809.h	3911;"	d
PORTMUX_EVOUT2_bp	iom4809.h	3912;"	d
PORTMUX_EVOUT3_bm	iom4809.h	3913;"	d
PORTMUX_EVOUT3_bp	iom4809.h	3914;"	d
PORTMUX_EVOUT4_bm	iom4809.h	3915;"	d
PORTMUX_EVOUT4_bp	iom4809.h	3916;"	d
PORTMUX_EVOUT5_bm	iom4809.h	3917;"	d
PORTMUX_EVOUT5_bp	iom4809.h	3918;"	d
PORTMUX_EVSYSROUTEA	iom4809.h	2483;"	d
PORTMUX_LUT0_bm	iom4809.h	3921;"	d
PORTMUX_LUT0_bp	iom4809.h	3922;"	d
PORTMUX_LUT1_bm	iom4809.h	3923;"	d
PORTMUX_LUT1_bp	iom4809.h	3924;"	d
PORTMUX_LUT2_bm	iom4809.h	3925;"	d
PORTMUX_LUT2_bp	iom4809.h	3926;"	d
PORTMUX_LUT3_bm	iom4809.h	3927;"	d
PORTMUX_LUT3_bp	iom4809.h	3928;"	d
PORTMUX_SPI00_bm	iom4809.h	3959;"	d
PORTMUX_SPI00_bp	iom4809.h	3960;"	d
PORTMUX_SPI01_bm	iom4809.h	3961;"	d
PORTMUX_SPI01_bp	iom4809.h	3962;"	d
PORTMUX_SPI0_ALT1_gc	iom4809.h	/^    PORTMUX_SPI0_ALT1_gc = (0x01<<0),  \/* SPI0 on PC[3:0] *\/$/;"	e	enum:PORTMUX_SPI0_enum
PORTMUX_SPI0_ALT2_gc	iom4809.h	/^    PORTMUX_SPI0_ALT2_gc = (0x02<<0),  \/* SPI0 on PE[3:0] *\/$/;"	e	enum:PORTMUX_SPI0_enum
PORTMUX_SPI0_DEFAULT_gc	iom4809.h	/^    PORTMUX_SPI0_DEFAULT_gc = (0x00<<0),  \/* SPI0 on PA[7:4] *\/$/;"	e	enum:PORTMUX_SPI0_enum
PORTMUX_SPI0_NONE_gc	iom4809.h	/^    PORTMUX_SPI0_NONE_gc = (0x03<<0),  \/* Not connected to any pins *\/$/;"	e	enum:PORTMUX_SPI0_enum
PORTMUX_SPI0_enum	iom4809.h	/^typedef enum PORTMUX_SPI0_enum$/;"	g
PORTMUX_SPI0_gm	iom4809.h	3957;"	d
PORTMUX_SPI0_gp	iom4809.h	3958;"	d
PORTMUX_SPI0_t	iom4809.h	/^} PORTMUX_SPI0_t;$/;"	t	typeref:enum:PORTMUX_SPI0_enum
PORTMUX_TCA00_bm	iom4809.h	3973;"	d
PORTMUX_TCA00_bp	iom4809.h	3974;"	d
PORTMUX_TCA01_bm	iom4809.h	3975;"	d
PORTMUX_TCA01_bp	iom4809.h	3976;"	d
PORTMUX_TCA02_bm	iom4809.h	3977;"	d
PORTMUX_TCA02_bp	iom4809.h	3978;"	d
PORTMUX_TCA0_PORTA_gc	iom4809.h	/^    PORTMUX_TCA0_PORTA_gc = (0x00<<0),  \/* TCA0 pins on PA[5:0] *\/$/;"	e	enum:PORTMUX_TCA0_enum
PORTMUX_TCA0_PORTB_gc	iom4809.h	/^    PORTMUX_TCA0_PORTB_gc = (0x01<<0),  \/* TCA0 pins on PB[5:0] *\/$/;"	e	enum:PORTMUX_TCA0_enum
PORTMUX_TCA0_PORTC_gc	iom4809.h	/^    PORTMUX_TCA0_PORTC_gc = (0x02<<0),  \/* TCA0 pins on PC[5:0] *\/$/;"	e	enum:PORTMUX_TCA0_enum
PORTMUX_TCA0_PORTD_gc	iom4809.h	/^    PORTMUX_TCA0_PORTD_gc = (0x03<<0),  \/* TCA0 pins on PD[5:0] *\/$/;"	e	enum:PORTMUX_TCA0_enum
PORTMUX_TCA0_PORTE_gc	iom4809.h	/^    PORTMUX_TCA0_PORTE_gc = (0x04<<0),  \/* TCA0 pins on PE[5:0] *\/$/;"	e	enum:PORTMUX_TCA0_enum
PORTMUX_TCA0_PORTF_gc	iom4809.h	/^    PORTMUX_TCA0_PORTF_gc = (0x05<<0),  \/* TCA0 pins on PF[5:0] *\/$/;"	e	enum:PORTMUX_TCA0_enum
PORTMUX_TCA0_enum	iom4809.h	/^typedef enum PORTMUX_TCA0_enum$/;"	g
PORTMUX_TCA0_gm	iom4809.h	3971;"	d
PORTMUX_TCA0_gp	iom4809.h	3972;"	d
PORTMUX_TCA0_t	iom4809.h	/^} PORTMUX_TCA0_t;$/;"	t	typeref:enum:PORTMUX_TCA0_enum
PORTMUX_TCAROUTEA	iom4809.h	2487;"	d
PORTMUX_TCB0_bm	iom4809.h	3981;"	d
PORTMUX_TCB0_bp	iom4809.h	3982;"	d
PORTMUX_TCB1_bm	iom4809.h	3983;"	d
PORTMUX_TCB1_bp	iom4809.h	3984;"	d
PORTMUX_TCB2_bm	iom4809.h	3985;"	d
PORTMUX_TCB2_bp	iom4809.h	3986;"	d
PORTMUX_TCB3_bm	iom4809.h	3987;"	d
PORTMUX_TCB3_bp	iom4809.h	3988;"	d
PORTMUX_TCBROUTEA	iom4809.h	2488;"	d
PORTMUX_TWI00_bm	iom4809.h	3965;"	d
PORTMUX_TWI00_bp	iom4809.h	3966;"	d
PORTMUX_TWI01_bm	iom4809.h	3967;"	d
PORTMUX_TWI01_bp	iom4809.h	3968;"	d
PORTMUX_TWI0_ALT1_gc	iom4809.h	/^    PORTMUX_TWI0_ALT1_gc = (0x01<<4),  \/* SCL\/SDA on PA[3:2], Slave mode on PF[3:2] in dual TWI mode *\/$/;"	e	enum:PORTMUX_TWI0_enum
PORTMUX_TWI0_ALT2_gc	iom4809.h	/^    PORTMUX_TWI0_ALT2_gc = (0x02<<4),  \/* SCL\/SDA on PC[3:2], Slave mode on PF[3:2] in dual TWI mode *\/$/;"	e	enum:PORTMUX_TWI0_enum
PORTMUX_TWI0_DEFAULT_gc	iom4809.h	/^    PORTMUX_TWI0_DEFAULT_gc = (0x00<<4),  \/* SCL\/SDA on PA[3:2], Slave mode on PC[3:2] in dual TWI mode *\/$/;"	e	enum:PORTMUX_TWI0_enum
PORTMUX_TWI0_NONE_gc	iom4809.h	/^    PORTMUX_TWI0_NONE_gc = (0x03<<4),  \/* Not connected to any pins *\/$/;"	e	enum:PORTMUX_TWI0_enum
PORTMUX_TWI0_enum	iom4809.h	/^typedef enum PORTMUX_TWI0_enum$/;"	g
PORTMUX_TWI0_gm	iom4809.h	3963;"	d
PORTMUX_TWI0_gp	iom4809.h	3964;"	d
PORTMUX_TWI0_t	iom4809.h	/^} PORTMUX_TWI0_t;$/;"	t	typeref:enum:PORTMUX_TWI0_enum
PORTMUX_TWISPIROUTEA	iom4809.h	2486;"	d
PORTMUX_USART00_bm	iom4809.h	3933;"	d
PORTMUX_USART00_bp	iom4809.h	3934;"	d
PORTMUX_USART01_bm	iom4809.h	3935;"	d
PORTMUX_USART01_bp	iom4809.h	3936;"	d
PORTMUX_USART0_ALT1_gc	iom4809.h	/^    PORTMUX_USART0_ALT1_gc = (0x01<<0),  \/* USART0 on PA[7:4] *\/$/;"	e	enum:PORTMUX_USART0_enum
PORTMUX_USART0_DEFAULT_gc	iom4809.h	/^    PORTMUX_USART0_DEFAULT_gc = (0x00<<0),  \/* USART0 on PA[3:0] *\/$/;"	e	enum:PORTMUX_USART0_enum
PORTMUX_USART0_NONE_gc	iom4809.h	/^    PORTMUX_USART0_NONE_gc = (0x03<<0),  \/* Not connected to any pins *\/$/;"	e	enum:PORTMUX_USART0_enum
PORTMUX_USART0_enum	iom4809.h	/^typedef enum PORTMUX_USART0_enum$/;"	g
PORTMUX_USART0_gm	iom4809.h	3931;"	d
PORTMUX_USART0_gp	iom4809.h	3932;"	d
PORTMUX_USART0_t	iom4809.h	/^} PORTMUX_USART0_t;$/;"	t	typeref:enum:PORTMUX_USART0_enum
PORTMUX_USART10_bm	iom4809.h	3939;"	d
PORTMUX_USART10_bp	iom4809.h	3940;"	d
PORTMUX_USART11_bm	iom4809.h	3941;"	d
PORTMUX_USART11_bp	iom4809.h	3942;"	d
PORTMUX_USART1_ALT1_gc	iom4809.h	/^    PORTMUX_USART1_ALT1_gc = (0x01<<2),  \/* USART1 on PC[7:4] *\/$/;"	e	enum:PORTMUX_USART1_enum
PORTMUX_USART1_DEFAULT_gc	iom4809.h	/^    PORTMUX_USART1_DEFAULT_gc = (0x00<<2),  \/* USART1 on PC[3:0] *\/$/;"	e	enum:PORTMUX_USART1_enum
PORTMUX_USART1_NONE_gc	iom4809.h	/^    PORTMUX_USART1_NONE_gc = (0x03<<2),  \/* Not connected to any pins *\/$/;"	e	enum:PORTMUX_USART1_enum
PORTMUX_USART1_enum	iom4809.h	/^typedef enum PORTMUX_USART1_enum$/;"	g
PORTMUX_USART1_gm	iom4809.h	3937;"	d
PORTMUX_USART1_gp	iom4809.h	3938;"	d
PORTMUX_USART1_t	iom4809.h	/^} PORTMUX_USART1_t;$/;"	t	typeref:enum:PORTMUX_USART1_enum
PORTMUX_USART20_bm	iom4809.h	3945;"	d
PORTMUX_USART20_bp	iom4809.h	3946;"	d
PORTMUX_USART21_bm	iom4809.h	3947;"	d
PORTMUX_USART21_bp	iom4809.h	3948;"	d
PORTMUX_USART2_ALT1_gc	iom4809.h	/^    PORTMUX_USART2_ALT1_gc = (0x01<<4),  \/* USART2 on PF[6:4] *\/$/;"	e	enum:PORTMUX_USART2_enum
PORTMUX_USART2_DEFAULT_gc	iom4809.h	/^    PORTMUX_USART2_DEFAULT_gc = (0x00<<4),  \/* USART2 on PF[3:0] *\/$/;"	e	enum:PORTMUX_USART2_enum
PORTMUX_USART2_NONE_gc	iom4809.h	/^    PORTMUX_USART2_NONE_gc = (0x03<<4),  \/* Not connected to any pins *\/$/;"	e	enum:PORTMUX_USART2_enum
PORTMUX_USART2_enum	iom4809.h	/^typedef enum PORTMUX_USART2_enum$/;"	g
PORTMUX_USART2_gm	iom4809.h	3943;"	d
PORTMUX_USART2_gp	iom4809.h	3944;"	d
PORTMUX_USART2_t	iom4809.h	/^} PORTMUX_USART2_t;$/;"	t	typeref:enum:PORTMUX_USART2_enum
PORTMUX_USART30_bm	iom4809.h	3951;"	d
PORTMUX_USART30_bp	iom4809.h	3952;"	d
PORTMUX_USART31_bm	iom4809.h	3953;"	d
PORTMUX_USART31_bp	iom4809.h	3954;"	d
PORTMUX_USART3_ALT1_gc	iom4809.h	/^    PORTMUX_USART3_ALT1_gc = (0x01<<6),  \/* USART3 on PB[5:4] *\/$/;"	e	enum:PORTMUX_USART3_enum
PORTMUX_USART3_DEFAULT_gc	iom4809.h	/^    PORTMUX_USART3_DEFAULT_gc = (0x00<<6),  \/* USART3 on PB[3:0] *\/$/;"	e	enum:PORTMUX_USART3_enum
PORTMUX_USART3_NONE_gc	iom4809.h	/^    PORTMUX_USART3_NONE_gc = (0x03<<6),  \/* Not connected to any pins *\/$/;"	e	enum:PORTMUX_USART3_enum
PORTMUX_USART3_enum	iom4809.h	/^typedef enum PORTMUX_USART3_enum$/;"	g
PORTMUX_USART3_gm	iom4809.h	3949;"	d
PORTMUX_USART3_gp	iom4809.h	3950;"	d
PORTMUX_USART3_t	iom4809.h	/^} PORTMUX_USART3_t;$/;"	t	typeref:enum:PORTMUX_USART3_enum
PORTMUX_USARTROUTEA	iom4809.h	2485;"	d
PORTMUX_struct	iom4809.h	/^typedef struct PORTMUX_struct$/;"	s
PORTMUX_t	iom4809.h	/^} PORTMUX_t;$/;"	t	typeref:struct:PORTMUX_struct
PORT_INT0_bm	iom4809.h	3835;"	d
PORT_INT0_bp	iom4809.h	3836;"	d
PORT_INT1_bm	iom4809.h	3837;"	d
PORT_INT1_bp	iom4809.h	3838;"	d
PORT_INT2_bm	iom4809.h	3839;"	d
PORT_INT2_bp	iom4809.h	3840;"	d
PORT_INT3_bm	iom4809.h	3841;"	d
PORT_INT3_bp	iom4809.h	3842;"	d
PORT_INT4_bm	iom4809.h	3843;"	d
PORT_INT4_bp	iom4809.h	3844;"	d
PORT_INT5_bm	iom4809.h	3845;"	d
PORT_INT5_bp	iom4809.h	3846;"	d
PORT_INT6_bm	iom4809.h	3847;"	d
PORT_INT6_bp	iom4809.h	3848;"	d
PORT_INT7_bm	iom4809.h	3849;"	d
PORT_INT7_bp	iom4809.h	3850;"	d
PORT_INT_gm	iom4809.h	3833;"	d
PORT_INT_gp	iom4809.h	3834;"	d
PORT_INVEN_bm	iom4809.h	3867;"	d
PORT_INVEN_bp	iom4809.h	3868;"	d
PORT_ISC0_bm	iom4809.h	3859;"	d
PORT_ISC0_bp	iom4809.h	3860;"	d
PORT_ISC1_bm	iom4809.h	3861;"	d
PORT_ISC1_bp	iom4809.h	3862;"	d
PORT_ISC2_bm	iom4809.h	3863;"	d
PORT_ISC2_bp	iom4809.h	3864;"	d
PORT_ISC_BOTHEDGES_gc	iom4809.h	/^    PORT_ISC_BOTHEDGES_gc = (0x01<<0),  \/* Sense Both Edges *\/$/;"	e	enum:PORT_ISC_enum
PORT_ISC_FALLING_gc	iom4809.h	/^    PORT_ISC_FALLING_gc = (0x03<<0),  \/* Sense Falling Edge *\/$/;"	e	enum:PORT_ISC_enum
PORT_ISC_INPUT_DISABLE_gc	iom4809.h	/^    PORT_ISC_INPUT_DISABLE_gc = (0x04<<0),  \/* Digital Input Buffer disabled *\/$/;"	e	enum:PORT_ISC_enum
PORT_ISC_INTDISABLE_gc	iom4809.h	/^    PORT_ISC_INTDISABLE_gc = (0x00<<0),  \/* Interrupt disabled but input buffer enabled *\/$/;"	e	enum:PORT_ISC_enum
PORT_ISC_LEVEL_gc	iom4809.h	/^    PORT_ISC_LEVEL_gc = (0x05<<0),  \/* Sense low Level *\/$/;"	e	enum:PORT_ISC_enum
PORT_ISC_RISING_gc	iom4809.h	/^    PORT_ISC_RISING_gc = (0x02<<0),  \/* Sense Rising Edge *\/$/;"	e	enum:PORT_ISC_enum
PORT_ISC_enum	iom4809.h	/^typedef enum PORT_ISC_enum$/;"	g
PORT_ISC_gm	iom4809.h	3857;"	d
PORT_ISC_gp	iom4809.h	3858;"	d
PORT_ISC_t	iom4809.h	/^} PORT_ISC_t;$/;"	t	typeref:enum:PORT_ISC_enum
PORT_PULLUPEN_bm	iom4809.h	3865;"	d
PORT_PULLUPEN_bp	iom4809.h	3866;"	d
PORT_SRL_bm	iom4809.h	3853;"	d
PORT_SRL_bp	iom4809.h	3854;"	d
PORT_struct	iom4809.h	/^typedef struct PORT_struct$/;"	s
PORT_t	iom4809.h	/^} PORT_t;$/;"	t	typeref:struct:PORT_struct
PROD_SIGNATURES_END	iom4809.h	5184;"	d
PROD_SIGNATURES_PAGE_SIZE	iom4809.h	5178;"	d
PROD_SIGNATURES_PAGE_SIZE	iom4809.h	5182;"	d
PROD_SIGNATURES_SIZE	iom4809.h	5177;"	d
PROD_SIGNATURES_SIZE	iom4809.h	5181;"	d
PROD_SIGNATURES_START	iom4809.h	5176;"	d
PROD_SIGNATURES_START	iom4809.h	5180;"	d
PROGMEM_END	iom4809.h	5215;"	d
PROGMEM_END	iom4809.h	5226;"	d
PROGMEM_PAGE_SIZE	iom4809.h	5220;"	d
PROGMEM_PAGE_SIZE	iom4809.h	5224;"	d
PROGMEM_SIZE	iom4809.h	5210;"	d
PROGMEM_SIZE	iom4809.h	5213;"	d
PROGMEM_SIZE	iom4809.h	5219;"	d
PROGMEM_SIZE	iom4809.h	5223;"	d
PROGMEM_START	iom4809.h	5209;"	d
PROGMEM_START	iom4809.h	5212;"	d
PROGMEM_START	iom4809.h	5218;"	d
PROGMEM_START	iom4809.h	5222;"	d
RAMEND	iom4809.h	5232;"	d
RAMSIZE	iom4809.h	5231;"	d
RAMSTART	iom4809.h	5230;"	d
REVID	iom4809.h	/^    register8_t REVID;  \/* Revision ID *\/$/;"	m	struct:SYSCFG_struct
RSTCTRL	iom4809.h	2105;"	d
RSTCTRL_BORF_bm	iom4809.h	3994;"	d
RSTCTRL_BORF_bp	iom4809.h	3995;"	d
RSTCTRL_EXTRF_bm	iom4809.h	3996;"	d
RSTCTRL_EXTRF_bp	iom4809.h	3997;"	d
RSTCTRL_PORF_bm	iom4809.h	3992;"	d
RSTCTRL_PORF_bp	iom4809.h	3993;"	d
RSTCTRL_RSTFR	iom4809.h	2213;"	d
RSTCTRL_SWRE_bm	iom4809.h	4006;"	d
RSTCTRL_SWRE_bp	iom4809.h	4007;"	d
RSTCTRL_SWRF_bm	iom4809.h	4000;"	d
RSTCTRL_SWRF_bp	iom4809.h	4001;"	d
RSTCTRL_SWRR	iom4809.h	2214;"	d
RSTCTRL_UPDIRF_bm	iom4809.h	4002;"	d
RSTCTRL_UPDIRF_bp	iom4809.h	4003;"	d
RSTCTRL_WDRF_bm	iom4809.h	3998;"	d
RSTCTRL_WDRF_bp	iom4809.h	3999;"	d
RSTCTRL_struct	iom4809.h	/^typedef struct RSTCTRL_struct$/;"	s
RSTCTRL_t	iom4809.h	/^} RSTCTRL_t;$/;"	t	typeref:struct:RSTCTRL_struct
RSTFR	iom4809.h	/^    register8_t RSTFR;  \/* Reset Flags *\/$/;"	m	struct:RSTCTRL_struct
RSTPINCFG_GPIO_gc	iom4809.h	/^    RSTPINCFG_GPIO_gc = (0x00<<3),  \/* GPIO mode *\/$/;"	e	enum:RSTPINCFG_enum
RSTPINCFG_RST_gc	iom4809.h	/^    RSTPINCFG_RST_gc = (0x01<<3),  \/* Reset mode *\/$/;"	e	enum:RSTPINCFG_enum
RSTPINCFG_enum	iom4809.h	/^typedef enum RSTPINCFG_enum$/;"	g
RSTPINCFG_t	iom4809.h	/^} RSTPINCFG_t;$/;"	t	typeref:enum:RSTPINCFG_enum
RTC	iom4809.h	2113;"	d
RTC_CALIB	iom4809.h	2272;"	d
RTC_CLKSEL	iom4809.h	2273;"	d
RTC_CLKSEL0_bm	iom4809.h	4074;"	d
RTC_CLKSEL0_bp	iom4809.h	4075;"	d
RTC_CLKSEL1_bm	iom4809.h	4076;"	d
RTC_CLKSEL1_bp	iom4809.h	4077;"	d
RTC_CLKSEL_EXTCLK_gc	iom4809.h	/^    RTC_CLKSEL_EXTCLK_gc = (0x03<<0),  \/* External Clock *\/$/;"	e	enum:RTC_CLKSEL_enum
RTC_CLKSEL_INT1K_gc	iom4809.h	/^    RTC_CLKSEL_INT1K_gc = (0x01<<0),  \/* Internal 1kHz OSC *\/$/;"	e	enum:RTC_CLKSEL_enum
RTC_CLKSEL_INT32K_gc	iom4809.h	/^    RTC_CLKSEL_INT32K_gc = (0x00<<0),  \/* Internal 32kHz OSC *\/$/;"	e	enum:RTC_CLKSEL_enum
RTC_CLKSEL_TOSC32K_gc	iom4809.h	/^    RTC_CLKSEL_TOSC32K_gc = (0x02<<0),  \/* 32KHz Crystal OSC *\/$/;"	e	enum:RTC_CLKSEL_enum
RTC_CLKSEL_enum	iom4809.h	/^typedef enum RTC_CLKSEL_enum$/;"	g
RTC_CLKSEL_gm	iom4809.h	4072;"	d
RTC_CLKSEL_gp	iom4809.h	4073;"	d
RTC_CLKSEL_t	iom4809.h	/^} RTC_CLKSEL_t;$/;"	t	typeref:enum:RTC_CLKSEL_enum
RTC_CMP	iom4809.h	2280;"	d
RTC_CMPBUSY_bm	iom4809.h	4033;"	d
RTC_CMPBUSY_bp	iom4809.h	4034;"	d
RTC_CMPH	iom4809.h	2282;"	d
RTC_CMPL	iom4809.h	2281;"	d
RTC_CMP_bm	iom4809.h	4039;"	d
RTC_CMP_bp	iom4809.h	4040;"	d
RTC_CNT	iom4809.h	2274;"	d
RTC_CNTBUSY_bm	iom4809.h	4029;"	d
RTC_CNTBUSY_bp	iom4809.h	4030;"	d
RTC_CNTH	iom4809.h	2276;"	d
RTC_CNTL	iom4809.h	2275;"	d
RTC_CNT_vect	iom4809.h	4964;"	d
RTC_CNT_vect_num	iom4809.h	4963;"	d
RTC_CTRLA	iom4809.h	2266;"	d
RTC_CTRLABUSY_bm	iom4809.h	4027;"	d
RTC_CTRLABUSY_bp	iom4809.h	4028;"	d
RTC_CTRLBUSY_bm	iom4809.h	4097;"	d
RTC_CTRLBUSY_bp	iom4809.h	4098;"	d
RTC_DBGCTRL	iom4809.h	2271;"	d
RTC_DBGRUN_bm	iom4809.h	4048;"	d
RTC_DBGRUN_bp	iom4809.h	4049;"	d
RTC_ERROR0_bm	iom4809.h	4054;"	d
RTC_ERROR0_bp	iom4809.h	4055;"	d
RTC_ERROR1_bm	iom4809.h	4056;"	d
RTC_ERROR1_bp	iom4809.h	4057;"	d
RTC_ERROR2_bm	iom4809.h	4058;"	d
RTC_ERROR2_bp	iom4809.h	4059;"	d
RTC_ERROR3_bm	iom4809.h	4060;"	d
RTC_ERROR3_bp	iom4809.h	4061;"	d
RTC_ERROR4_bm	iom4809.h	4062;"	d
RTC_ERROR4_bp	iom4809.h	4063;"	d
RTC_ERROR5_bm	iom4809.h	4064;"	d
RTC_ERROR5_bp	iom4809.h	4065;"	d
RTC_ERROR6_bm	iom4809.h	4066;"	d
RTC_ERROR6_bp	iom4809.h	4067;"	d
RTC_ERROR_gm	iom4809.h	4052;"	d
RTC_ERROR_gp	iom4809.h	4053;"	d
RTC_INTCTRL	iom4809.h	2268;"	d
RTC_INTFLAGS	iom4809.h	2269;"	d
RTC_OVF_bm	iom4809.h	4037;"	d
RTC_OVF_bp	iom4809.h	4038;"	d
RTC_PER	iom4809.h	2277;"	d
RTC_PERBUSY_bm	iom4809.h	4031;"	d
RTC_PERBUSY_bp	iom4809.h	4032;"	d
RTC_PERH	iom4809.h	2279;"	d
RTC_PERIOD0_bm	iom4809.h	4087;"	d
RTC_PERIOD0_bp	iom4809.h	4088;"	d
RTC_PERIOD1_bm	iom4809.h	4089;"	d
RTC_PERIOD1_bp	iom4809.h	4090;"	d
RTC_PERIOD2_bm	iom4809.h	4091;"	d
RTC_PERIOD2_bp	iom4809.h	4092;"	d
RTC_PERIOD3_bm	iom4809.h	4093;"	d
RTC_PERIOD3_bp	iom4809.h	4094;"	d
RTC_PERIOD_CYC1024_gc	iom4809.h	/^    RTC_PERIOD_CYC1024_gc = (0x09<<3),  \/* RTC Clock Cycles 1024 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC128_gc	iom4809.h	/^    RTC_PERIOD_CYC128_gc = (0x06<<3),  \/* RTC Clock Cycles 128 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC16384_gc	iom4809.h	/^    RTC_PERIOD_CYC16384_gc = (0x0D<<3),  \/* RTC Clock Cycles 16384 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC16_gc	iom4809.h	/^    RTC_PERIOD_CYC16_gc = (0x03<<3),  \/* RTC Clock Cycles 16 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC2048_gc	iom4809.h	/^    RTC_PERIOD_CYC2048_gc = (0x0A<<3),  \/* RTC Clock Cycles 2048 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC256_gc	iom4809.h	/^    RTC_PERIOD_CYC256_gc = (0x07<<3),  \/* RTC Clock Cycles 256 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC32768_gc	iom4809.h	/^    RTC_PERIOD_CYC32768_gc = (0x0E<<3),  \/* RTC Clock Cycles 32768 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC32_gc	iom4809.h	/^    RTC_PERIOD_CYC32_gc = (0x04<<3),  \/* RTC Clock Cycles 32 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC4096_gc	iom4809.h	/^    RTC_PERIOD_CYC4096_gc = (0x0B<<3),  \/* RTC Clock Cycles 4096 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC4_gc	iom4809.h	/^    RTC_PERIOD_CYC4_gc = (0x01<<3),  \/* RTC Clock Cycles 4 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC512_gc	iom4809.h	/^    RTC_PERIOD_CYC512_gc = (0x08<<3),  \/* RTC Clock Cycles 512 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC64_gc	iom4809.h	/^    RTC_PERIOD_CYC64_gc = (0x05<<3),  \/* RTC Clock Cycles 64 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC8192_gc	iom4809.h	/^    RTC_PERIOD_CYC8192_gc = (0x0C<<3),  \/* RTC Clock Cycles 8192 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_CYC8_gc	iom4809.h	/^    RTC_PERIOD_CYC8_gc = (0x02<<3),  \/* RTC Clock Cycles 8 *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_OFF_gc	iom4809.h	/^    RTC_PERIOD_OFF_gc = (0x00<<3),  \/* Off *\/$/;"	e	enum:RTC_PERIOD_enum
RTC_PERIOD_enum	iom4809.h	/^typedef enum RTC_PERIOD_enum$/;"	g
RTC_PERIOD_gm	iom4809.h	4085;"	d
RTC_PERIOD_gp	iom4809.h	4086;"	d
RTC_PERIOD_t	iom4809.h	/^} RTC_PERIOD_t;$/;"	t	typeref:enum:RTC_PERIOD_enum
RTC_PERL	iom4809.h	2278;"	d
RTC_PITCTRLA	iom4809.h	2283;"	d
RTC_PITDBGCTRL	iom4809.h	2287;"	d
RTC_PITEN_bm	iom4809.h	4083;"	d
RTC_PITEN_bp	iom4809.h	4084;"	d
RTC_PITINTCTRL	iom4809.h	2285;"	d
RTC_PITINTFLAGS	iom4809.h	2286;"	d
RTC_PITSTATUS	iom4809.h	2284;"	d
RTC_PIT_vect	iom4809.h	4966;"	d
RTC_PIT_vect_num	iom4809.h	4965;"	d
RTC_PI_bm	iom4809.h	4101;"	d
RTC_PI_bp	iom4809.h	4102;"	d
RTC_PRESCALER0_bm	iom4809.h	4015;"	d
RTC_PRESCALER0_bp	iom4809.h	4016;"	d
RTC_PRESCALER1_bm	iom4809.h	4017;"	d
RTC_PRESCALER1_bp	iom4809.h	4018;"	d
RTC_PRESCALER2_bm	iom4809.h	4019;"	d
RTC_PRESCALER2_bp	iom4809.h	4020;"	d
RTC_PRESCALER3_bm	iom4809.h	4021;"	d
RTC_PRESCALER3_bp	iom4809.h	4022;"	d
RTC_PRESCALER_DIV1024_gc	iom4809.h	/^    RTC_PRESCALER_DIV1024_gc = (0x0A<<3),  \/* RTC Clock \/ 1024 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV128_gc	iom4809.h	/^    RTC_PRESCALER_DIV128_gc = (0x07<<3),  \/* RTC Clock \/ 128 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV16384_gc	iom4809.h	/^    RTC_PRESCALER_DIV16384_gc = (0x0E<<3),  \/* RTC Clock \/ 16384 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV16_gc	iom4809.h	/^    RTC_PRESCALER_DIV16_gc = (0x04<<3),  \/* RTC Clock \/ 16 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV1_gc	iom4809.h	/^    RTC_PRESCALER_DIV1_gc = (0x00<<3),  \/* RTC Clock \/ 1 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV2048_gc	iom4809.h	/^    RTC_PRESCALER_DIV2048_gc = (0x0B<<3),  \/* RTC Clock \/ 2048 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV256_gc	iom4809.h	/^    RTC_PRESCALER_DIV256_gc = (0x08<<3),  \/* RTC Clock \/ 256 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV2_gc	iom4809.h	/^    RTC_PRESCALER_DIV2_gc = (0x01<<3),  \/* RTC Clock \/ 2 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV32768_gc	iom4809.h	/^    RTC_PRESCALER_DIV32768_gc = (0x0F<<3),  \/* RTC Clock \/ 32768 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV32_gc	iom4809.h	/^    RTC_PRESCALER_DIV32_gc = (0x05<<3),  \/* RTC Clock \/ 32 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV4096_gc	iom4809.h	/^    RTC_PRESCALER_DIV4096_gc = (0x0C<<3),  \/* RTC Clock \/ 4096 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV4_gc	iom4809.h	/^    RTC_PRESCALER_DIV4_gc = (0x02<<3),  \/* RTC Clock \/ 4 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV512_gc	iom4809.h	/^    RTC_PRESCALER_DIV512_gc = (0x09<<3),  \/* RTC Clock \/ 512 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV64_gc	iom4809.h	/^    RTC_PRESCALER_DIV64_gc = (0x06<<3),  \/* RTC Clock \/ 64 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV8192_gc	iom4809.h	/^    RTC_PRESCALER_DIV8192_gc = (0x0D<<3),  \/* RTC Clock \/ 8192 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_DIV8_gc	iom4809.h	/^    RTC_PRESCALER_DIV8_gc = (0x03<<3),  \/* RTC Clock \/ 8 *\/$/;"	e	enum:RTC_PRESCALER_enum
RTC_PRESCALER_enum	iom4809.h	/^typedef enum RTC_PRESCALER_enum$/;"	g
RTC_PRESCALER_gm	iom4809.h	4013;"	d
RTC_PRESCALER_gp	iom4809.h	4014;"	d
RTC_PRESCALER_t	iom4809.h	/^} RTC_PRESCALER_t;$/;"	t	typeref:enum:RTC_PRESCALER_enum
RTC_RTCEN_bm	iom4809.h	4011;"	d
RTC_RTCEN_bp	iom4809.h	4012;"	d
RTC_RUNSTDBY_bm	iom4809.h	4023;"	d
RTC_RUNSTDBY_bp	iom4809.h	4024;"	d
RTC_SIGN_bm	iom4809.h	4068;"	d
RTC_SIGN_bp	iom4809.h	4069;"	d
RTC_STATUS	iom4809.h	2267;"	d
RTC_TEMP	iom4809.h	2270;"	d
RTC_struct	iom4809.h	/^typedef struct RTC_struct$/;"	s
RTC_t	iom4809.h	/^} RTC_t;$/;"	t	typeref:struct:RTC_struct
RXDATAH	iom4809.h	/^    register8_t RXDATAH;  \/* Receive Data High Byte *\/$/;"	m	struct:USART_struct
RXDATAL	iom4809.h	/^    register8_t RXDATAL;  \/* Receive Data Low Byte *\/$/;"	m	struct:USART_struct
RXPLCTRL	iom4809.h	/^    register8_t RXPLCTRL;  \/* IRCOM Receiver Pulse Length Control *\/$/;"	m	struct:USART_struct
SADDR	iom4809.h	/^    register8_t SADDR;  \/* Slave Address *\/$/;"	m	struct:TWI_struct
SADDRMASK	iom4809.h	/^    register8_t SADDRMASK;  \/* Slave Address Mask *\/$/;"	m	struct:TWI_struct
SAMPCTRL	iom4809.h	/^    register8_t SAMPCTRL;  \/* Sample Control *\/$/;"	m	struct:ADC_struct
SAMPFREQ_125HZ_gc	iom4809.h	/^    SAMPFREQ_125HZ_gc = (0x01<<4),  \/* 125Hz sampling frequency *\/$/;"	e	enum:SAMPFREQ_enum
SAMPFREQ_1KHZ_gc	iom4809.h	/^    SAMPFREQ_1KHZ_gc = (0x00<<4),  \/* 1kHz sampling frequency *\/$/;"	e	enum:SAMPFREQ_enum
SAMPFREQ_enum	iom4809.h	/^typedef enum SAMPFREQ_enum$/;"	g
SAMPFREQ_t	iom4809.h	/^} SAMPFREQ_t;$/;"	t	typeref:enum:SAMPFREQ_enum
SCTRLA	iom4809.h	/^    register8_t SCTRLA;  \/* Slave Control A *\/$/;"	m	struct:TWI_struct
SCTRLB	iom4809.h	/^    register8_t SCTRLB;  \/* Slave Control B *\/$/;"	m	struct:TWI_struct
SDATA	iom4809.h	/^    register8_t SDATA;  \/* Slave Data *\/$/;"	m	struct:TWI_struct
SEQCTRL0	iom4809.h	/^    register8_t SEQCTRL0;  \/* Sequential Control 0 *\/$/;"	m	struct:CCL_struct
SEQCTRL1	iom4809.h	/^    register8_t SEQCTRL1;  \/* Sequential Control 1 *\/$/;"	m	struct:CCL_struct
SERNUM0	iom4809.h	/^    register8_t SERNUM0;  \/* Serial Number Byte 0 *\/$/;"	m	struct:SIGROW_struct
SERNUM1	iom4809.h	/^    register8_t SERNUM1;  \/* Serial Number Byte 1 *\/$/;"	m	struct:SIGROW_struct
SERNUM2	iom4809.h	/^    register8_t SERNUM2;  \/* Serial Number Byte 2 *\/$/;"	m	struct:SIGROW_struct
SERNUM3	iom4809.h	/^    register8_t SERNUM3;  \/* Serial Number Byte 3 *\/$/;"	m	struct:SIGROW_struct
SERNUM4	iom4809.h	/^    register8_t SERNUM4;  \/* Serial Number Byte 4 *\/$/;"	m	struct:SIGROW_struct
SERNUM5	iom4809.h	/^    register8_t SERNUM5;  \/* Serial Number Byte 5 *\/$/;"	m	struct:SIGROW_struct
SERNUM6	iom4809.h	/^    register8_t SERNUM6;  \/* Serial Number Byte 6 *\/$/;"	m	struct:SIGROW_struct
SERNUM7	iom4809.h	/^    register8_t SERNUM7;  \/* Serial Number Byte 7 *\/$/;"	m	struct:SIGROW_struct
SERNUM8	iom4809.h	/^    register8_t SERNUM8;  \/* Serial Number Byte 8 *\/$/;"	m	struct:SIGROW_struct
SERNUM9	iom4809.h	/^    register8_t SERNUM9;  \/* Serial Number Byte 9 *\/$/;"	m	struct:SIGROW_struct
SIGNATURES_END	iom4809.h	5195;"	d
SIGNATURES_PAGE_SIZE	iom4809.h	5189;"	d
SIGNATURES_PAGE_SIZE	iom4809.h	5193;"	d
SIGNATURES_SIZE	iom4809.h	5188;"	d
SIGNATURES_SIZE	iom4809.h	5192;"	d
SIGNATURES_START	iom4809.h	5187;"	d
SIGNATURES_START	iom4809.h	5191;"	d
SIGNATURE_0	iom4809.h	5302;"	d
SIGNATURE_1	iom4809.h	5303;"	d
SIGNATURE_2	iom4809.h	5304;"	d
SIGROW	iom4809.h	2138;"	d
SIGROW_CHECKSUM1	iom4809.h	2789;"	d
SIGROW_DEVICEID0	iom4809.h	2765;"	d
SIGROW_DEVICEID1	iom4809.h	2766;"	d
SIGROW_DEVICEID2	iom4809.h	2767;"	d
SIGROW_OSC16ERR3V	iom4809.h	2785;"	d
SIGROW_OSC16ERR5V	iom4809.h	2786;"	d
SIGROW_OSC20ERR3V	iom4809.h	2787;"	d
SIGROW_OSC20ERR5V	iom4809.h	2788;"	d
SIGROW_OSCCAL16M0	iom4809.h	2779;"	d
SIGROW_OSCCAL16M1	iom4809.h	2780;"	d
SIGROW_OSCCAL20M0	iom4809.h	2781;"	d
SIGROW_OSCCAL20M1	iom4809.h	2782;"	d
SIGROW_OSCCAL32K	iom4809.h	2778;"	d
SIGROW_SERNUM0	iom4809.h	2768;"	d
SIGROW_SERNUM1	iom4809.h	2769;"	d
SIGROW_SERNUM2	iom4809.h	2770;"	d
SIGROW_SERNUM3	iom4809.h	2771;"	d
SIGROW_SERNUM4	iom4809.h	2772;"	d
SIGROW_SERNUM5	iom4809.h	2773;"	d
SIGROW_SERNUM6	iom4809.h	2774;"	d
SIGROW_SERNUM7	iom4809.h	2775;"	d
SIGROW_SERNUM8	iom4809.h	2776;"	d
SIGROW_SERNUM9	iom4809.h	2777;"	d
SIGROW_TEMPSENSE0	iom4809.h	2783;"	d
SIGROW_TEMPSENSE1	iom4809.h	2784;"	d
SIGROW_struct	iom4809.h	/^typedef struct SIGROW_struct$/;"	s
SIGROW_t	iom4809.h	/^} SIGROW_t;$/;"	t	typeref:struct:SIGROW_struct
SINGLE	iom4809.h	/^    TCA_SINGLE_t SINGLE;  \/* 16-bit Timer\/Counter Type A - Single Mode *\/$/;"	m	union:TCA_union
SLEEP_DIS_gc	iom4809.h	/^    SLEEP_DIS_gc = (0x00<<0),  \/* Disabled *\/$/;"	e	enum:SLEEP_enum
SLEEP_ENABLED_gc	iom4809.h	/^    SLEEP_ENABLED_gc = (0x01<<0),  \/* Enabled *\/$/;"	e	enum:SLEEP_enum
SLEEP_MODE_IDLE	iom4809.h	1397;"	d
SLEEP_MODE_PWR_DOWN	iom4809.h	1399;"	d
SLEEP_MODE_STANDBY	iom4809.h	1398;"	d
SLEEP_SAMPLED_gc	iom4809.h	/^    SLEEP_SAMPLED_gc = (0x02<<0),  \/* Sampled *\/$/;"	e	enum:SLEEP_enum
SLEEP_enum	iom4809.h	/^typedef enum SLEEP_enum$/;"	g
SLEEP_t	iom4809.h	/^} SLEEP_t;$/;"	t	typeref:enum:SLEEP_enum
SLPCTRL	iom4809.h	2106;"	d
SLPCTRL_CTRLA	iom4809.h	2218;"	d
SLPCTRL_SEN_bm	iom4809.h	4137;"	d
SLPCTRL_SEN_bp	iom4809.h	4138;"	d
SLPCTRL_SMODE0_bm	iom4809.h	4141;"	d
SLPCTRL_SMODE0_bp	iom4809.h	4142;"	d
SLPCTRL_SMODE1_bm	iom4809.h	4143;"	d
SLPCTRL_SMODE1_bp	iom4809.h	4144;"	d
SLPCTRL_SMODE_IDLE_gc	iom4809.h	/^    SLPCTRL_SMODE_IDLE_gc = (0x00<<1),  \/* Idle mode *\/$/;"	e	enum:SLPCTRL_SMODE_enum
SLPCTRL_SMODE_PDOWN_gc	iom4809.h	/^    SLPCTRL_SMODE_PDOWN_gc = (0x02<<1),  \/* Power-down Mode *\/$/;"	e	enum:SLPCTRL_SMODE_enum
SLPCTRL_SMODE_STDBY_gc	iom4809.h	/^    SLPCTRL_SMODE_STDBY_gc = (0x01<<1),  \/* Standby Mode *\/$/;"	e	enum:SLPCTRL_SMODE_enum
SLPCTRL_SMODE_enum	iom4809.h	/^typedef enum SLPCTRL_SMODE_enum$/;"	g
SLPCTRL_SMODE_gm	iom4809.h	4139;"	d
SLPCTRL_SMODE_gp	iom4809.h	4140;"	d
SLPCTRL_SMODE_t	iom4809.h	/^} SLPCTRL_SMODE_t;$/;"	t	typeref:enum:SLPCTRL_SMODE_enum
SLPCTRL_struct	iom4809.h	/^typedef struct SLPCTRL_struct$/;"	s
SLPCTRL_t	iom4809.h	/^} SLPCTRL_t;$/;"	t	typeref:struct:SLPCTRL_struct
SPH	iom4809.h	35;"	d
SPI0	iom4809.h	2130;"	d
SPI0_CTRLA	iom4809.h	2620;"	d
SPI0_CTRLB	iom4809.h	2621;"	d
SPI0_DATA	iom4809.h	2624;"	d
SPI0_INTCTRL	iom4809.h	2622;"	d
SPI0_INTFLAGS	iom4809.h	2623;"	d
SPI0_INT_vect	iom4809.h	5012;"	d
SPI0_INT_vect_num	iom4809.h	5011;"	d
SPI_BUFEN_bm	iom4809.h	4174;"	d
SPI_BUFEN_bp	iom4809.h	4175;"	d
SPI_BUFOVF_bm	iom4809.h	4190;"	d
SPI_BUFOVF_bp	iom4809.h	4191;"	d
SPI_BUFWR_bm	iom4809.h	4172;"	d
SPI_BUFWR_bp	iom4809.h	4173;"	d
SPI_CLK2X_bm	iom4809.h	4156;"	d
SPI_CLK2X_bp	iom4809.h	4157;"	d
SPI_DORD_bm	iom4809.h	4160;"	d
SPI_DORD_bp	iom4809.h	4161;"	d
SPI_DREIE_bm	iom4809.h	4182;"	d
SPI_DREIE_bp	iom4809.h	4183;"	d
SPI_DREIF_bm	iom4809.h	4194;"	d
SPI_DREIF_bp	iom4809.h	4195;"	d
SPI_ENABLE_bm	iom4809.h	4148;"	d
SPI_ENABLE_bp	iom4809.h	4149;"	d
SPI_IE_bm	iom4809.h	4178;"	d
SPI_IE_bp	iom4809.h	4179;"	d
SPI_IF_bm	iom4809.h	4202;"	d
SPI_IF_bp	iom4809.h	4203;"	d
SPI_MASTER_bm	iom4809.h	4158;"	d
SPI_MASTER_bp	iom4809.h	4159;"	d
SPI_MODE0_bm	iom4809.h	4166;"	d
SPI_MODE0_bp	iom4809.h	4167;"	d
SPI_MODE1_bm	iom4809.h	4168;"	d
SPI_MODE1_bp	iom4809.h	4169;"	d
SPI_MODE_0_gc	iom4809.h	/^    SPI_MODE_0_gc = (0x00<<0),  \/* SPI Mode 0 *\/$/;"	e	enum:SPI_MODE_enum
SPI_MODE_1_gc	iom4809.h	/^    SPI_MODE_1_gc = (0x01<<0),  \/* SPI Mode 1 *\/$/;"	e	enum:SPI_MODE_enum
SPI_MODE_2_gc	iom4809.h	/^    SPI_MODE_2_gc = (0x02<<0),  \/* SPI Mode 2 *\/$/;"	e	enum:SPI_MODE_enum
SPI_MODE_3_gc	iom4809.h	/^    SPI_MODE_3_gc = (0x03<<0),  \/* SPI Mode 3 *\/$/;"	e	enum:SPI_MODE_enum
SPI_MODE_enum	iom4809.h	/^typedef enum SPI_MODE_enum$/;"	g
SPI_MODE_gm	iom4809.h	4164;"	d
SPI_MODE_gp	iom4809.h	4165;"	d
SPI_MODE_t	iom4809.h	/^} SPI_MODE_t;$/;"	t	typeref:enum:SPI_MODE_enum
SPI_PRESC0_bm	iom4809.h	4152;"	d
SPI_PRESC0_bp	iom4809.h	4153;"	d
SPI_PRESC1_bm	iom4809.h	4154;"	d
SPI_PRESC1_bp	iom4809.h	4155;"	d
SPI_PRESC_DIV128_gc	iom4809.h	/^    SPI_PRESC_DIV128_gc = (0x03<<1),  \/* System Clock \/ 128 *\/$/;"	e	enum:SPI_PRESC_enum
SPI_PRESC_DIV16_gc	iom4809.h	/^    SPI_PRESC_DIV16_gc = (0x01<<1),  \/* System Clock \/ 16 *\/$/;"	e	enum:SPI_PRESC_enum
SPI_PRESC_DIV4_gc	iom4809.h	/^    SPI_PRESC_DIV4_gc = (0x00<<1),  \/* System Clock \/ 4 *\/$/;"	e	enum:SPI_PRESC_enum
SPI_PRESC_DIV64_gc	iom4809.h	/^    SPI_PRESC_DIV64_gc = (0x02<<1),  \/* System Clock \/ 64 *\/$/;"	e	enum:SPI_PRESC_enum
SPI_PRESC_enum	iom4809.h	/^typedef enum SPI_PRESC_enum$/;"	g
SPI_PRESC_gm	iom4809.h	4150;"	d
SPI_PRESC_gp	iom4809.h	4151;"	d
SPI_PRESC_t	iom4809.h	/^} SPI_PRESC_t;$/;"	t	typeref:enum:SPI_PRESC_enum
SPI_RXCIE_bm	iom4809.h	4186;"	d
SPI_RXCIE_bp	iom4809.h	4187;"	d
SPI_RXCIF_bm	iom4809.h	4200;"	d
SPI_RXCIF_bp	iom4809.h	4201;"	d
SPI_SSD_bm	iom4809.h	4170;"	d
SPI_SSD_bp	iom4809.h	4171;"	d
SPI_SSIE_bm	iom4809.h	4180;"	d
SPI_SSIE_bp	iom4809.h	4181;"	d
SPI_SSIF_bm	iom4809.h	4192;"	d
SPI_SSIF_bp	iom4809.h	4193;"	d
SPI_TXCIE_bm	iom4809.h	4184;"	d
SPI_TXCIE_bp	iom4809.h	4185;"	d
SPI_TXCIF_bm	iom4809.h	4196;"	d
SPI_TXCIF_bp	iom4809.h	4197;"	d
SPI_WRCOL_bm	iom4809.h	4198;"	d
SPI_WRCOL_bp	iom4809.h	4199;"	d
SPI_struct	iom4809.h	/^typedef struct SPI_struct$/;"	s
SPI_t	iom4809.h	/^} SPI_t;$/;"	t	typeref:struct:SPI_struct
SPL	iom4809.h	36;"	d
SPLIT	iom4809.h	/^    TCA_SPLIT_t SPLIT;  \/* 16-bit Timer\/Counter Type A - Split Mode *\/$/;"	m	union:TCA_union
SREG	iom4809.h	37;"	d
SSTATUS	iom4809.h	/^    register8_t SSTATUS;  \/* Slave Status *\/$/;"	m	struct:TWI_struct
STATUS	iom4809.h	/^    register8_t STATUS;  \/* Status *\/$/;"	m	struct:AC_struct
STATUS	iom4809.h	/^    register8_t STATUS;  \/* Status *\/$/;"	m	struct:CPUINT_struct
STATUS	iom4809.h	/^    register8_t STATUS;  \/* Status *\/$/;"	m	struct:CRCSCAN_struct
STATUS	iom4809.h	/^    register8_t STATUS;  \/* Status *\/$/;"	m	struct:NVMCTRL_struct
STATUS	iom4809.h	/^    register8_t STATUS;  \/* Status *\/$/;"	m	struct:RTC_struct
STATUS	iom4809.h	/^    register8_t STATUS;  \/* Status *\/$/;"	m	struct:TCB_struct
STATUS	iom4809.h	/^    register8_t STATUS;  \/* Status *\/$/;"	m	struct:USART_struct
STATUS	iom4809.h	/^    register8_t STATUS;  \/* Status *\/$/;"	m	struct:WDT_struct
STATUS	iom4809.h	/^    register8_t STATUS;  \/* Voltage level monitor status *\/$/;"	m	struct:BOD_struct
STROBE	iom4809.h	/^    register8_t STROBE;  \/* Channel Strobe *\/$/;"	m	struct:EVSYS_struct
SUT_0MS_gc	iom4809.h	/^    SUT_0MS_gc = (0x00<<0),  \/* 0 ms *\/$/;"	e	enum:SUT_enum
SUT_16MS_gc	iom4809.h	/^    SUT_16MS_gc = (0x05<<0),  \/* 16 ms *\/$/;"	e	enum:SUT_enum
SUT_1MS_gc	iom4809.h	/^    SUT_1MS_gc = (0x01<<0),  \/* 1 ms *\/$/;"	e	enum:SUT_enum
SUT_2MS_gc	iom4809.h	/^    SUT_2MS_gc = (0x02<<0),  \/* 2 ms *\/$/;"	e	enum:SUT_enum
SUT_32MS_gc	iom4809.h	/^    SUT_32MS_gc = (0x06<<0),  \/* 32 ms *\/$/;"	e	enum:SUT_enum
SUT_4MS_gc	iom4809.h	/^    SUT_4MS_gc = (0x03<<0),  \/* 4 ms *\/$/;"	e	enum:SUT_enum
SUT_64MS_gc	iom4809.h	/^    SUT_64MS_gc = (0x07<<0),  \/* 64 ms *\/$/;"	e	enum:SUT_enum
SUT_8MS_gc	iom4809.h	/^    SUT_8MS_gc = (0x04<<0),  \/* 8 ms *\/$/;"	e	enum:SUT_enum
SUT_enum	iom4809.h	/^typedef enum SUT_enum$/;"	g
SUT_t	iom4809.h	/^} SUT_t;$/;"	t	typeref:enum:SUT_enum
SWRR	iom4809.h	/^    register8_t SWRR;  \/* Software Reset *\/$/;"	m	struct:RSTCTRL_struct
SYSCFG	iom4809.h	2136;"	d
SYSCFG0	iom4809.h	/^    register8_t SYSCFG0;  \/* System Configuration 0 *\/$/;"	m	struct:FUSE_struct
SYSCFG1	iom4809.h	/^    register8_t SYSCFG1;  \/* System Configuration 1 *\/$/;"	m	struct:FUSE_struct
SYSCFG_ENEXTBRK_bm	iom4809.h	4209;"	d
SYSCFG_ENEXTBRK_bp	iom4809.h	4210;"	d
SYSCFG_EXTBRK	iom4809.h	2745;"	d
SYSCFG_OCDM	iom4809.h	2746;"	d
SYSCFG_OCDMR_bm	iom4809.h	4214;"	d
SYSCFG_OCDMR_bp	iom4809.h	4215;"	d
SYSCFG_OCDMS	iom4809.h	2747;"	d
SYSCFG_REVID	iom4809.h	2744;"	d
SYSCFG_struct	iom4809.h	/^typedef struct SYSCFG_struct$/;"	s
SYSCFG_t	iom4809.h	/^} SYSCFG_t;$/;"	t	typeref:struct:SYSCFG_struct
TCA0	iom4809.h	2131;"	d
TCA0_CMP0_vect	iom4809.h	4986;"	d
TCA0_CMP0_vect_num	iom4809.h	4985;"	d
TCA0_CMP1_vect	iom4809.h	4988;"	d
TCA0_CMP1_vect_num	iom4809.h	4987;"	d
TCA0_CMP2_vect	iom4809.h	4994;"	d
TCA0_CMP2_vect_num	iom4809.h	4993;"	d
TCA0_HUNF_vect	iom4809.h	4982;"	d
TCA0_HUNF_vect_num	iom4809.h	4981;"	d
TCA0_LCMP0_vect	iom4809.h	4984;"	d
TCA0_LCMP0_vect_num	iom4809.h	4983;"	d
TCA0_LCMP1_vect	iom4809.h	4990;"	d
TCA0_LCMP1_vect_num	iom4809.h	4989;"	d
TCA0_LCMP2_vect	iom4809.h	4992;"	d
TCA0_LCMP2_vect_num	iom4809.h	4991;"	d
TCA0_LUNF_vect	iom4809.h	4978;"	d
TCA0_LUNF_vect_num	iom4809.h	4977;"	d
TCA0_OVF_vect	iom4809.h	4980;"	d
TCA0_OVF_vect_num	iom4809.h	4979;"	d
TCA0_SINGLE_CMP0	iom4809.h	2643;"	d
TCA0_SINGLE_CMP0BUF	iom4809.h	2647;"	d
TCA0_SINGLE_CMP1	iom4809.h	2644;"	d
TCA0_SINGLE_CMP1BUF	iom4809.h	2648;"	d
TCA0_SINGLE_CMP2	iom4809.h	2645;"	d
TCA0_SINGLE_CMP2BUF	iom4809.h	2649;"	d
TCA0_SINGLE_CNT	iom4809.h	2641;"	d
TCA0_SINGLE_CTRLA	iom4809.h	2628;"	d
TCA0_SINGLE_CTRLB	iom4809.h	2629;"	d
TCA0_SINGLE_CTRLC	iom4809.h	2630;"	d
TCA0_SINGLE_CTRLD	iom4809.h	2631;"	d
TCA0_SINGLE_CTRLECLR	iom4809.h	2632;"	d
TCA0_SINGLE_CTRLESET	iom4809.h	2633;"	d
TCA0_SINGLE_CTRLFCLR	iom4809.h	2634;"	d
TCA0_SINGLE_CTRLFSET	iom4809.h	2635;"	d
TCA0_SINGLE_DBGCTRL	iom4809.h	2639;"	d
TCA0_SINGLE_EVCTRL	iom4809.h	2636;"	d
TCA0_SINGLE_INTCTRL	iom4809.h	2637;"	d
TCA0_SINGLE_INTFLAGS	iom4809.h	2638;"	d
TCA0_SINGLE_PER	iom4809.h	2642;"	d
TCA0_SINGLE_PERBUF	iom4809.h	2646;"	d
TCA0_SINGLE_TEMP	iom4809.h	2640;"	d
TCA0_SPLIT_CTRLA	iom4809.h	2652;"	d
TCA0_SPLIT_CTRLB	iom4809.h	2653;"	d
TCA0_SPLIT_CTRLC	iom4809.h	2654;"	d
TCA0_SPLIT_CTRLD	iom4809.h	2655;"	d
TCA0_SPLIT_CTRLECLR	iom4809.h	2656;"	d
TCA0_SPLIT_CTRLESET	iom4809.h	2657;"	d
TCA0_SPLIT_DBGCTRL	iom4809.h	2660;"	d
TCA0_SPLIT_HCMP0	iom4809.h	2666;"	d
TCA0_SPLIT_HCMP1	iom4809.h	2668;"	d
TCA0_SPLIT_HCMP2	iom4809.h	2670;"	d
TCA0_SPLIT_HCNT	iom4809.h	2662;"	d
TCA0_SPLIT_HPER	iom4809.h	2664;"	d
TCA0_SPLIT_INTCTRL	iom4809.h	2658;"	d
TCA0_SPLIT_INTFLAGS	iom4809.h	2659;"	d
TCA0_SPLIT_LCMP0	iom4809.h	2665;"	d
TCA0_SPLIT_LCMP1	iom4809.h	2667;"	d
TCA0_SPLIT_LCMP2	iom4809.h	2669;"	d
TCA0_SPLIT_LCNT	iom4809.h	2661;"	d
TCA0_SPLIT_LPER	iom4809.h	2663;"	d
TCAROUTEA	iom4809.h	/^    register8_t TCAROUTEA;  \/* Port Multiplexer TCA *\/$/;"	m	struct:PORTMUX_struct
TCA_SINGLE_ALUPD_bm	iom4809.h	4239;"	d
TCA_SINGLE_ALUPD_bp	iom4809.h	4240;"	d
TCA_SINGLE_CLKSEL0_bm	iom4809.h	4223;"	d
TCA_SINGLE_CLKSEL0_bp	iom4809.h	4224;"	d
TCA_SINGLE_CLKSEL1_bm	iom4809.h	4225;"	d
TCA_SINGLE_CLKSEL1_bp	iom4809.h	4226;"	d
TCA_SINGLE_CLKSEL2_bm	iom4809.h	4227;"	d
TCA_SINGLE_CLKSEL2_bp	iom4809.h	4228;"	d
TCA_SINGLE_CLKSEL_DIV1024_gc	iom4809.h	/^    TCA_SINGLE_CLKSEL_DIV1024_gc = (0x07<<1),  \/* System Clock \/ 1024 *\/$/;"	e	enum:TCA_SINGLE_CLKSEL_enum
TCA_SINGLE_CLKSEL_DIV16_gc	iom4809.h	/^    TCA_SINGLE_CLKSEL_DIV16_gc = (0x04<<1),  \/* System Clock \/ 16 *\/$/;"	e	enum:TCA_SINGLE_CLKSEL_enum
TCA_SINGLE_CLKSEL_DIV1_gc	iom4809.h	/^    TCA_SINGLE_CLKSEL_DIV1_gc = (0x00<<1),  \/* System Clock *\/$/;"	e	enum:TCA_SINGLE_CLKSEL_enum
TCA_SINGLE_CLKSEL_DIV256_gc	iom4809.h	/^    TCA_SINGLE_CLKSEL_DIV256_gc = (0x06<<1),  \/* System Clock \/ 256 *\/$/;"	e	enum:TCA_SINGLE_CLKSEL_enum
TCA_SINGLE_CLKSEL_DIV2_gc	iom4809.h	/^    TCA_SINGLE_CLKSEL_DIV2_gc = (0x01<<1),  \/* System Clock \/ 2 *\/$/;"	e	enum:TCA_SINGLE_CLKSEL_enum
TCA_SINGLE_CLKSEL_DIV4_gc	iom4809.h	/^    TCA_SINGLE_CLKSEL_DIV4_gc = (0x02<<1),  \/* System Clock \/ 4 *\/$/;"	e	enum:TCA_SINGLE_CLKSEL_enum
TCA_SINGLE_CLKSEL_DIV64_gc	iom4809.h	/^    TCA_SINGLE_CLKSEL_DIV64_gc = (0x05<<1),  \/* System Clock \/ 64 *\/$/;"	e	enum:TCA_SINGLE_CLKSEL_enum
TCA_SINGLE_CLKSEL_DIV8_gc	iom4809.h	/^    TCA_SINGLE_CLKSEL_DIV8_gc = (0x03<<1),  \/* System Clock \/ 8 *\/$/;"	e	enum:TCA_SINGLE_CLKSEL_enum
TCA_SINGLE_CLKSEL_enum	iom4809.h	/^typedef enum TCA_SINGLE_CLKSEL_enum$/;"	g
TCA_SINGLE_CLKSEL_gm	iom4809.h	4221;"	d
TCA_SINGLE_CLKSEL_gp	iom4809.h	4222;"	d
TCA_SINGLE_CLKSEL_t	iom4809.h	/^} TCA_SINGLE_CLKSEL_t;$/;"	t	typeref:enum:TCA_SINGLE_CLKSEL_enum
TCA_SINGLE_CMD0_bm	iom4809.h	4267;"	d
TCA_SINGLE_CMD0_bp	iom4809.h	4268;"	d
TCA_SINGLE_CMD1_bm	iom4809.h	4269;"	d
TCA_SINGLE_CMD1_bp	iom4809.h	4270;"	d
TCA_SINGLE_CMD_NONE_gc	iom4809.h	/^    TCA_SINGLE_CMD_NONE_gc = (0x00<<2),  \/* No Command *\/$/;"	e	enum:TCA_SINGLE_CMD_enum
TCA_SINGLE_CMD_RESET_gc	iom4809.h	/^    TCA_SINGLE_CMD_RESET_gc = (0x03<<2),  \/* Force Hard Reset *\/$/;"	e	enum:TCA_SINGLE_CMD_enum
TCA_SINGLE_CMD_RESTART_gc	iom4809.h	/^    TCA_SINGLE_CMD_RESTART_gc = (0x02<<2),  \/* Force Restart *\/$/;"	e	enum:TCA_SINGLE_CMD_enum
TCA_SINGLE_CMD_UPDATE_gc	iom4809.h	/^    TCA_SINGLE_CMD_UPDATE_gc = (0x01<<2),  \/* Force Update *\/$/;"	e	enum:TCA_SINGLE_CMD_enum
TCA_SINGLE_CMD_enum	iom4809.h	/^typedef enum TCA_SINGLE_CMD_enum$/;"	g
TCA_SINGLE_CMD_gm	iom4809.h	4265;"	d
TCA_SINGLE_CMD_gp	iom4809.h	4266;"	d
TCA_SINGLE_CMD_t	iom4809.h	/^} TCA_SINGLE_CMD_t;$/;"	t	typeref:enum:TCA_SINGLE_CMD_enum
TCA_SINGLE_CMP0BV_bm	iom4809.h	4280;"	d
TCA_SINGLE_CMP0BV_bp	iom4809.h	4281;"	d
TCA_SINGLE_CMP0EN_bm	iom4809.h	4241;"	d
TCA_SINGLE_CMP0EN_bp	iom4809.h	4242;"	d
TCA_SINGLE_CMP0OV_bm	iom4809.h	4249;"	d
TCA_SINGLE_CMP0OV_bp	iom4809.h	4250;"	d
TCA_SINGLE_CMP0_bm	iom4809.h	4306;"	d
TCA_SINGLE_CMP0_bp	iom4809.h	4307;"	d
TCA_SINGLE_CMP1BV_bm	iom4809.h	4282;"	d
TCA_SINGLE_CMP1BV_bp	iom4809.h	4283;"	d
TCA_SINGLE_CMP1EN_bm	iom4809.h	4243;"	d
TCA_SINGLE_CMP1EN_bp	iom4809.h	4244;"	d
TCA_SINGLE_CMP1OV_bm	iom4809.h	4251;"	d
TCA_SINGLE_CMP1OV_bp	iom4809.h	4252;"	d
TCA_SINGLE_CMP1_bm	iom4809.h	4308;"	d
TCA_SINGLE_CMP1_bp	iom4809.h	4309;"	d
TCA_SINGLE_CMP2BV_bm	iom4809.h	4284;"	d
TCA_SINGLE_CMP2BV_bp	iom4809.h	4285;"	d
TCA_SINGLE_CMP2EN_bm	iom4809.h	4245;"	d
TCA_SINGLE_CMP2EN_bp	iom4809.h	4246;"	d
TCA_SINGLE_CMP2OV_bm	iom4809.h	4253;"	d
TCA_SINGLE_CMP2OV_bp	iom4809.h	4254;"	d
TCA_SINGLE_CMP2_bm	iom4809.h	4310;"	d
TCA_SINGLE_CMP2_bp	iom4809.h	4311;"	d
TCA_SINGLE_CNTEI_bm	iom4809.h	4294;"	d
TCA_SINGLE_CNTEI_bp	iom4809.h	4295;"	d
TCA_SINGLE_DBGRUN_bm	iom4809.h	4320;"	d
TCA_SINGLE_DBGRUN_bp	iom4809.h	4321;"	d
TCA_SINGLE_DIR_DOWN_gc	iom4809.h	/^    TCA_SINGLE_DIR_DOWN_gc = (0x01<<0),  \/* Count down *\/$/;"	e	enum:TCA_SINGLE_DIR_enum
TCA_SINGLE_DIR_UP_gc	iom4809.h	/^    TCA_SINGLE_DIR_UP_gc = (0x00<<0),  \/* Count up *\/$/;"	e	enum:TCA_SINGLE_DIR_enum
TCA_SINGLE_DIR_bm	iom4809.h	4261;"	d
TCA_SINGLE_DIR_bp	iom4809.h	4262;"	d
TCA_SINGLE_DIR_enum	iom4809.h	/^typedef enum TCA_SINGLE_DIR_enum$/;"	g
TCA_SINGLE_DIR_t	iom4809.h	/^} TCA_SINGLE_DIR_t;$/;"	t	typeref:enum:TCA_SINGLE_DIR_enum
TCA_SINGLE_ENABLE_bm	iom4809.h	4219;"	d
TCA_SINGLE_ENABLE_bp	iom4809.h	4220;"	d
TCA_SINGLE_EVACT0_bm	iom4809.h	4298;"	d
TCA_SINGLE_EVACT0_bp	iom4809.h	4299;"	d
TCA_SINGLE_EVACT1_bm	iom4809.h	4300;"	d
TCA_SINGLE_EVACT1_bp	iom4809.h	4301;"	d
TCA_SINGLE_EVACT_ANYEDGE_gc	iom4809.h	/^    TCA_SINGLE_EVACT_ANYEDGE_gc = (0x01<<1),  \/* Count on any edge event *\/$/;"	e	enum:TCA_SINGLE_EVACT_enum
TCA_SINGLE_EVACT_HIGHLVL_gc	iom4809.h	/^    TCA_SINGLE_EVACT_HIGHLVL_gc = (0x02<<1),  \/* Count on prescaled clock while event line is 1. *\/$/;"	e	enum:TCA_SINGLE_EVACT_enum
TCA_SINGLE_EVACT_POSEDGE_gc	iom4809.h	/^    TCA_SINGLE_EVACT_POSEDGE_gc = (0x00<<1),  \/* Count on positive edge event *\/$/;"	e	enum:TCA_SINGLE_EVACT_enum
TCA_SINGLE_EVACT_UPDOWN_gc	iom4809.h	/^    TCA_SINGLE_EVACT_UPDOWN_gc = (0x03<<1),  \/* Count on prescaled clock. Event controls count direction. Up-count when event line is 0, down-count when event line is 1. *\/$/;"	e	enum:TCA_SINGLE_EVACT_enum
TCA_SINGLE_EVACT_enum	iom4809.h	/^typedef enum TCA_SINGLE_EVACT_enum$/;"	g
TCA_SINGLE_EVACT_gm	iom4809.h	4296;"	d
TCA_SINGLE_EVACT_gp	iom4809.h	4297;"	d
TCA_SINGLE_EVACT_t	iom4809.h	/^} TCA_SINGLE_EVACT_t;$/;"	t	typeref:enum:TCA_SINGLE_EVACT_enum
TCA_SINGLE_LUPD_bm	iom4809.h	4263;"	d
TCA_SINGLE_LUPD_bp	iom4809.h	4264;"	d
TCA_SINGLE_OVF_bm	iom4809.h	4304;"	d
TCA_SINGLE_OVF_bp	iom4809.h	4305;"	d
TCA_SINGLE_PERBV_bm	iom4809.h	4278;"	d
TCA_SINGLE_PERBV_bp	iom4809.h	4279;"	d
TCA_SINGLE_SPLITM_bm	iom4809.h	4257;"	d
TCA_SINGLE_SPLITM_bp	iom4809.h	4258;"	d
TCA_SINGLE_WGMODE0_bm	iom4809.h	4233;"	d
TCA_SINGLE_WGMODE0_bp	iom4809.h	4234;"	d
TCA_SINGLE_WGMODE1_bm	iom4809.h	4235;"	d
TCA_SINGLE_WGMODE1_bp	iom4809.h	4236;"	d
TCA_SINGLE_WGMODE2_bm	iom4809.h	4237;"	d
TCA_SINGLE_WGMODE2_bp	iom4809.h	4238;"	d
TCA_SINGLE_WGMODE_DSBOTH_gc	iom4809.h	/^    TCA_SINGLE_WGMODE_DSBOTH_gc = (0x06<<0),  \/* Dual Slope PWM, overflow on TOP and BOTTOM *\/$/;"	e	enum:TCA_SINGLE_WGMODE_enum
TCA_SINGLE_WGMODE_DSBOTTOM_gc	iom4809.h	/^    TCA_SINGLE_WGMODE_DSBOTTOM_gc = (0x07<<0),  \/* Dual Slope PWM, overflow on BOTTOM *\/$/;"	e	enum:TCA_SINGLE_WGMODE_enum
TCA_SINGLE_WGMODE_DSTOP_gc	iom4809.h	/^    TCA_SINGLE_WGMODE_DSTOP_gc = (0x05<<0),  \/* Dual Slope PWM, overflow on TOP *\/$/;"	e	enum:TCA_SINGLE_WGMODE_enum
TCA_SINGLE_WGMODE_FRQ_gc	iom4809.h	/^    TCA_SINGLE_WGMODE_FRQ_gc = (0x01<<0),  \/* Frequency Generation Mode *\/$/;"	e	enum:TCA_SINGLE_WGMODE_enum
TCA_SINGLE_WGMODE_NORMAL_gc	iom4809.h	/^    TCA_SINGLE_WGMODE_NORMAL_gc = (0x00<<0),  \/* Normal Mode *\/$/;"	e	enum:TCA_SINGLE_WGMODE_enum
TCA_SINGLE_WGMODE_SINGLESLOPE_gc	iom4809.h	/^    TCA_SINGLE_WGMODE_SINGLESLOPE_gc = (0x03<<0),  \/* Single Slope PWM *\/$/;"	e	enum:TCA_SINGLE_WGMODE_enum
TCA_SINGLE_WGMODE_enum	iom4809.h	/^typedef enum TCA_SINGLE_WGMODE_enum$/;"	g
TCA_SINGLE_WGMODE_gm	iom4809.h	4231;"	d
TCA_SINGLE_WGMODE_gp	iom4809.h	4232;"	d
TCA_SINGLE_WGMODE_t	iom4809.h	/^} TCA_SINGLE_WGMODE_t;$/;"	t	typeref:enum:TCA_SINGLE_WGMODE_enum
TCA_SINGLE_struct	iom4809.h	/^typedef struct TCA_SINGLE_struct$/;"	s
TCA_SINGLE_t	iom4809.h	/^} TCA_SINGLE_t;$/;"	t	typeref:struct:TCA_SINGLE_struct
TCA_SPLIT_CLKSEL0_bm	iom4809.h	4338;"	d
TCA_SPLIT_CLKSEL0_bp	iom4809.h	4339;"	d
TCA_SPLIT_CLKSEL1_bm	iom4809.h	4340;"	d
TCA_SPLIT_CLKSEL1_bp	iom4809.h	4341;"	d
TCA_SPLIT_CLKSEL2_bm	iom4809.h	4342;"	d
TCA_SPLIT_CLKSEL2_bp	iom4809.h	4343;"	d
TCA_SPLIT_CLKSEL_DIV1024_gc	iom4809.h	/^    TCA_SPLIT_CLKSEL_DIV1024_gc = (0x07<<1),  \/* System Clock \/ 1024 *\/$/;"	e	enum:TCA_SPLIT_CLKSEL_enum
TCA_SPLIT_CLKSEL_DIV16_gc	iom4809.h	/^    TCA_SPLIT_CLKSEL_DIV16_gc = (0x04<<1),  \/* System Clock \/ 16 *\/$/;"	e	enum:TCA_SPLIT_CLKSEL_enum
TCA_SPLIT_CLKSEL_DIV1_gc	iom4809.h	/^    TCA_SPLIT_CLKSEL_DIV1_gc = (0x00<<1),  \/* System Clock *\/$/;"	e	enum:TCA_SPLIT_CLKSEL_enum
TCA_SPLIT_CLKSEL_DIV256_gc	iom4809.h	/^    TCA_SPLIT_CLKSEL_DIV256_gc = (0x06<<1),  \/* System Clock \/ 256 *\/$/;"	e	enum:TCA_SPLIT_CLKSEL_enum
TCA_SPLIT_CLKSEL_DIV2_gc	iom4809.h	/^    TCA_SPLIT_CLKSEL_DIV2_gc = (0x01<<1),  \/* System Clock \/ 2 *\/$/;"	e	enum:TCA_SPLIT_CLKSEL_enum
TCA_SPLIT_CLKSEL_DIV4_gc	iom4809.h	/^    TCA_SPLIT_CLKSEL_DIV4_gc = (0x02<<1),  \/* System Clock \/ 4 *\/$/;"	e	enum:TCA_SPLIT_CLKSEL_enum
TCA_SPLIT_CLKSEL_DIV64_gc	iom4809.h	/^    TCA_SPLIT_CLKSEL_DIV64_gc = (0x05<<1),  \/* System Clock \/ 64 *\/$/;"	e	enum:TCA_SPLIT_CLKSEL_enum
TCA_SPLIT_CLKSEL_DIV8_gc	iom4809.h	/^    TCA_SPLIT_CLKSEL_DIV8_gc = (0x03<<1),  \/* System Clock \/ 8 *\/$/;"	e	enum:TCA_SPLIT_CLKSEL_enum
TCA_SPLIT_CLKSEL_enum	iom4809.h	/^typedef enum TCA_SPLIT_CLKSEL_enum$/;"	g
TCA_SPLIT_CLKSEL_gm	iom4809.h	4336;"	d
TCA_SPLIT_CLKSEL_gp	iom4809.h	4337;"	d
TCA_SPLIT_CLKSEL_t	iom4809.h	/^} TCA_SPLIT_CLKSEL_t;$/;"	t	typeref:enum:TCA_SPLIT_CLKSEL_enum
TCA_SPLIT_CMD0_bm	iom4809.h	4380;"	d
TCA_SPLIT_CMD0_bp	iom4809.h	4381;"	d
TCA_SPLIT_CMD1_bm	iom4809.h	4382;"	d
TCA_SPLIT_CMD1_bp	iom4809.h	4383;"	d
TCA_SPLIT_CMD_NONE_gc	iom4809.h	/^    TCA_SPLIT_CMD_NONE_gc = (0x00<<2),  \/* No Command *\/$/;"	e	enum:TCA_SPLIT_CMD_enum
TCA_SPLIT_CMD_RESET_gc	iom4809.h	/^    TCA_SPLIT_CMD_RESET_gc = (0x03<<2),  \/* Force Hard Reset *\/$/;"	e	enum:TCA_SPLIT_CMD_enum
TCA_SPLIT_CMD_RESTART_gc	iom4809.h	/^    TCA_SPLIT_CMD_RESTART_gc = (0x02<<2),  \/* Force Restart *\/$/;"	e	enum:TCA_SPLIT_CMD_enum
TCA_SPLIT_CMD_UPDATE_gc	iom4809.h	/^    TCA_SPLIT_CMD_UPDATE_gc = (0x01<<2),  \/* Force Update *\/$/;"	e	enum:TCA_SPLIT_CMD_enum
TCA_SPLIT_CMD_enum	iom4809.h	/^typedef enum TCA_SPLIT_CMD_enum$/;"	g
TCA_SPLIT_CMD_gm	iom4809.h	4378;"	d
TCA_SPLIT_CMD_gp	iom4809.h	4379;"	d
TCA_SPLIT_CMD_t	iom4809.h	/^} TCA_SPLIT_CMD_t;$/;"	t	typeref:enum:TCA_SPLIT_CMD_enum
TCA_SPLIT_DBGRUN_bm	iom4809.h	4408;"	d
TCA_SPLIT_DBGRUN_bp	iom4809.h	4409;"	d
TCA_SPLIT_ENABLE_bm	iom4809.h	4334;"	d
TCA_SPLIT_ENABLE_bp	iom4809.h	4335;"	d
TCA_SPLIT_HCMP0EN_bm	iom4809.h	4352;"	d
TCA_SPLIT_HCMP0EN_bp	iom4809.h	4353;"	d
TCA_SPLIT_HCMP0OV_bm	iom4809.h	4366;"	d
TCA_SPLIT_HCMP0OV_bp	iom4809.h	4367;"	d
TCA_SPLIT_HCMP1EN_bm	iom4809.h	4354;"	d
TCA_SPLIT_HCMP1EN_bp	iom4809.h	4355;"	d
TCA_SPLIT_HCMP1OV_bm	iom4809.h	4368;"	d
TCA_SPLIT_HCMP1OV_bp	iom4809.h	4369;"	d
TCA_SPLIT_HCMP2EN_bm	iom4809.h	4356;"	d
TCA_SPLIT_HCMP2EN_bp	iom4809.h	4357;"	d
TCA_SPLIT_HCMP2OV_bm	iom4809.h	4370;"	d
TCA_SPLIT_HCMP2OV_bp	iom4809.h	4371;"	d
TCA_SPLIT_HUNF_bm	iom4809.h	4391;"	d
TCA_SPLIT_HUNF_bp	iom4809.h	4392;"	d
TCA_SPLIT_LCMP0EN_bm	iom4809.h	4346;"	d
TCA_SPLIT_LCMP0EN_bp	iom4809.h	4347;"	d
TCA_SPLIT_LCMP0OV_bm	iom4809.h	4360;"	d
TCA_SPLIT_LCMP0OV_bp	iom4809.h	4361;"	d
TCA_SPLIT_LCMP0_bm	iom4809.h	4393;"	d
TCA_SPLIT_LCMP0_bp	iom4809.h	4394;"	d
TCA_SPLIT_LCMP1EN_bm	iom4809.h	4348;"	d
TCA_SPLIT_LCMP1EN_bp	iom4809.h	4349;"	d
TCA_SPLIT_LCMP1OV_bm	iom4809.h	4362;"	d
TCA_SPLIT_LCMP1OV_bp	iom4809.h	4363;"	d
TCA_SPLIT_LCMP1_bm	iom4809.h	4395;"	d
TCA_SPLIT_LCMP1_bp	iom4809.h	4396;"	d
TCA_SPLIT_LCMP2EN_bm	iom4809.h	4350;"	d
TCA_SPLIT_LCMP2EN_bp	iom4809.h	4351;"	d
TCA_SPLIT_LCMP2OV_bm	iom4809.h	4364;"	d
TCA_SPLIT_LCMP2OV_bp	iom4809.h	4365;"	d
TCA_SPLIT_LCMP2_bm	iom4809.h	4397;"	d
TCA_SPLIT_LCMP2_bp	iom4809.h	4398;"	d
TCA_SPLIT_LUNF_bm	iom4809.h	4389;"	d
TCA_SPLIT_LUNF_bp	iom4809.h	4390;"	d
TCA_SPLIT_SPLITM_bm	iom4809.h	4374;"	d
TCA_SPLIT_SPLITM_bp	iom4809.h	4375;"	d
TCA_SPLIT_struct	iom4809.h	/^typedef struct TCA_SPLIT_struct$/;"	s
TCA_SPLIT_t	iom4809.h	/^} TCA_SPLIT_t;$/;"	t	typeref:struct:TCA_SPLIT_struct
TCA_t	iom4809.h	/^} TCA_t;$/;"	t	typeref:union:TCA_union
TCA_union	iom4809.h	/^typedef union TCA_union$/;"	u
TCB0	iom4809.h	2132;"	d
TCB0_CCMP	iom4809.h	2687;"	d
TCB0_CCMPH	iom4809.h	2689;"	d
TCB0_CCMPL	iom4809.h	2688;"	d
TCB0_CNT	iom4809.h	2684;"	d
TCB0_CNTH	iom4809.h	2686;"	d
TCB0_CNTL	iom4809.h	2685;"	d
TCB0_CTRLA	iom4809.h	2676;"	d
TCB0_CTRLB	iom4809.h	2677;"	d
TCB0_DBGCTRL	iom4809.h	2682;"	d
TCB0_EVCTRL	iom4809.h	2678;"	d
TCB0_INTCTRL	iom4809.h	2679;"	d
TCB0_INTFLAGS	iom4809.h	2680;"	d
TCB0_INT_vect	iom4809.h	4998;"	d
TCB0_INT_vect_num	iom4809.h	4997;"	d
TCB0_STATUS	iom4809.h	2681;"	d
TCB0_TEMP	iom4809.h	2683;"	d
TCB1	iom4809.h	2133;"	d
TCB1_CCMP	iom4809.h	2704;"	d
TCB1_CCMPH	iom4809.h	2706;"	d
TCB1_CCMPL	iom4809.h	2705;"	d
TCB1_CNT	iom4809.h	2701;"	d
TCB1_CNTH	iom4809.h	2703;"	d
TCB1_CNTL	iom4809.h	2702;"	d
TCB1_CTRLA	iom4809.h	2693;"	d
TCB1_CTRLB	iom4809.h	2694;"	d
TCB1_DBGCTRL	iom4809.h	2699;"	d
TCB1_EVCTRL	iom4809.h	2695;"	d
TCB1_INTCTRL	iom4809.h	2696;"	d
TCB1_INTFLAGS	iom4809.h	2697;"	d
TCB1_INT_vect	iom4809.h	5002;"	d
TCB1_INT_vect_num	iom4809.h	5001;"	d
TCB1_STATUS	iom4809.h	2698;"	d
TCB1_TEMP	iom4809.h	2700;"	d
TCB2	iom4809.h	2134;"	d
TCB2_CCMP	iom4809.h	2721;"	d
TCB2_CCMPH	iom4809.h	2723;"	d
TCB2_CCMPL	iom4809.h	2722;"	d
TCB2_CNT	iom4809.h	2718;"	d
TCB2_CNTH	iom4809.h	2720;"	d
TCB2_CNTL	iom4809.h	2719;"	d
TCB2_CTRLA	iom4809.h	2710;"	d
TCB2_CTRLB	iom4809.h	2711;"	d
TCB2_DBGCTRL	iom4809.h	2716;"	d
TCB2_EVCTRL	iom4809.h	2712;"	d
TCB2_INTCTRL	iom4809.h	2713;"	d
TCB2_INTFLAGS	iom4809.h	2714;"	d
TCB2_INT_vect	iom4809.h	5042;"	d
TCB2_INT_vect_num	iom4809.h	5041;"	d
TCB2_STATUS	iom4809.h	2715;"	d
TCB2_TEMP	iom4809.h	2717;"	d
TCB3	iom4809.h	2135;"	d
TCB3_CCMP	iom4809.h	2738;"	d
TCB3_CCMPH	iom4809.h	2740;"	d
TCB3_CCMPL	iom4809.h	2739;"	d
TCB3_CNT	iom4809.h	2735;"	d
TCB3_CNTH	iom4809.h	2737;"	d
TCB3_CNTL	iom4809.h	2736;"	d
TCB3_CTRLA	iom4809.h	2727;"	d
TCB3_CTRLB	iom4809.h	2728;"	d
TCB3_DBGCTRL	iom4809.h	2733;"	d
TCB3_EVCTRL	iom4809.h	2729;"	d
TCB3_INTCTRL	iom4809.h	2730;"	d
TCB3_INTFLAGS	iom4809.h	2731;"	d
TCB3_INT_vect	iom4809.h	5078;"	d
TCB3_INT_vect_num	iom4809.h	5077;"	d
TCB3_STATUS	iom4809.h	2732;"	d
TCB3_TEMP	iom4809.h	2734;"	d
TCBROUTEA	iom4809.h	/^    register8_t TCBROUTEA;  \/* Port Multiplexer TCB *\/$/;"	m	struct:PORTMUX_struct
TCB_ASYNC_bm	iom4809.h	4449;"	d
TCB_ASYNC_bp	iom4809.h	4450;"	d
TCB_CAPTEI_bm	iom4809.h	4453;"	d
TCB_CAPTEI_bp	iom4809.h	4454;"	d
TCB_CAPT_bm	iom4809.h	4461;"	d
TCB_CAPT_bp	iom4809.h	4462;"	d
TCB_CCMPEN_bm	iom4809.h	4445;"	d
TCB_CCMPEN_bp	iom4809.h	4446;"	d
TCB_CCMPINIT_bm	iom4809.h	4447;"	d
TCB_CCMPINIT_bp	iom4809.h	4448;"	d
TCB_CLKSEL0_bm	iom4809.h	4427;"	d
TCB_CLKSEL0_bp	iom4809.h	4428;"	d
TCB_CLKSEL1_bm	iom4809.h	4429;"	d
TCB_CLKSEL1_bp	iom4809.h	4430;"	d
TCB_CLKSEL_CLKDIV1_gc	iom4809.h	/^    TCB_CLKSEL_CLKDIV1_gc = (0x00<<1),  \/* CLK_PER (No Prescaling) *\/$/;"	e	enum:TCB_CLKSEL_enum
TCB_CLKSEL_CLKDIV2_gc	iom4809.h	/^    TCB_CLKSEL_CLKDIV2_gc = (0x01<<1),  \/* CLK_PER\/2 (From Prescaler) *\/$/;"	e	enum:TCB_CLKSEL_enum
TCB_CLKSEL_CLKTCA_gc	iom4809.h	/^    TCB_CLKSEL_CLKTCA_gc = (0x02<<1),  \/* Use Clock from TCA *\/$/;"	e	enum:TCB_CLKSEL_enum
TCB_CLKSEL_enum	iom4809.h	/^typedef enum TCB_CLKSEL_enum$/;"	g
TCB_CLKSEL_gm	iom4809.h	4425;"	d
TCB_CLKSEL_gp	iom4809.h	4426;"	d
TCB_CLKSEL_t	iom4809.h	/^} TCB_CLKSEL_t;$/;"	t	typeref:enum:TCB_CLKSEL_enum
TCB_CNTMODE0_bm	iom4809.h	4439;"	d
TCB_CNTMODE0_bp	iom4809.h	4440;"	d
TCB_CNTMODE1_bm	iom4809.h	4441;"	d
TCB_CNTMODE1_bp	iom4809.h	4442;"	d
TCB_CNTMODE2_bm	iom4809.h	4443;"	d
TCB_CNTMODE2_bp	iom4809.h	4444;"	d
TCB_CNTMODE_CAPT_gc	iom4809.h	/^    TCB_CNTMODE_CAPT_gc = (0x02<<0),  \/* Input Capture Event *\/$/;"	e	enum:TCB_CNTMODE_enum
TCB_CNTMODE_FRQPW_gc	iom4809.h	/^    TCB_CNTMODE_FRQPW_gc = (0x05<<0),  \/* Input Capture Frequency and Pulse-Width measurement *\/$/;"	e	enum:TCB_CNTMODE_enum
TCB_CNTMODE_FRQ_gc	iom4809.h	/^    TCB_CNTMODE_FRQ_gc = (0x03<<0),  \/* Input Capture Frequency measurement *\/$/;"	e	enum:TCB_CNTMODE_enum
TCB_CNTMODE_INT_gc	iom4809.h	/^    TCB_CNTMODE_INT_gc = (0x00<<0),  \/* Periodic Interrupt *\/$/;"	e	enum:TCB_CNTMODE_enum
TCB_CNTMODE_PWM8_gc	iom4809.h	/^    TCB_CNTMODE_PWM8_gc = (0x07<<0),  \/* 8-bit PWM *\/$/;"	e	enum:TCB_CNTMODE_enum
TCB_CNTMODE_PW_gc	iom4809.h	/^    TCB_CNTMODE_PW_gc = (0x04<<0),  \/* Input Capture Pulse-Width measurement *\/$/;"	e	enum:TCB_CNTMODE_enum
TCB_CNTMODE_SINGLE_gc	iom4809.h	/^    TCB_CNTMODE_SINGLE_gc = (0x06<<0),  \/* Single Shot *\/$/;"	e	enum:TCB_CNTMODE_enum
TCB_CNTMODE_TIMEOUT_gc	iom4809.h	/^    TCB_CNTMODE_TIMEOUT_gc = (0x01<<0),  \/* Periodic Timeout *\/$/;"	e	enum:TCB_CNTMODE_enum
TCB_CNTMODE_enum	iom4809.h	/^typedef enum TCB_CNTMODE_enum$/;"	g
TCB_CNTMODE_gm	iom4809.h	4437;"	d
TCB_CNTMODE_gp	iom4809.h	4438;"	d
TCB_CNTMODE_t	iom4809.h	/^} TCB_CNTMODE_t;$/;"	t	typeref:enum:TCB_CNTMODE_enum
TCB_DBGRUN_bm	iom4809.h	4472;"	d
TCB_DBGRUN_bp	iom4809.h	4473;"	d
TCB_EDGE_bm	iom4809.h	4455;"	d
TCB_EDGE_bp	iom4809.h	4456;"	d
TCB_ENABLE_bm	iom4809.h	4423;"	d
TCB_ENABLE_bp	iom4809.h	4424;"	d
TCB_FILTER_bm	iom4809.h	4457;"	d
TCB_FILTER_bp	iom4809.h	4458;"	d
TCB_RUNSTDBY_bm	iom4809.h	4433;"	d
TCB_RUNSTDBY_bp	iom4809.h	4434;"	d
TCB_RUN_bm	iom4809.h	4468;"	d
TCB_RUN_bp	iom4809.h	4469;"	d
TCB_SYNCUPD_bm	iom4809.h	4431;"	d
TCB_SYNCUPD_bp	iom4809.h	4432;"	d
TCB_struct	iom4809.h	/^typedef struct TCB_struct$/;"	s
TCB_t	iom4809.h	/^} TCB_t;$/;"	t	typeref:struct:TCB_struct
TEMP	iom4809.h	/^    register8_t TEMP;  \/* Temporary *\/$/;"	m	struct:RTC_struct
TEMP	iom4809.h	/^    register8_t TEMP;  \/* Temporary Data *\/$/;"	m	struct:ADC_struct
TEMP	iom4809.h	/^    register8_t TEMP;  \/* Temporary Value *\/$/;"	m	struct:TCB_struct
TEMP	iom4809.h	/^    register8_t TEMP;  \/* Temporary data for 16-bit Access *\/$/;"	m	struct:TCA_SINGLE_struct
TEMPSENSE0	iom4809.h	/^    register8_t TEMPSENSE0;  \/* Temperature Sensor Calibration Byte 0 *\/$/;"	m	struct:SIGROW_struct
TEMPSENSE1	iom4809.h	/^    register8_t TEMPSENSE1;  \/* Temperature Sensor Calibration Byte 1 *\/$/;"	m	struct:SIGROW_struct
TRUTH0	iom4809.h	/^    register8_t TRUTH0;  \/* Truth 0 *\/$/;"	m	struct:CCL_struct
TRUTH1	iom4809.h	/^    register8_t TRUTH1;  \/* Truth 1 *\/$/;"	m	struct:CCL_struct
TRUTH2	iom4809.h	/^    register8_t TRUTH2;  \/* Truth 2 *\/$/;"	m	struct:CCL_struct
TRUTH3	iom4809.h	/^    register8_t TRUTH3;  \/* Truth 3 *\/$/;"	m	struct:CCL_struct
TWI0	iom4809.h	2129;"	d
TWI0_CTRLA	iom4809.h	2602;"	d
TWI0_DBGCTRL	iom4809.h	2604;"	d
TWI0_DUALCTRL	iom4809.h	2603;"	d
TWI0_MADDR	iom4809.h	2609;"	d
TWI0_MBAUD	iom4809.h	2608;"	d
TWI0_MCTRLA	iom4809.h	2605;"	d
TWI0_MCTRLB	iom4809.h	2606;"	d
TWI0_MDATA	iom4809.h	2610;"	d
TWI0_MSTATUS	iom4809.h	2607;"	d
TWI0_SADDR	iom4809.h	2614;"	d
TWI0_SADDRMASK	iom4809.h	2616;"	d
TWI0_SCTRLA	iom4809.h	2611;"	d
TWI0_SCTRLB	iom4809.h	2612;"	d
TWI0_SDATA	iom4809.h	2615;"	d
TWI0_SSTATUS	iom4809.h	2613;"	d
TWI0_TWIM_vect	iom4809.h	5008;"	d
TWI0_TWIM_vect_num	iom4809.h	5007;"	d
TWI0_TWIS_vect	iom4809.h	5006;"	d
TWI0_TWIS_vect_num	iom4809.h	5005;"	d
TWISPIROUTEA	iom4809.h	/^    register8_t TWISPIROUTEA;  \/* Port Multiplexer TWI and SPI *\/$/;"	m	struct:PORTMUX_struct
TWI_ACKACT_ACK_gc	iom4809.h	/^    TWI_ACKACT_ACK_gc = (0x00<<2),  \/* Send ACK *\/$/;"	e	enum:TWI_ACKACT_enum
TWI_ACKACT_NACK_gc	iom4809.h	/^    TWI_ACKACT_NACK_gc = (0x01<<2),  \/* Send NACK *\/$/;"	e	enum:TWI_ACKACT_enum
TWI_ACKACT_bm	iom4809.h	4525;"	d
TWI_ACKACT_bp	iom4809.h	4526;"	d
TWI_ACKACT_enum	iom4809.h	/^typedef enum TWI_ACKACT_enum$/;"	g
TWI_ACKACT_t	iom4809.h	/^} TWI_ACKACT_t;$/;"	t	typeref:enum:TWI_ACKACT_enum
TWI_ADDREN_bm	iom4809.h	4592;"	d
TWI_ADDREN_bp	iom4809.h	4593;"	d
TWI_ADDRMASK0_bm	iom4809.h	4596;"	d
TWI_ADDRMASK0_bp	iom4809.h	4597;"	d
TWI_ADDRMASK1_bm	iom4809.h	4598;"	d
TWI_ADDRMASK1_bp	iom4809.h	4599;"	d
TWI_ADDRMASK2_bm	iom4809.h	4600;"	d
TWI_ADDRMASK2_bp	iom4809.h	4601;"	d
TWI_ADDRMASK3_bm	iom4809.h	4602;"	d
TWI_ADDRMASK3_bp	iom4809.h	4603;"	d
TWI_ADDRMASK4_bm	iom4809.h	4604;"	d
TWI_ADDRMASK4_bp	iom4809.h	4605;"	d
TWI_ADDRMASK5_bm	iom4809.h	4606;"	d
TWI_ADDRMASK5_bp	iom4809.h	4607;"	d
TWI_ADDRMASK6_bm	iom4809.h	4608;"	d
TWI_ADDRMASK6_bp	iom4809.h	4609;"	d
TWI_ADDRMASK_gm	iom4809.h	4594;"	d
TWI_ADDRMASK_gp	iom4809.h	4595;"	d
TWI_APIEN_bm	iom4809.h	4560;"	d
TWI_APIEN_bp	iom4809.h	4561;"	d
TWI_APIF_bm	iom4809.h	4584;"	d
TWI_APIF_bp	iom4809.h	4585;"	d
TWI_AP_ADR_gc	iom4809.h	/^    TWI_AP_ADR_gc = (0x01<<0),  \/* Address detection generated APIF *\/$/;"	e	enum:TWI_AP_enum
TWI_AP_STOP_gc	iom4809.h	/^    TWI_AP_STOP_gc = (0x00<<0),  \/* Stop condition generated APIF *\/$/;"	e	enum:TWI_AP_enum
TWI_AP_bm	iom4809.h	4575;"	d
TWI_AP_bp	iom4809.h	4576;"	d
TWI_AP_enum	iom4809.h	/^typedef enum TWI_AP_enum$/;"	g
TWI_AP_t	iom4809.h	/^} TWI_AP_t;$/;"	t	typeref:enum:TWI_AP_enum
TWI_ARBLOST_bm	iom4809.h	4539;"	d
TWI_ARBLOST_bp	iom4809.h	4540;"	d
TWI_BUSERR_bm	iom4809.h	4537;"	d
TWI_BUSERR_bp	iom4809.h	4538;"	d
TWI_BUSSTATE0_bm	iom4809.h	4533;"	d
TWI_BUSSTATE0_bp	iom4809.h	4534;"	d
TWI_BUSSTATE1_bm	iom4809.h	4535;"	d
TWI_BUSSTATE1_bp	iom4809.h	4536;"	d
TWI_BUSSTATE_BUSY_gc	iom4809.h	/^    TWI_BUSSTATE_BUSY_gc = (0x03<<0),  \/* The Bus is Busy *\/$/;"	e	enum:TWI_BUSSTATE_enum
TWI_BUSSTATE_IDLE_gc	iom4809.h	/^    TWI_BUSSTATE_IDLE_gc = (0x01<<0),  \/* Bus is Idle *\/$/;"	e	enum:TWI_BUSSTATE_enum
TWI_BUSSTATE_OWNER_gc	iom4809.h	/^    TWI_BUSSTATE_OWNER_gc = (0x02<<0),  \/* This Module Controls The Bus *\/$/;"	e	enum:TWI_BUSSTATE_enum
TWI_BUSSTATE_UNKNOWN_gc	iom4809.h	/^    TWI_BUSSTATE_UNKNOWN_gc = (0x00<<0),  \/* Unknown Bus State *\/$/;"	e	enum:TWI_BUSSTATE_enum
TWI_BUSSTATE_enum	iom4809.h	/^typedef enum TWI_BUSSTATE_enum$/;"	g
TWI_BUSSTATE_gm	iom4809.h	4531;"	d
TWI_BUSSTATE_gp	iom4809.h	4532;"	d
TWI_BUSSTATE_t	iom4809.h	/^} TWI_BUSSTATE_t;$/;"	t	typeref:enum:TWI_BUSSTATE_enum
TWI_CLKHOLD_bm	iom4809.h	4543;"	d
TWI_CLKHOLD_bp	iom4809.h	4544;"	d
TWI_COLL_bm	iom4809.h	4580;"	d
TWI_COLL_bp	iom4809.h	4581;"	d
TWI_DBGRUN_bm	iom4809.h	4498;"	d
TWI_DBGRUN_bp	iom4809.h	4499;"	d
TWI_DIEN_bm	iom4809.h	4562;"	d
TWI_DIEN_bp	iom4809.h	4563;"	d
TWI_DIF_bm	iom4809.h	4586;"	d
TWI_DIF_bp	iom4809.h	4587;"	d
TWI_DIR_bm	iom4809.h	4577;"	d
TWI_DIR_bp	iom4809.h	4578;"	d
TWI_ENABLE_bm	iom4809.h	4492;"	d
TWI_ENABLE_bp	iom4809.h	4493;"	d
TWI_FLUSH_bm	iom4809.h	4527;"	d
TWI_FLUSH_bp	iom4809.h	4528;"	d
TWI_FMPEN_bm	iom4809.h	4480;"	d
TWI_FMPEN_bp	iom4809.h	4481;"	d
TWI_MCMD0_bm	iom4809.h	4521;"	d
TWI_MCMD0_bp	iom4809.h	4522;"	d
TWI_MCMD1_bm	iom4809.h	4523;"	d
TWI_MCMD1_bp	iom4809.h	4524;"	d
TWI_MCMD_NOACT_gc	iom4809.h	/^    TWI_MCMD_NOACT_gc = (0x00<<0),  \/* No Action *\/$/;"	e	enum:TWI_MCMD_enum
TWI_MCMD_RECVTRANS_gc	iom4809.h	/^    TWI_MCMD_RECVTRANS_gc = (0x02<<0),  \/* Receive or Transmit Data, depending on DIR *\/$/;"	e	enum:TWI_MCMD_enum
TWI_MCMD_REPSTART_gc	iom4809.h	/^    TWI_MCMD_REPSTART_gc = (0x01<<0),  \/* Issue Repeated Start Condition *\/$/;"	e	enum:TWI_MCMD_enum
TWI_MCMD_STOP_gc	iom4809.h	/^    TWI_MCMD_STOP_gc = (0x03<<0),  \/* Issue Stop Condition *\/$/;"	e	enum:TWI_MCMD_enum
TWI_MCMD_enum	iom4809.h	/^typedef enum TWI_MCMD_enum$/;"	g
TWI_MCMD_gm	iom4809.h	4519;"	d
TWI_MCMD_gp	iom4809.h	4520;"	d
TWI_MCMD_t	iom4809.h	/^} TWI_MCMD_t;$/;"	t	typeref:enum:TWI_MCMD_enum
TWI_PIEN_bm	iom4809.h	4558;"	d
TWI_PIEN_bp	iom4809.h	4559;"	d
TWI_PMEN_bm	iom4809.h	4556;"	d
TWI_PMEN_bp	iom4809.h	4557;"	d
TWI_QCEN_bm	iom4809.h	4511;"	d
TWI_QCEN_bp	iom4809.h	4512;"	d
TWI_RIEN_bm	iom4809.h	4515;"	d
TWI_RIEN_bp	iom4809.h	4516;"	d
TWI_RIF_bm	iom4809.h	4547;"	d
TWI_RIF_bp	iom4809.h	4548;"	d
TWI_RXACK_bm	iom4809.h	4541;"	d
TWI_RXACK_bp	iom4809.h	4542;"	d
TWI_SCMD0_bm	iom4809.h	4568;"	d
TWI_SCMD0_bp	iom4809.h	4569;"	d
TWI_SCMD1_bm	iom4809.h	4570;"	d
TWI_SCMD1_bp	iom4809.h	4571;"	d
TWI_SCMD_COMPTRANS_gc	iom4809.h	/^    TWI_SCMD_COMPTRANS_gc = (0x02<<0),  \/* Used To Complete a Transaction *\/$/;"	e	enum:TWI_SCMD_enum
TWI_SCMD_NOACT_gc	iom4809.h	/^    TWI_SCMD_NOACT_gc = (0x00<<0),  \/* No Action *\/$/;"	e	enum:TWI_SCMD_enum
TWI_SCMD_RESPONSE_gc	iom4809.h	/^    TWI_SCMD_RESPONSE_gc = (0x03<<0),  \/* Used in Response to Address\/Data Interrupt *\/$/;"	e	enum:TWI_SCMD_enum
TWI_SCMD_enum	iom4809.h	/^typedef enum TWI_SCMD_enum$/;"	g
TWI_SCMD_gm	iom4809.h	4566;"	d
TWI_SCMD_gp	iom4809.h	4567;"	d
TWI_SCMD_t	iom4809.h	/^} TWI_SCMD_t;$/;"	t	typeref:enum:TWI_SCMD_enum
TWI_SDAHOLD0_bm	iom4809.h	4484;"	d
TWI_SDAHOLD0_bp	iom4809.h	4485;"	d
TWI_SDAHOLD1_bm	iom4809.h	4486;"	d
TWI_SDAHOLD1_bp	iom4809.h	4487;"	d
TWI_SDAHOLD_300NS_gc	iom4809.h	/^    TWI_SDAHOLD_300NS_gc = (0x02<<2),  \/* Typical 300ns hold time *\/$/;"	e	enum:TWI_SDAHOLD_enum
TWI_SDAHOLD_500NS_gc	iom4809.h	/^    TWI_SDAHOLD_500NS_gc = (0x03<<2),  \/* Typical 500ns hold time *\/$/;"	e	enum:TWI_SDAHOLD_enum
TWI_SDAHOLD_50NS_gc	iom4809.h	/^    TWI_SDAHOLD_50NS_gc = (0x01<<2),  \/* Typical 50ns hold time *\/$/;"	e	enum:TWI_SDAHOLD_enum
TWI_SDAHOLD_OFF_gc	iom4809.h	/^    TWI_SDAHOLD_OFF_gc = (0x00<<2),  \/* SDA hold time off *\/$/;"	e	enum:TWI_SDAHOLD_enum
TWI_SDAHOLD_enum	iom4809.h	/^typedef enum TWI_SDAHOLD_enum$/;"	g
TWI_SDAHOLD_gm	iom4809.h	4482;"	d
TWI_SDAHOLD_gp	iom4809.h	4483;"	d
TWI_SDAHOLD_t	iom4809.h	/^} TWI_SDAHOLD_t;$/;"	t	typeref:enum:TWI_SDAHOLD_enum
TWI_SDASETUP_4CYC_gc	iom4809.h	/^    TWI_SDASETUP_4CYC_gc = (0x00<<4),  \/* SDA setup time is 4 clock cycles *\/$/;"	e	enum:TWI_SDASETUP_enum
TWI_SDASETUP_8CYC_gc	iom4809.h	/^    TWI_SDASETUP_8CYC_gc = (0x01<<4),  \/* SDA setup time is 8 clock cycles *\/$/;"	e	enum:TWI_SDASETUP_enum
TWI_SDASETUP_bm	iom4809.h	4488;"	d
TWI_SDASETUP_bp	iom4809.h	4489;"	d
TWI_SDASETUP_enum	iom4809.h	/^typedef enum TWI_SDASETUP_enum$/;"	g
TWI_SDASETUP_t	iom4809.h	/^} TWI_SDASETUP_t;$/;"	t	typeref:enum:TWI_SDASETUP_enum
TWI_SMEN_bm	iom4809.h	4503;"	d
TWI_SMEN_bp	iom4809.h	4504;"	d
TWI_TIMEOUT0_bm	iom4809.h	4507;"	d
TWI_TIMEOUT0_bp	iom4809.h	4508;"	d
TWI_TIMEOUT1_bm	iom4809.h	4509;"	d
TWI_TIMEOUT1_bp	iom4809.h	4510;"	d
TWI_TIMEOUT_100US_gc	iom4809.h	/^    TWI_TIMEOUT_100US_gc = (0x02<<2),  \/* 100 Microseconds *\/$/;"	e	enum:TWI_TIMEOUT_enum
TWI_TIMEOUT_200US_gc	iom4809.h	/^    TWI_TIMEOUT_200US_gc = (0x03<<2),  \/* 200 Microseconds *\/$/;"	e	enum:TWI_TIMEOUT_enum
TWI_TIMEOUT_50US_gc	iom4809.h	/^    TWI_TIMEOUT_50US_gc = (0x01<<2),  \/* 50 Microseconds *\/$/;"	e	enum:TWI_TIMEOUT_enum
TWI_TIMEOUT_DISABLED_gc	iom4809.h	/^    TWI_TIMEOUT_DISABLED_gc = (0x00<<2),  \/* Bus Timeout Disabled *\/$/;"	e	enum:TWI_TIMEOUT_enum
TWI_TIMEOUT_enum	iom4809.h	/^typedef enum TWI_TIMEOUT_enum$/;"	g
TWI_TIMEOUT_gm	iom4809.h	4505;"	d
TWI_TIMEOUT_gp	iom4809.h	4506;"	d
TWI_TIMEOUT_t	iom4809.h	/^} TWI_TIMEOUT_t;$/;"	t	typeref:enum:TWI_TIMEOUT_enum
TWI_WIEN_bm	iom4809.h	4513;"	d
TWI_WIEN_bp	iom4809.h	4514;"	d
TWI_WIF_bm	iom4809.h	4545;"	d
TWI_WIF_bp	iom4809.h	4546;"	d
TWI_struct	iom4809.h	/^typedef struct TWI_struct$/;"	s
TWI_t	iom4809.h	/^} TWI_t;$/;"	t	typeref:struct:TWI_struct
TXDATAH	iom4809.h	/^    register8_t TXDATAH;  \/* Transmit Data High Byte *\/$/;"	m	struct:USART_struct
TXDATAL	iom4809.h	/^    register8_t TXDATAL;  \/* Transmit Data Low Byte *\/$/;"	m	struct:USART_struct
TXPLCTRL	iom4809.h	/^    register8_t TXPLCTRL;  \/* IRCOM Transmitter Pulse Length Control *\/$/;"	m	struct:USART_struct
USART0	iom4809.h	2125;"	d
USART0_BAUD	iom4809.h	2534;"	d
USART0_BAUDH	iom4809.h	2536;"	d
USART0_BAUDL	iom4809.h	2535;"	d
USART0_CTRLA	iom4809.h	2531;"	d
USART0_CTRLB	iom4809.h	2532;"	d
USART0_CTRLC	iom4809.h	2533;"	d
USART0_CTRLD	iom4809.h	2537;"	d
USART0_DBGCTRL	iom4809.h	2538;"	d
USART0_DRE_vect	iom4809.h	5018;"	d
USART0_DRE_vect_num	iom4809.h	5017;"	d
USART0_EVCTRL	iom4809.h	2539;"	d
USART0_RXC_vect	iom4809.h	5016;"	d
USART0_RXC_vect_num	iom4809.h	5015;"	d
USART0_RXDATAH	iom4809.h	2527;"	d
USART0_RXDATAL	iom4809.h	2526;"	d
USART0_RXPLCTRL	iom4809.h	2541;"	d
USART0_STATUS	iom4809.h	2530;"	d
USART0_TXC_vect	iom4809.h	5020;"	d
USART0_TXC_vect_num	iom4809.h	5019;"	d
USART0_TXDATAH	iom4809.h	2529;"	d
USART0_TXDATAL	iom4809.h	2528;"	d
USART0_TXPLCTRL	iom4809.h	2540;"	d
USART1	iom4809.h	2126;"	d
USART1_BAUD	iom4809.h	2553;"	d
USART1_BAUDH	iom4809.h	2555;"	d
USART1_BAUDL	iom4809.h	2554;"	d
USART1_CTRLA	iom4809.h	2550;"	d
USART1_CTRLB	iom4809.h	2551;"	d
USART1_CTRLC	iom4809.h	2552;"	d
USART1_CTRLD	iom4809.h	2556;"	d
USART1_DBGCTRL	iom4809.h	2557;"	d
USART1_DRE_vect	iom4809.h	5048;"	d
USART1_DRE_vect_num	iom4809.h	5047;"	d
USART1_EVCTRL	iom4809.h	2558;"	d
USART1_RXC_vect	iom4809.h	5046;"	d
USART1_RXC_vect_num	iom4809.h	5045;"	d
USART1_RXDATAH	iom4809.h	2546;"	d
USART1_RXDATAL	iom4809.h	2545;"	d
USART1_RXPLCTRL	iom4809.h	2560;"	d
USART1_STATUS	iom4809.h	2549;"	d
USART1_TXC_vect	iom4809.h	5050;"	d
USART1_TXC_vect_num	iom4809.h	5049;"	d
USART1_TXDATAH	iom4809.h	2548;"	d
USART1_TXDATAL	iom4809.h	2547;"	d
USART1_TXPLCTRL	iom4809.h	2559;"	d
USART2	iom4809.h	2127;"	d
USART2_BAUD	iom4809.h	2572;"	d
USART2_BAUDH	iom4809.h	2574;"	d
USART2_BAUDL	iom4809.h	2573;"	d
USART2_CTRLA	iom4809.h	2569;"	d
USART2_CTRLB	iom4809.h	2570;"	d
USART2_CTRLC	iom4809.h	2571;"	d
USART2_CTRLD	iom4809.h	2575;"	d
USART2_DBGCTRL	iom4809.h	2576;"	d
USART2_DRE_vect	iom4809.h	5064;"	d
USART2_DRE_vect_num	iom4809.h	5063;"	d
USART2_EVCTRL	iom4809.h	2577;"	d
USART2_RXC_vect	iom4809.h	5062;"	d
USART2_RXC_vect_num	iom4809.h	5061;"	d
USART2_RXDATAH	iom4809.h	2565;"	d
USART2_RXDATAL	iom4809.h	2564;"	d
USART2_RXPLCTRL	iom4809.h	2579;"	d
USART2_STATUS	iom4809.h	2568;"	d
USART2_TXC_vect	iom4809.h	5066;"	d
USART2_TXC_vect_num	iom4809.h	5065;"	d
USART2_TXDATAH	iom4809.h	2567;"	d
USART2_TXDATAL	iom4809.h	2566;"	d
USART2_TXPLCTRL	iom4809.h	2578;"	d
USART3	iom4809.h	2128;"	d
USART3_BAUD	iom4809.h	2591;"	d
USART3_BAUDH	iom4809.h	2593;"	d
USART3_BAUDL	iom4809.h	2592;"	d
USART3_CTRLA	iom4809.h	2588;"	d
USART3_CTRLB	iom4809.h	2589;"	d
USART3_CTRLC	iom4809.h	2590;"	d
USART3_CTRLD	iom4809.h	2594;"	d
USART3_DBGCTRL	iom4809.h	2595;"	d
USART3_DRE_vect	iom4809.h	5084;"	d
USART3_DRE_vect_num	iom4809.h	5083;"	d
USART3_EVCTRL	iom4809.h	2596;"	d
USART3_RXC_vect	iom4809.h	5082;"	d
USART3_RXC_vect_num	iom4809.h	5081;"	d
USART3_RXDATAH	iom4809.h	2584;"	d
USART3_RXDATAL	iom4809.h	2583;"	d
USART3_RXPLCTRL	iom4809.h	2598;"	d
USART3_STATUS	iom4809.h	2587;"	d
USART3_TXC_vect	iom4809.h	5086;"	d
USART3_TXC_vect_num	iom4809.h	5085;"	d
USART3_TXDATAH	iom4809.h	2586;"	d
USART3_TXDATAL	iom4809.h	2585;"	d
USART3_TXPLCTRL	iom4809.h	2597;"	d
USARTROUTEA	iom4809.h	/^    register8_t USARTROUTEA;  \/* Port Multiplexer USART register A *\/$/;"	m	struct:PORTMUX_struct
USART_ABEIE_bm	iom4809.h	4672;"	d
USART_ABEIE_bp	iom4809.h	4673;"	d
USART_ABMBP_bm	iom4809.h	4743;"	d
USART_ABMBP_bp	iom4809.h	4744;"	d
USART_ABW0_bm	iom4809.h	4735;"	d
USART_ABW0_bp	iom4809.h	4736;"	d
USART_ABW1_bm	iom4809.h	4737;"	d
USART_ABW1_bp	iom4809.h	4738;"	d
USART_ABW_WDW0_gc	iom4809.h	/^    USART_ABW_WDW0_gc = (0x00<<6),  \/* 18% tolerance *\/$/;"	e	enum:USART_ABW_enum
USART_ABW_WDW1_gc	iom4809.h	/^    USART_ABW_WDW1_gc = (0x01<<6),  \/* 15% tolerance *\/$/;"	e	enum:USART_ABW_enum
USART_ABW_WDW2_gc	iom4809.h	/^    USART_ABW_WDW2_gc = (0x02<<6),  \/* 21% tolerance *\/$/;"	e	enum:USART_ABW_enum
USART_ABW_WDW3_gc	iom4809.h	/^    USART_ABW_WDW3_gc = (0x03<<6),  \/* 25% tolerance *\/$/;"	e	enum:USART_ABW_enum
USART_ABW_enum	iom4809.h	/^typedef enum USART_ABW_enum$/;"	g
USART_ABW_gm	iom4809.h	4733;"	d
USART_ABW_gp	iom4809.h	4734;"	d
USART_ABW_t	iom4809.h	/^} USART_ABW_t;$/;"	t	typeref:enum:USART_ABW_enum
USART_BDF_bm	iom4809.h	4653;"	d
USART_BDF_bp	iom4809.h	4654;"	d
USART_BUFOVF_bm	iom4809.h	4639;"	d
USART_BUFOVF_bp	iom4809.h	4640;"	d
USART_CHSIZE0_bm	iom4809.h	4710;"	d
USART_CHSIZE0_bp	iom4809.h	4711;"	d
USART_CHSIZE1_bm	iom4809.h	4712;"	d
USART_CHSIZE1_bp	iom4809.h	4713;"	d
USART_CHSIZE2_bm	iom4809.h	4714;"	d
USART_CHSIZE2_bp	iom4809.h	4715;"	d
USART_CHSIZE_5BIT_gc	iom4809.h	/^    USART_CHSIZE_5BIT_gc = (0x00<<0),  \/* Character size: 5 bit *\/$/;"	e	enum:USART_CHSIZE_enum
USART_CHSIZE_6BIT_gc	iom4809.h	/^    USART_CHSIZE_6BIT_gc = (0x01<<0),  \/* Character size: 6 bit *\/$/;"	e	enum:USART_CHSIZE_enum
USART_CHSIZE_7BIT_gc	iom4809.h	/^    USART_CHSIZE_7BIT_gc = (0x02<<0),  \/* Character size: 7 bit *\/$/;"	e	enum:USART_CHSIZE_enum
USART_CHSIZE_8BIT_gc	iom4809.h	/^    USART_CHSIZE_8BIT_gc = (0x03<<0),  \/* Character size: 8 bit *\/$/;"	e	enum:USART_CHSIZE_enum
USART_CHSIZE_9BITH_gc	iom4809.h	/^    USART_CHSIZE_9BITH_gc = (0x07<<0),  \/* Character size: 9 bit read high byte first *\/$/;"	e	enum:USART_CHSIZE_enum
USART_CHSIZE_9BITL_gc	iom4809.h	/^    USART_CHSIZE_9BITL_gc = (0x06<<0),  \/* Character size: 9 bit read low byte first *\/$/;"	e	enum:USART_CHSIZE_enum
USART_CHSIZE_enum	iom4809.h	/^typedef enum USART_CHSIZE_enum$/;"	g
USART_CHSIZE_gm	iom4809.h	4708;"	d
USART_CHSIZE_gp	iom4809.h	4709;"	d
USART_CHSIZE_t	iom4809.h	/^} USART_CHSIZE_t;$/;"	t	typeref:enum:USART_CHSIZE_enum
USART_CMODE0_bm	iom4809.h	4726;"	d
USART_CMODE0_bp	iom4809.h	4727;"	d
USART_CMODE1_bm	iom4809.h	4728;"	d
USART_CMODE1_bp	iom4809.h	4729;"	d
USART_CMODE_ASYNCHRONOUS_gc	iom4809.h	/^    USART_CMODE_ASYNCHRONOUS_gc = (0x00<<6),  \/* Asynchronous Mode *\/$/;"	e	enum:USART_CMODE_enum
USART_CMODE_IRCOM_gc	iom4809.h	/^    USART_CMODE_IRCOM_gc = (0x02<<6),  \/* Infrared Communication *\/$/;"	e	enum:USART_CMODE_enum
USART_CMODE_MSPI_gc	iom4809.h	/^    USART_CMODE_MSPI_gc = (0x03<<6),  \/* Master SPI Mode *\/$/;"	e	enum:USART_CMODE_enum
USART_CMODE_SYNCHRONOUS_gc	iom4809.h	/^    USART_CMODE_SYNCHRONOUS_gc = (0x01<<6),  \/* Synchronous Mode *\/$/;"	e	enum:USART_CMODE_enum
USART_CMODE_enum	iom4809.h	/^typedef enum USART_CMODE_enum$/;"	g
USART_CMODE_gm	iom4809.h	4724;"	d
USART_CMODE_gp	iom4809.h	4725;"	d
USART_CMODE_t	iom4809.h	/^} USART_CMODE_t;$/;"	t	typeref:enum:USART_CMODE_enum
USART_DATA0_bm	iom4809.h	4615;"	d
USART_DATA0_bp	iom4809.h	4616;"	d
USART_DATA1_bm	iom4809.h	4617;"	d
USART_DATA1_bp	iom4809.h	4618;"	d
USART_DATA2_bm	iom4809.h	4619;"	d
USART_DATA2_bp	iom4809.h	4620;"	d
USART_DATA3_bm	iom4809.h	4621;"	d
USART_DATA3_bp	iom4809.h	4622;"	d
USART_DATA4_bm	iom4809.h	4623;"	d
USART_DATA4_bp	iom4809.h	4624;"	d
USART_DATA5_bm	iom4809.h	4625;"	d
USART_DATA5_bp	iom4809.h	4626;"	d
USART_DATA6_bm	iom4809.h	4627;"	d
USART_DATA6_bp	iom4809.h	4628;"	d
USART_DATA7_bm	iom4809.h	4629;"	d
USART_DATA7_bp	iom4809.h	4630;"	d
USART_DATA8_bm	iom4809.h	4633;"	d
USART_DATA8_bp	iom4809.h	4634;"	d
USART_DATA_gm	iom4809.h	4613;"	d
USART_DATA_gp	iom4809.h	4614;"	d
USART_DBGRUN_bm	iom4809.h	4741;"	d
USART_DBGRUN_bp	iom4809.h	4742;"	d
USART_DREIE_bm	iom4809.h	4678;"	d
USART_DREIE_bp	iom4809.h	4679;"	d
USART_DREIF_bm	iom4809.h	4659;"	d
USART_DREIF_bp	iom4809.h	4660;"	d
USART_FERR_bm	iom4809.h	4637;"	d
USART_FERR_bp	iom4809.h	4638;"	d
USART_IREI_bm	iom4809.h	4747;"	d
USART_IREI_bp	iom4809.h	4748;"	d
USART_ISFIF_bm	iom4809.h	4655;"	d
USART_ISFIF_bp	iom4809.h	4656;"	d
USART_LBME_bm	iom4809.h	4674;"	d
USART_LBME_bp	iom4809.h	4675;"	d
USART_MPCM_bm	iom4809.h	4686;"	d
USART_MPCM_bp	iom4809.h	4687;"	d
USART_ODME_bm	iom4809.h	4694;"	d
USART_ODME_bp	iom4809.h	4695;"	d
USART_PERR_bm	iom4809.h	4635;"	d
USART_PERR_bp	iom4809.h	4636;"	d
USART_PMODE0_bm	iom4809.h	4720;"	d
USART_PMODE0_bp	iom4809.h	4721;"	d
USART_PMODE1_bm	iom4809.h	4722;"	d
USART_PMODE1_bp	iom4809.h	4723;"	d
USART_PMODE_DISABLED_gc	iom4809.h	/^    USART_PMODE_DISABLED_gc = (0x00<<4),  \/* No Parity *\/$/;"	e	enum:USART_PMODE_enum
USART_PMODE_EVEN_gc	iom4809.h	/^    USART_PMODE_EVEN_gc = (0x02<<4),  \/* Even Parity *\/$/;"	e	enum:USART_PMODE_enum
USART_PMODE_ODD_gc	iom4809.h	/^    USART_PMODE_ODD_gc = (0x03<<4),  \/* Odd Parity *\/$/;"	e	enum:USART_PMODE_enum
USART_PMODE_enum	iom4809.h	/^typedef enum USART_PMODE_enum$/;"	g
USART_PMODE_gm	iom4809.h	4718;"	d
USART_PMODE_gp	iom4809.h	4719;"	d
USART_PMODE_t	iom4809.h	/^} USART_PMODE_t;$/;"	t	typeref:enum:USART_PMODE_enum
USART_RS4850_bm	iom4809.h	4668;"	d
USART_RS4850_bp	iom4809.h	4669;"	d
USART_RS4851_bm	iom4809.h	4670;"	d
USART_RS4851_bp	iom4809.h	4671;"	d
USART_RS485_EXT_gc	iom4809.h	/^    USART_RS485_EXT_gc = (0x01<<0),  \/* RS485 Mode External drive *\/$/;"	e	enum:USART_RS485_enum
USART_RS485_INT_gc	iom4809.h	/^    USART_RS485_INT_gc = (0x02<<0),  \/* RS485 Mode Internal drive *\/$/;"	e	enum:USART_RS485_enum
USART_RS485_OFF_gc	iom4809.h	/^    USART_RS485_OFF_gc = (0x00<<0),  \/* RS485 Mode disabled *\/$/;"	e	enum:USART_RS485_enum
USART_RS485_enum	iom4809.h	/^typedef enum USART_RS485_enum$/;"	g
USART_RS485_gm	iom4809.h	4666;"	d
USART_RS485_gp	iom4809.h	4667;"	d
USART_RS485_t	iom4809.h	/^} USART_RS485_t;$/;"	t	typeref:enum:USART_RS485_enum
USART_RXCIE_bm	iom4809.h	4682;"	d
USART_RXCIE_bp	iom4809.h	4683;"	d
USART_RXCIF_bm	iom4809.h	4641;"	d
USART_RXCIF_bp	iom4809.h	4642;"	d
USART_RXEN_bm	iom4809.h	4700;"	d
USART_RXEN_bp	iom4809.h	4701;"	d
USART_RXMODE0_bm	iom4809.h	4690;"	d
USART_RXMODE0_bp	iom4809.h	4691;"	d
USART_RXMODE1_bm	iom4809.h	4692;"	d
USART_RXMODE1_bp	iom4809.h	4693;"	d
USART_RXMODE_CLK2X_gc	iom4809.h	/^    USART_RXMODE_CLK2X_gc = (0x01<<1),  \/* CLK2x mode *\/$/;"	e	enum:USART_RXMODE_enum
USART_RXMODE_GENAUTO_gc	iom4809.h	/^    USART_RXMODE_GENAUTO_gc = (0x02<<1),  \/* Generic autobaud mode *\/$/;"	e	enum:USART_RXMODE_enum
USART_RXMODE_LINAUTO_gc	iom4809.h	/^    USART_RXMODE_LINAUTO_gc = (0x03<<1),  \/* LIN constrained autobaud mode *\/$/;"	e	enum:USART_RXMODE_enum
USART_RXMODE_NORMAL_gc	iom4809.h	/^    USART_RXMODE_NORMAL_gc = (0x00<<1),  \/* Normal mode *\/$/;"	e	enum:USART_RXMODE_enum
USART_RXMODE_enum	iom4809.h	/^typedef enum USART_RXMODE_enum$/;"	g
USART_RXMODE_gm	iom4809.h	4688;"	d
USART_RXMODE_gp	iom4809.h	4689;"	d
USART_RXMODE_t	iom4809.h	/^} USART_RXMODE_t;$/;"	t	typeref:enum:USART_RXMODE_enum
USART_RXPL0_bm	iom4809.h	4773;"	d
USART_RXPL0_bp	iom4809.h	4774;"	d
USART_RXPL1_bm	iom4809.h	4775;"	d
USART_RXPL1_bp	iom4809.h	4776;"	d
USART_RXPL2_bm	iom4809.h	4777;"	d
USART_RXPL2_bp	iom4809.h	4778;"	d
USART_RXPL3_bm	iom4809.h	4779;"	d
USART_RXPL3_bp	iom4809.h	4780;"	d
USART_RXPL4_bm	iom4809.h	4781;"	d
USART_RXPL4_bp	iom4809.h	4782;"	d
USART_RXPL5_bm	iom4809.h	4783;"	d
USART_RXPL5_bp	iom4809.h	4784;"	d
USART_RXPL6_bm	iom4809.h	4785;"	d
USART_RXPL6_bp	iom4809.h	4786;"	d
USART_RXPL_gm	iom4809.h	4771;"	d
USART_RXPL_gp	iom4809.h	4772;"	d
USART_RXSIE_bm	iom4809.h	4676;"	d
USART_RXSIE_bp	iom4809.h	4677;"	d
USART_RXSIF_bm	iom4809.h	4657;"	d
USART_RXSIF_bp	iom4809.h	4658;"	d
USART_SBMODE_1BIT_gc	iom4809.h	/^    USART_SBMODE_1BIT_gc = (0x00<<3),  \/* 1 stop bit *\/$/;"	e	enum:USART_SBMODE_enum
USART_SBMODE_2BIT_gc	iom4809.h	/^    USART_SBMODE_2BIT_gc = (0x01<<3),  \/* 2 stop bits *\/$/;"	e	enum:USART_SBMODE_enum
USART_SBMODE_bm	iom4809.h	4716;"	d
USART_SBMODE_bp	iom4809.h	4717;"	d
USART_SBMODE_enum	iom4809.h	/^typedef enum USART_SBMODE_enum$/;"	g
USART_SBMODE_t	iom4809.h	/^} USART_SBMODE_t;$/;"	t	typeref:enum:USART_SBMODE_enum
USART_SFDEN_bm	iom4809.h	4696;"	d
USART_SFDEN_bp	iom4809.h	4697;"	d
USART_TXCIE_bm	iom4809.h	4680;"	d
USART_TXCIE_bp	iom4809.h	4681;"	d
USART_TXCIF_bm	iom4809.h	4661;"	d
USART_TXCIF_bp	iom4809.h	4662;"	d
USART_TXEN_bm	iom4809.h	4698;"	d
USART_TXEN_bp	iom4809.h	4699;"	d
USART_TXPL0_bm	iom4809.h	4753;"	d
USART_TXPL0_bp	iom4809.h	4754;"	d
USART_TXPL1_bm	iom4809.h	4755;"	d
USART_TXPL1_bp	iom4809.h	4756;"	d
USART_TXPL2_bm	iom4809.h	4757;"	d
USART_TXPL2_bp	iom4809.h	4758;"	d
USART_TXPL3_bm	iom4809.h	4759;"	d
USART_TXPL3_bp	iom4809.h	4760;"	d
USART_TXPL4_bm	iom4809.h	4761;"	d
USART_TXPL4_bp	iom4809.h	4762;"	d
USART_TXPL5_bm	iom4809.h	4763;"	d
USART_TXPL5_bp	iom4809.h	4764;"	d
USART_TXPL6_bm	iom4809.h	4765;"	d
USART_TXPL6_bp	iom4809.h	4766;"	d
USART_TXPL7_bm	iom4809.h	4767;"	d
USART_TXPL7_bp	iom4809.h	4768;"	d
USART_TXPL_gm	iom4809.h	4751;"	d
USART_TXPL_gp	iom4809.h	4752;"	d
USART_UCPHA_bm	iom4809.h	4704;"	d
USART_UCPHA_bp	iom4809.h	4705;"	d
USART_UDORD_bm	iom4809.h	4706;"	d
USART_UDORD_bp	iom4809.h	4707;"	d
USART_WFB_bm	iom4809.h	4651;"	d
USART_WFB_bp	iom4809.h	4652;"	d
USART_struct	iom4809.h	/^typedef struct USART_struct$/;"	s
USART_t	iom4809.h	/^} USART_t;$/;"	t	typeref:struct:USART_struct
USERADC0	iom4809.h	/^    register8_t USERADC0;  \/* User ADC0 *\/$/;"	m	struct:EVSYS_struct
USERCCLLUT0A	iom4809.h	/^    register8_t USERCCLLUT0A;  \/* User CCL LUT0 Event A *\/$/;"	m	struct:EVSYS_struct
USERCCLLUT0B	iom4809.h	/^    register8_t USERCCLLUT0B;  \/* User CCL LUT0 Event B *\/$/;"	m	struct:EVSYS_struct
USERCCLLUT1A	iom4809.h	/^    register8_t USERCCLLUT1A;  \/* User CCL LUT1 Event A *\/$/;"	m	struct:EVSYS_struct
USERCCLLUT1B	iom4809.h	/^    register8_t USERCCLLUT1B;  \/* User CCL LUT1 Event B *\/$/;"	m	struct:EVSYS_struct
USERCCLLUT2A	iom4809.h	/^    register8_t USERCCLLUT2A;  \/* User CCL LUT2 Event A *\/$/;"	m	struct:EVSYS_struct
USERCCLLUT2B	iom4809.h	/^    register8_t USERCCLLUT2B;  \/* User CCL LUT2 Event B *\/$/;"	m	struct:EVSYS_struct
USERCCLLUT3A	iom4809.h	/^    register8_t USERCCLLUT3A;  \/* User CCL LUT3 Event A *\/$/;"	m	struct:EVSYS_struct
USERCCLLUT3B	iom4809.h	/^    register8_t USERCCLLUT3B;  \/* User CCL LUT3 Event B *\/$/;"	m	struct:EVSYS_struct
USEREVOUTA	iom4809.h	/^    register8_t USEREVOUTA;  \/* User EVOUT Port A *\/$/;"	m	struct:EVSYS_struct
USEREVOUTB	iom4809.h	/^    register8_t USEREVOUTB;  \/* User EVOUT Port B *\/$/;"	m	struct:EVSYS_struct
USEREVOUTC	iom4809.h	/^    register8_t USEREVOUTC;  \/* User EVOUT Port C *\/$/;"	m	struct:EVSYS_struct
USEREVOUTD	iom4809.h	/^    register8_t USEREVOUTD;  \/* User EVOUT Port D *\/$/;"	m	struct:EVSYS_struct
USEREVOUTE	iom4809.h	/^    register8_t USEREVOUTE;  \/* User EVOUT Port E *\/$/;"	m	struct:EVSYS_struct
USEREVOUTF	iom4809.h	/^    register8_t USEREVOUTF;  \/* User EVOUT Port F *\/$/;"	m	struct:EVSYS_struct
USERROW	iom4809.h	2141;"	d
USERROW0	iom4809.h	/^    register8_t USERROW0;  \/* User Row Byte 0 *\/$/;"	m	struct:USERROW_struct
USERROW1	iom4809.h	/^    register8_t USERROW1;  \/* User Row Byte 1 *\/$/;"	m	struct:USERROW_struct
USERROW10	iom4809.h	/^    register8_t USERROW10;  \/* User Row Byte 10 *\/$/;"	m	struct:USERROW_struct
USERROW11	iom4809.h	/^    register8_t USERROW11;  \/* User Row Byte 11 *\/$/;"	m	struct:USERROW_struct
USERROW12	iom4809.h	/^    register8_t USERROW12;  \/* User Row Byte 12 *\/$/;"	m	struct:USERROW_struct
USERROW13	iom4809.h	/^    register8_t USERROW13;  \/* User Row Byte 13 *\/$/;"	m	struct:USERROW_struct
USERROW14	iom4809.h	/^    register8_t USERROW14;  \/* User Row Byte 14 *\/$/;"	m	struct:USERROW_struct
USERROW15	iom4809.h	/^    register8_t USERROW15;  \/* User Row Byte 15 *\/$/;"	m	struct:USERROW_struct
USERROW16	iom4809.h	/^    register8_t USERROW16;  \/* User Row Byte 16 *\/$/;"	m	struct:USERROW_struct
USERROW17	iom4809.h	/^    register8_t USERROW17;  \/* User Row Byte 17 *\/$/;"	m	struct:USERROW_struct
USERROW18	iom4809.h	/^    register8_t USERROW18;  \/* User Row Byte 18 *\/$/;"	m	struct:USERROW_struct
USERROW19	iom4809.h	/^    register8_t USERROW19;  \/* User Row Byte 19 *\/$/;"	m	struct:USERROW_struct
USERROW2	iom4809.h	/^    register8_t USERROW2;  \/* User Row Byte 2 *\/$/;"	m	struct:USERROW_struct
USERROW20	iom4809.h	/^    register8_t USERROW20;  \/* User Row Byte 20 *\/$/;"	m	struct:USERROW_struct
USERROW21	iom4809.h	/^    register8_t USERROW21;  \/* User Row Byte 21 *\/$/;"	m	struct:USERROW_struct
USERROW22	iom4809.h	/^    register8_t USERROW22;  \/* User Row Byte 22 *\/$/;"	m	struct:USERROW_struct
USERROW23	iom4809.h	/^    register8_t USERROW23;  \/* User Row Byte 23 *\/$/;"	m	struct:USERROW_struct
USERROW24	iom4809.h	/^    register8_t USERROW24;  \/* User Row Byte 24 *\/$/;"	m	struct:USERROW_struct
USERROW25	iom4809.h	/^    register8_t USERROW25;  \/* User Row Byte 25 *\/$/;"	m	struct:USERROW_struct
USERROW26	iom4809.h	/^    register8_t USERROW26;  \/* User Row Byte 26 *\/$/;"	m	struct:USERROW_struct
USERROW27	iom4809.h	/^    register8_t USERROW27;  \/* User Row Byte 27 *\/$/;"	m	struct:USERROW_struct
USERROW28	iom4809.h	/^    register8_t USERROW28;  \/* User Row Byte 28 *\/$/;"	m	struct:USERROW_struct
USERROW29	iom4809.h	/^    register8_t USERROW29;  \/* User Row Byte 29 *\/$/;"	m	struct:USERROW_struct
USERROW3	iom4809.h	/^    register8_t USERROW3;  \/* User Row Byte 3 *\/$/;"	m	struct:USERROW_struct
USERROW30	iom4809.h	/^    register8_t USERROW30;  \/* User Row Byte 30 *\/$/;"	m	struct:USERROW_struct
USERROW31	iom4809.h	/^    register8_t USERROW31;  \/* User Row Byte 31 *\/$/;"	m	struct:USERROW_struct
USERROW32	iom4809.h	/^    register8_t USERROW32;  \/* User Row Byte 32 *\/$/;"	m	struct:USERROW_struct
USERROW33	iom4809.h	/^    register8_t USERROW33;  \/* User Row Byte 33 *\/$/;"	m	struct:USERROW_struct
USERROW34	iom4809.h	/^    register8_t USERROW34;  \/* User Row Byte 34 *\/$/;"	m	struct:USERROW_struct
USERROW35	iom4809.h	/^    register8_t USERROW35;  \/* User Row Byte 35 *\/$/;"	m	struct:USERROW_struct
USERROW36	iom4809.h	/^    register8_t USERROW36;  \/* User Row Byte 36 *\/$/;"	m	struct:USERROW_struct
USERROW37	iom4809.h	/^    register8_t USERROW37;  \/* User Row Byte 37 *\/$/;"	m	struct:USERROW_struct
USERROW38	iom4809.h	/^    register8_t USERROW38;  \/* User Row Byte 38 *\/$/;"	m	struct:USERROW_struct
USERROW39	iom4809.h	/^    register8_t USERROW39;  \/* User Row Byte 39 *\/$/;"	m	struct:USERROW_struct
USERROW4	iom4809.h	/^    register8_t USERROW4;  \/* User Row Byte 4 *\/$/;"	m	struct:USERROW_struct
USERROW40	iom4809.h	/^    register8_t USERROW40;  \/* User Row Byte 40 *\/$/;"	m	struct:USERROW_struct
USERROW41	iom4809.h	/^    register8_t USERROW41;  \/* User Row Byte 41 *\/$/;"	m	struct:USERROW_struct
USERROW42	iom4809.h	/^    register8_t USERROW42;  \/* User Row Byte 42 *\/$/;"	m	struct:USERROW_struct
USERROW43	iom4809.h	/^    register8_t USERROW43;  \/* User Row Byte 43 *\/$/;"	m	struct:USERROW_struct
USERROW44	iom4809.h	/^    register8_t USERROW44;  \/* User Row Byte 44 *\/$/;"	m	struct:USERROW_struct
USERROW45	iom4809.h	/^    register8_t USERROW45;  \/* User Row Byte 45 *\/$/;"	m	struct:USERROW_struct
USERROW46	iom4809.h	/^    register8_t USERROW46;  \/* User Row Byte 46 *\/$/;"	m	struct:USERROW_struct
USERROW47	iom4809.h	/^    register8_t USERROW47;  \/* User Row Byte 47 *\/$/;"	m	struct:USERROW_struct
USERROW48	iom4809.h	/^    register8_t USERROW48;  \/* User Row Byte 48 *\/$/;"	m	struct:USERROW_struct
USERROW49	iom4809.h	/^    register8_t USERROW49;  \/* User Row Byte 49 *\/$/;"	m	struct:USERROW_struct
USERROW5	iom4809.h	/^    register8_t USERROW5;  \/* User Row Byte 5 *\/$/;"	m	struct:USERROW_struct
USERROW50	iom4809.h	/^    register8_t USERROW50;  \/* User Row Byte 50 *\/$/;"	m	struct:USERROW_struct
USERROW51	iom4809.h	/^    register8_t USERROW51;  \/* User Row Byte 51 *\/$/;"	m	struct:USERROW_struct
USERROW52	iom4809.h	/^    register8_t USERROW52;  \/* User Row Byte 52 *\/$/;"	m	struct:USERROW_struct
USERROW53	iom4809.h	/^    register8_t USERROW53;  \/* User Row Byte 53 *\/$/;"	m	struct:USERROW_struct
USERROW54	iom4809.h	/^    register8_t USERROW54;  \/* User Row Byte 54 *\/$/;"	m	struct:USERROW_struct
USERROW55	iom4809.h	/^    register8_t USERROW55;  \/* User Row Byte 55 *\/$/;"	m	struct:USERROW_struct
USERROW56	iom4809.h	/^    register8_t USERROW56;  \/* User Row Byte 56 *\/$/;"	m	struct:USERROW_struct
USERROW57	iom4809.h	/^    register8_t USERROW57;  \/* User Row Byte 57 *\/$/;"	m	struct:USERROW_struct
USERROW58	iom4809.h	/^    register8_t USERROW58;  \/* User Row Byte 58 *\/$/;"	m	struct:USERROW_struct
USERROW59	iom4809.h	/^    register8_t USERROW59;  \/* User Row Byte 59 *\/$/;"	m	struct:USERROW_struct
USERROW6	iom4809.h	/^    register8_t USERROW6;  \/* User Row Byte 6 *\/$/;"	m	struct:USERROW_struct
USERROW60	iom4809.h	/^    register8_t USERROW60;  \/* User Row Byte 60 *\/$/;"	m	struct:USERROW_struct
USERROW61	iom4809.h	/^    register8_t USERROW61;  \/* User Row Byte 61 *\/$/;"	m	struct:USERROW_struct
USERROW62	iom4809.h	/^    register8_t USERROW62;  \/* User Row Byte 62 *\/$/;"	m	struct:USERROW_struct
USERROW63	iom4809.h	/^    register8_t USERROW63;  \/* User Row Byte 63 *\/$/;"	m	struct:USERROW_struct
USERROW7	iom4809.h	/^    register8_t USERROW7;  \/* User Row Byte 7 *\/$/;"	m	struct:USERROW_struct
USERROW8	iom4809.h	/^    register8_t USERROW8;  \/* User Row Byte 8 *\/$/;"	m	struct:USERROW_struct
USERROW9	iom4809.h	/^    register8_t USERROW9;  \/* User Row Byte 9 *\/$/;"	m	struct:USERROW_struct
USERROW_USERROW0	iom4809.h	2807;"	d
USERROW_USERROW1	iom4809.h	2808;"	d
USERROW_USERROW10	iom4809.h	2817;"	d
USERROW_USERROW11	iom4809.h	2818;"	d
USERROW_USERROW12	iom4809.h	2819;"	d
USERROW_USERROW13	iom4809.h	2820;"	d
USERROW_USERROW14	iom4809.h	2821;"	d
USERROW_USERROW15	iom4809.h	2822;"	d
USERROW_USERROW16	iom4809.h	2823;"	d
USERROW_USERROW17	iom4809.h	2824;"	d
USERROW_USERROW18	iom4809.h	2825;"	d
USERROW_USERROW19	iom4809.h	2826;"	d
USERROW_USERROW2	iom4809.h	2809;"	d
USERROW_USERROW20	iom4809.h	2827;"	d
USERROW_USERROW21	iom4809.h	2828;"	d
USERROW_USERROW22	iom4809.h	2829;"	d
USERROW_USERROW23	iom4809.h	2830;"	d
USERROW_USERROW24	iom4809.h	2831;"	d
USERROW_USERROW25	iom4809.h	2832;"	d
USERROW_USERROW26	iom4809.h	2833;"	d
USERROW_USERROW27	iom4809.h	2834;"	d
USERROW_USERROW28	iom4809.h	2835;"	d
USERROW_USERROW29	iom4809.h	2836;"	d
USERROW_USERROW3	iom4809.h	2810;"	d
USERROW_USERROW30	iom4809.h	2837;"	d
USERROW_USERROW31	iom4809.h	2838;"	d
USERROW_USERROW32	iom4809.h	2839;"	d
USERROW_USERROW33	iom4809.h	2840;"	d
USERROW_USERROW34	iom4809.h	2841;"	d
USERROW_USERROW35	iom4809.h	2842;"	d
USERROW_USERROW36	iom4809.h	2843;"	d
USERROW_USERROW37	iom4809.h	2844;"	d
USERROW_USERROW38	iom4809.h	2845;"	d
USERROW_USERROW39	iom4809.h	2846;"	d
USERROW_USERROW4	iom4809.h	2811;"	d
USERROW_USERROW40	iom4809.h	2847;"	d
USERROW_USERROW41	iom4809.h	2848;"	d
USERROW_USERROW42	iom4809.h	2849;"	d
USERROW_USERROW43	iom4809.h	2850;"	d
USERROW_USERROW44	iom4809.h	2851;"	d
USERROW_USERROW45	iom4809.h	2852;"	d
USERROW_USERROW46	iom4809.h	2853;"	d
USERROW_USERROW47	iom4809.h	2854;"	d
USERROW_USERROW48	iom4809.h	2855;"	d
USERROW_USERROW49	iom4809.h	2856;"	d
USERROW_USERROW5	iom4809.h	2812;"	d
USERROW_USERROW50	iom4809.h	2857;"	d
USERROW_USERROW51	iom4809.h	2858;"	d
USERROW_USERROW52	iom4809.h	2859;"	d
USERROW_USERROW53	iom4809.h	2860;"	d
USERROW_USERROW54	iom4809.h	2861;"	d
USERROW_USERROW55	iom4809.h	2862;"	d
USERROW_USERROW56	iom4809.h	2863;"	d
USERROW_USERROW57	iom4809.h	2864;"	d
USERROW_USERROW58	iom4809.h	2865;"	d
USERROW_USERROW59	iom4809.h	2866;"	d
USERROW_USERROW6	iom4809.h	2813;"	d
USERROW_USERROW60	iom4809.h	2867;"	d
USERROW_USERROW61	iom4809.h	2868;"	d
USERROW_USERROW62	iom4809.h	2869;"	d
USERROW_USERROW63	iom4809.h	2870;"	d
USERROW_USERROW7	iom4809.h	2814;"	d
USERROW_USERROW8	iom4809.h	2815;"	d
USERROW_USERROW9	iom4809.h	2816;"	d
USERROW_struct	iom4809.h	/^typedef struct USERROW_struct$/;"	s
USERROW_t	iom4809.h	/^} USERROW_t;$/;"	t	typeref:struct:USERROW_struct
USERTCA0	iom4809.h	/^    register8_t USERTCA0;  \/* User TCA0 *\/$/;"	m	struct:EVSYS_struct
USERTCB0	iom4809.h	/^    register8_t USERTCB0;  \/* User TCB0 *\/$/;"	m	struct:EVSYS_struct
USERTCB1	iom4809.h	/^    register8_t USERTCB1;  \/* User TCB1 *\/$/;"	m	struct:EVSYS_struct
USERTCB2	iom4809.h	/^    register8_t USERTCB2;  \/* User TCB2 *\/$/;"	m	struct:EVSYS_struct
USERTCB3	iom4809.h	/^    register8_t USERTCB3;  \/* User TCB3 *\/$/;"	m	struct:EVSYS_struct
USERUSART0	iom4809.h	/^    register8_t USERUSART0;  \/* User USART0 *\/$/;"	m	struct:EVSYS_struct
USERUSART1	iom4809.h	/^    register8_t USERUSART1;  \/* User USART1 *\/$/;"	m	struct:EVSYS_struct
USERUSART2	iom4809.h	/^    register8_t USERUSART2;  \/* User USART2 *\/$/;"	m	struct:EVSYS_struct
USERUSART3	iom4809.h	/^    register8_t USERUSART3;  \/* User USART3 *\/$/;"	m	struct:EVSYS_struct
USER_SIGNATURES_END	iom4809.h	5206;"	d
USER_SIGNATURES_PAGE_SIZE	iom4809.h	5200;"	d
USER_SIGNATURES_PAGE_SIZE	iom4809.h	5204;"	d
USER_SIGNATURES_SIZE	iom4809.h	5199;"	d
USER_SIGNATURES_SIZE	iom4809.h	5203;"	d
USER_SIGNATURES_START	iom4809.h	5198;"	d
USER_SIGNATURES_START	iom4809.h	5202;"	d
VLMCTRLA	iom4809.h	/^    register8_t VLMCTRLA;  \/* Voltage level monitor Control *\/$/;"	m	struct:BOD_struct
VPORTA	iom4809.h	2099;"	d
VPORTA_DIR	iom4809.h	2150;"	d
VPORTA_IN	iom4809.h	2152;"	d
VPORTA_INTFLAGS	iom4809.h	2153;"	d
VPORTA_OUT	iom4809.h	2151;"	d
VPORTB	iom4809.h	2100;"	d
VPORTB_DIR	iom4809.h	2157;"	d
VPORTB_IN	iom4809.h	2159;"	d
VPORTB_INTFLAGS	iom4809.h	2160;"	d
VPORTB_OUT	iom4809.h	2158;"	d
VPORTC	iom4809.h	2101;"	d
VPORTC_DIR	iom4809.h	2164;"	d
VPORTC_IN	iom4809.h	2166;"	d
VPORTC_INTFLAGS	iom4809.h	2167;"	d
VPORTC_OUT	iom4809.h	2165;"	d
VPORTD	iom4809.h	2102;"	d
VPORTD_DIR	iom4809.h	2171;"	d
VPORTD_IN	iom4809.h	2173;"	d
VPORTD_INTFLAGS	iom4809.h	2174;"	d
VPORTD_OUT	iom4809.h	2172;"	d
VPORTE	iom4809.h	2103;"	d
VPORTE_DIR	iom4809.h	2178;"	d
VPORTE_IN	iom4809.h	2180;"	d
VPORTE_INTFLAGS	iom4809.h	2181;"	d
VPORTE_OUT	iom4809.h	2179;"	d
VPORTF	iom4809.h	2104;"	d
VPORTF_DIR	iom4809.h	2185;"	d
VPORTF_IN	iom4809.h	2187;"	d
VPORTF_INTFLAGS	iom4809.h	2188;"	d
VPORTF_OUT	iom4809.h	2186;"	d
VPORT_INT0_bm	iom4809.h	4859;"	d
VPORT_INT0_bp	iom4809.h	4860;"	d
VPORT_INT1_bm	iom4809.h	4861;"	d
VPORT_INT1_bp	iom4809.h	4862;"	d
VPORT_INT2_bm	iom4809.h	4863;"	d
VPORT_INT2_bp	iom4809.h	4864;"	d
VPORT_INT3_bm	iom4809.h	4865;"	d
VPORT_INT3_bp	iom4809.h	4866;"	d
VPORT_INT4_bm	iom4809.h	4867;"	d
VPORT_INT4_bp	iom4809.h	4868;"	d
VPORT_INT5_bm	iom4809.h	4869;"	d
VPORT_INT5_bp	iom4809.h	4870;"	d
VPORT_INT6_bm	iom4809.h	4871;"	d
VPORT_INT6_bp	iom4809.h	4872;"	d
VPORT_INT7_bm	iom4809.h	4873;"	d
VPORT_INT7_bp	iom4809.h	4874;"	d
VPORT_INT_gm	iom4809.h	4857;"	d
VPORT_INT_gp	iom4809.h	4858;"	d
VPORT_struct	iom4809.h	/^typedef struct VPORT_struct$/;"	s
VPORT_t	iom4809.h	/^} VPORT_t;$/;"	t	typeref:struct:VPORT_struct
VREF	iom4809.h	2109;"	d
VREF_AC0REFEN_bm	iom4809.h	4896;"	d
VREF_AC0REFEN_bp	iom4809.h	4897;"	d
VREF_AC0REFSEL0_bm	iom4809.h	4880;"	d
VREF_AC0REFSEL0_bp	iom4809.h	4881;"	d
VREF_AC0REFSEL1_bm	iom4809.h	4882;"	d
VREF_AC0REFSEL1_bp	iom4809.h	4883;"	d
VREF_AC0REFSEL2_bm	iom4809.h	4884;"	d
VREF_AC0REFSEL2_bp	iom4809.h	4885;"	d
VREF_AC0REFSEL_0V55_gc	iom4809.h	/^    VREF_AC0REFSEL_0V55_gc = (0x00<<0),  \/* Voltage reference at 0.55V *\/$/;"	e	enum:VREF_AC0REFSEL_enum
VREF_AC0REFSEL_1V1_gc	iom4809.h	/^    VREF_AC0REFSEL_1V1_gc = (0x01<<0),  \/* Voltage reference at 1.1V *\/$/;"	e	enum:VREF_AC0REFSEL_enum
VREF_AC0REFSEL_1V5_gc	iom4809.h	/^    VREF_AC0REFSEL_1V5_gc = (0x04<<0),  \/* Voltage reference at 1.5V *\/$/;"	e	enum:VREF_AC0REFSEL_enum
VREF_AC0REFSEL_2V5_gc	iom4809.h	/^    VREF_AC0REFSEL_2V5_gc = (0x02<<0),  \/* Voltage reference at 2.5V *\/$/;"	e	enum:VREF_AC0REFSEL_enum
VREF_AC0REFSEL_4V34_gc	iom4809.h	/^    VREF_AC0REFSEL_4V34_gc = (0x03<<0),  \/* Voltage reference at 4.34V *\/$/;"	e	enum:VREF_AC0REFSEL_enum
VREF_AC0REFSEL_AVDD_gc	iom4809.h	/^    VREF_AC0REFSEL_AVDD_gc = (0x07<<0),  \/* AVDD *\/$/;"	e	enum:VREF_AC0REFSEL_enum
VREF_AC0REFSEL_enum	iom4809.h	/^typedef enum VREF_AC0REFSEL_enum$/;"	g
VREF_AC0REFSEL_gm	iom4809.h	4878;"	d
VREF_AC0REFSEL_gp	iom4809.h	4879;"	d
VREF_AC0REFSEL_t	iom4809.h	/^} VREF_AC0REFSEL_t;$/;"	t	typeref:enum:VREF_AC0REFSEL_enum
VREF_ADC0REFEN_bm	iom4809.h	4898;"	d
VREF_ADC0REFEN_bp	iom4809.h	4899;"	d
VREF_ADC0REFSEL0_bm	iom4809.h	4888;"	d
VREF_ADC0REFSEL0_bp	iom4809.h	4889;"	d
VREF_ADC0REFSEL1_bm	iom4809.h	4890;"	d
VREF_ADC0REFSEL1_bp	iom4809.h	4891;"	d
VREF_ADC0REFSEL2_bm	iom4809.h	4892;"	d
VREF_ADC0REFSEL2_bp	iom4809.h	4893;"	d
VREF_ADC0REFSEL_0V55_gc	iom4809.h	/^    VREF_ADC0REFSEL_0V55_gc = (0x00<<4),  \/* Voltage reference at 0.55V *\/$/;"	e	enum:VREF_ADC0REFSEL_enum
VREF_ADC0REFSEL_1V1_gc	iom4809.h	/^    VREF_ADC0REFSEL_1V1_gc = (0x01<<4),  \/* Voltage reference at 1.1V *\/$/;"	e	enum:VREF_ADC0REFSEL_enum
VREF_ADC0REFSEL_1V5_gc	iom4809.h	/^    VREF_ADC0REFSEL_1V5_gc = (0x04<<4),  \/* Voltage reference at 1.5V *\/$/;"	e	enum:VREF_ADC0REFSEL_enum
VREF_ADC0REFSEL_2V5_gc	iom4809.h	/^    VREF_ADC0REFSEL_2V5_gc = (0x02<<4),  \/* Voltage reference at 2.5V *\/$/;"	e	enum:VREF_ADC0REFSEL_enum
VREF_ADC0REFSEL_4V34_gc	iom4809.h	/^    VREF_ADC0REFSEL_4V34_gc = (0x03<<4),  \/* Voltage reference at 4.34V *\/$/;"	e	enum:VREF_ADC0REFSEL_enum
VREF_ADC0REFSEL_enum	iom4809.h	/^typedef enum VREF_ADC0REFSEL_enum$/;"	g
VREF_ADC0REFSEL_gm	iom4809.h	4886;"	d
VREF_ADC0REFSEL_gp	iom4809.h	4887;"	d
VREF_ADC0REFSEL_t	iom4809.h	/^} VREF_ADC0REFSEL_t;$/;"	t	typeref:enum:VREF_ADC0REFSEL_enum
VREF_CTRLA	iom4809.h	2243;"	d
VREF_CTRLB	iom4809.h	2244;"	d
VREF_struct	iom4809.h	/^typedef struct VREF_struct$/;"	s
VREF_t	iom4809.h	/^} VREF_t;$/;"	t	typeref:struct:VREF_struct
WDT	iom4809.h	2110;"	d
WDTCFG	iom4809.h	/^    register8_t WDTCFG;  \/* Watchdog Configuration *\/$/;"	m	struct:FUSE_struct
WDT_CTRLA	iom4809.h	2248;"	d
WDT_LOCK_bm	iom4809.h	4927;"	d
WDT_LOCK_bp	iom4809.h	4928;"	d
WDT_PERIOD0_bm	iom4809.h	4905;"	d
WDT_PERIOD0_bp	iom4809.h	4906;"	d
WDT_PERIOD1_bm	iom4809.h	4907;"	d
WDT_PERIOD1_bp	iom4809.h	4908;"	d
WDT_PERIOD2_bm	iom4809.h	4909;"	d
WDT_PERIOD2_bp	iom4809.h	4910;"	d
WDT_PERIOD3_bm	iom4809.h	4911;"	d
WDT_PERIOD3_bp	iom4809.h	4912;"	d
WDT_PERIOD_128CLK_gc	iom4809.h	/^    WDT_PERIOD_128CLK_gc = (0x05<<0),  \/* 128 cycles (0.128s) *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_16CLK_gc	iom4809.h	/^    WDT_PERIOD_16CLK_gc = (0x02<<0),  \/* 16 cycles (16ms) *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_1KCLK_gc	iom4809.h	/^    WDT_PERIOD_1KCLK_gc = (0x08<<0),  \/* 1K cycles (1.0s) *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_256CLK_gc	iom4809.h	/^    WDT_PERIOD_256CLK_gc = (0x06<<0),  \/* 256 cycles (0.256s) *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_2KCLK_gc	iom4809.h	/^    WDT_PERIOD_2KCLK_gc = (0x09<<0),  \/* 2K cycles (2.0s) *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_32CLK_gc	iom4809.h	/^    WDT_PERIOD_32CLK_gc = (0x03<<0),  \/* 32 cycles (32ms) *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_4KCLK_gc	iom4809.h	/^    WDT_PERIOD_4KCLK_gc = (0x0A<<0),  \/* 4K cycles (4.1s) *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_512CLK_gc	iom4809.h	/^    WDT_PERIOD_512CLK_gc = (0x07<<0),  \/* 512 cycles (0.512s) *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_64CLK_gc	iom4809.h	/^    WDT_PERIOD_64CLK_gc = (0x04<<0),  \/* 64 cycles (64ms) *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_8CLK_gc	iom4809.h	/^    WDT_PERIOD_8CLK_gc = (0x01<<0),  \/* 8 cycles (8ms) *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_8KCLK_gc	iom4809.h	/^    WDT_PERIOD_8KCLK_gc = (0x0B<<0),  \/* 8K cycles (8.2s) *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_OFF_gc	iom4809.h	/^    WDT_PERIOD_OFF_gc = (0x00<<0),  \/* Off *\/$/;"	e	enum:WDT_PERIOD_enum
WDT_PERIOD_enum	iom4809.h	/^typedef enum WDT_PERIOD_enum$/;"	g
WDT_PERIOD_gm	iom4809.h	4903;"	d
WDT_PERIOD_gp	iom4809.h	4904;"	d
WDT_PERIOD_t	iom4809.h	/^} WDT_PERIOD_t;$/;"	t	typeref:enum:WDT_PERIOD_enum
WDT_STATUS	iom4809.h	2249;"	d
WDT_SYNCBUSY_bm	iom4809.h	4925;"	d
WDT_SYNCBUSY_bp	iom4809.h	4926;"	d
WDT_WINDOW0_bm	iom4809.h	4915;"	d
WDT_WINDOW0_bp	iom4809.h	4916;"	d
WDT_WINDOW1_bm	iom4809.h	4917;"	d
WDT_WINDOW1_bp	iom4809.h	4918;"	d
WDT_WINDOW2_bm	iom4809.h	4919;"	d
WDT_WINDOW2_bp	iom4809.h	4920;"	d
WDT_WINDOW3_bm	iom4809.h	4921;"	d
WDT_WINDOW3_bp	iom4809.h	4922;"	d
WDT_WINDOW_128CLK_gc	iom4809.h	/^    WDT_WINDOW_128CLK_gc = (0x05<<4),  \/* 128 cycles (0.128s) *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_16CLK_gc	iom4809.h	/^    WDT_WINDOW_16CLK_gc = (0x02<<4),  \/* 16 cycles (16ms) *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_1KCLK_gc	iom4809.h	/^    WDT_WINDOW_1KCLK_gc = (0x08<<4),  \/* 1K cycles (1.0s) *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_256CLK_gc	iom4809.h	/^    WDT_WINDOW_256CLK_gc = (0x06<<4),  \/* 256 cycles (0.256s) *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_2KCLK_gc	iom4809.h	/^    WDT_WINDOW_2KCLK_gc = (0x09<<4),  \/* 2K cycles (2.0s) *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_32CLK_gc	iom4809.h	/^    WDT_WINDOW_32CLK_gc = (0x03<<4),  \/* 32 cycles (32ms) *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_4KCLK_gc	iom4809.h	/^    WDT_WINDOW_4KCLK_gc = (0x0A<<4),  \/* 4K cycles (4.1s) *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_512CLK_gc	iom4809.h	/^    WDT_WINDOW_512CLK_gc = (0x07<<4),  \/* 512 cycles (0.512s) *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_64CLK_gc	iom4809.h	/^    WDT_WINDOW_64CLK_gc = (0x04<<4),  \/* 64 cycles (64ms) *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_8CLK_gc	iom4809.h	/^    WDT_WINDOW_8CLK_gc = (0x01<<4),  \/* 8 cycles (8ms) *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_8KCLK_gc	iom4809.h	/^    WDT_WINDOW_8KCLK_gc = (0x0B<<4),  \/* 8K cycles (8.2s) *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_OFF_gc	iom4809.h	/^    WDT_WINDOW_OFF_gc = (0x00<<4),  \/* Off *\/$/;"	e	enum:WDT_WINDOW_enum
WDT_WINDOW_enum	iom4809.h	/^typedef enum WDT_WINDOW_enum$/;"	g
WDT_WINDOW_gm	iom4809.h	4913;"	d
WDT_WINDOW_gp	iom4809.h	4914;"	d
WDT_WINDOW_t	iom4809.h	/^} WDT_WINDOW_t;$/;"	t	typeref:enum:WDT_WINDOW_enum
WDT_struct	iom4809.h	/^typedef struct WDT_struct$/;"	s
WDT_t	iom4809.h	/^} WDT_t;$/;"	t	typeref:struct:WDT_struct
WINDOW_128CLK_gc	iom4809.h	/^    WINDOW_128CLK_gc = (0x05<<4),  \/* 128 cycles (0.128s) *\/$/;"	e	enum:WINDOW_enum
WINDOW_16CLK_gc	iom4809.h	/^    WINDOW_16CLK_gc = (0x02<<4),  \/* 16 cycles (16ms) *\/$/;"	e	enum:WINDOW_enum
WINDOW_1KCLK_gc	iom4809.h	/^    WINDOW_1KCLK_gc = (0x08<<4),  \/* 1K cycles (1.0s) *\/$/;"	e	enum:WINDOW_enum
WINDOW_256CLK_gc	iom4809.h	/^    WINDOW_256CLK_gc = (0x06<<4),  \/* 256 cycles (0.256s) *\/$/;"	e	enum:WINDOW_enum
WINDOW_2KCLK_gc	iom4809.h	/^    WINDOW_2KCLK_gc = (0x09<<4),  \/* 2K cycles (2.0s) *\/$/;"	e	enum:WINDOW_enum
WINDOW_32CLK_gc	iom4809.h	/^    WINDOW_32CLK_gc = (0x03<<4),  \/* 32 cycles (32ms) *\/$/;"	e	enum:WINDOW_enum
WINDOW_4KCLK_gc	iom4809.h	/^    WINDOW_4KCLK_gc = (0x0A<<4),  \/* 4K cycles (4.1s) *\/$/;"	e	enum:WINDOW_enum
WINDOW_512CLK_gc	iom4809.h	/^    WINDOW_512CLK_gc = (0x07<<4),  \/* 512 cycles (0.512s) *\/$/;"	e	enum:WINDOW_enum
WINDOW_64CLK_gc	iom4809.h	/^    WINDOW_64CLK_gc = (0x04<<4),  \/* 64 cycles (64ms) *\/$/;"	e	enum:WINDOW_enum
WINDOW_8CLK_gc	iom4809.h	/^    WINDOW_8CLK_gc = (0x01<<4),  \/* 8 cycles (8ms) *\/$/;"	e	enum:WINDOW_enum
WINDOW_8KCLK_gc	iom4809.h	/^    WINDOW_8KCLK_gc = (0x0B<<4),  \/* 8K cycles (8.2s) *\/$/;"	e	enum:WINDOW_enum
WINDOW_OFF_gc	iom4809.h	/^    WINDOW_OFF_gc = (0x00<<4),  \/* Off *\/$/;"	e	enum:WINDOW_enum
WINDOW_enum	iom4809.h	/^typedef enum WINDOW_enum$/;"	g
WINDOW_t	iom4809.h	/^} WINDOW_t;$/;"	t	typeref:enum:WINDOW_enum
XOSC32KCTRLA	iom4809.h	/^    register8_t XOSC32KCTRLA;  \/* XOSC32K Control A *\/$/;"	m	struct:CLKCTRL_struct
_AVR_ATMEGA4809_H_INCLUDED	iom4809.h	31;"	d
_AVR_IOXXX_H_	iom4809.h	25;"	d
_DWORDREGISTER	iom4809.h	75;"	d
_DWORDREGISTER	iom4809.h	77;"	d
_VECTORS_SIZE	iom4809.h	5089;"	d
_VECTOR_SIZE	iom4809.h	5088;"	d
_WORDREGISTER	iom4809.h	61;"	d
_WORDREGISTER	iom4809.h	63;"	d
__LOCK_BITS_EXIST	iom4809.h	5299;"	d
register16_t	iom4809.h	/^typedef volatile uint16_t register16_t;$/;"	t
register32_t	iom4809.h	/^typedef volatile uint32_t register32_t;$/;"	t
register8_t	iom4809.h	/^typedef volatile uint8_t register8_t;$/;"	t
reserved_0x00	iom4809.h	/^    register8_t reserved_0x00;$/;"	m	struct:SYSCFG_struct
reserved_0x01	iom4809.h	/^    register8_t reserved_0x01;$/;"	m	struct:AC_struct
reserved_0x01	iom4809.h	/^    register8_t reserved_0x01;$/;"	m	struct:EVSYS_struct
reserved_0x01	iom4809.h	/^    register8_t reserved_0x01;$/;"	m	struct:LOCKBIT_struct
reserved_0x01	iom4809.h	/^    register8_t reserved_0x01;$/;"	m	struct:SLPCTRL_struct
reserved_0x02	iom4809.h	/^    register8_t reserved_0x02;$/;"	m	struct:BOD_struct
reserved_0x02	iom4809.h	/^    register8_t reserved_0x02;$/;"	m	struct:EVSYS_struct
reserved_0x02	iom4809.h	/^    register8_t reserved_0x02;$/;"	m	struct:RSTCTRL_struct
reserved_0x02	iom4809.h	/^    register8_t reserved_0x02;$/;"	m	struct:TCB_struct
reserved_0x03	iom4809.h	/^    register8_t reserved_0x03;$/;"	m	struct:AC_struct
reserved_0x03	iom4809.h	/^    register8_t reserved_0x03;$/;"	m	struct:BOD_struct
reserved_0x03	iom4809.h	/^    register8_t reserved_0x03;$/;"	m	struct:CCL_struct
reserved_0x03	iom4809.h	/^    register8_t reserved_0x03;$/;"	m	struct:CRCSCAN_struct
reserved_0x03	iom4809.h	/^    register8_t reserved_0x03;$/;"	m	struct:EVSYS_struct
reserved_0x03	iom4809.h	/^    register8_t reserved_0x03;$/;"	m	struct:FUSE_struct
reserved_0x03	iom4809.h	/^    register8_t reserved_0x03;$/;"	m	struct:RSTCTRL_struct
reserved_0x03	iom4809.h	/^    register8_t reserved_0x03;$/;"	m	struct:SYSCFG_struct
reserved_0x03	iom4809.h	/^    register8_t reserved_0x03;$/;"	m	struct:TCB_struct
reserved_0x04	iom4809.h	/^    register8_t reserved_0x04;$/;"	m	struct:BOD_struct
reserved_0x04	iom4809.h	/^    register8_t reserved_0x04;$/;"	m	struct:CCL_struct
reserved_0x04	iom4809.h	/^    register8_t reserved_0x04;$/;"	m	struct:CLKCTRL_struct
reserved_0x04	iom4809.h	/^    register8_t reserved_0x04;$/;"	m	struct:EVSYS_struct
reserved_0x04	iom4809.h	/^    register8_t reserved_0x04;$/;"	m	struct:FUSE_struct
reserved_0x04	iom4809.h	/^    register8_t reserved_0x04;$/;"	m	struct:SYSCFG_struct
reserved_0x05	iom4809.h	/^    register8_t reserved_0x05;$/;"	m	struct:AC_struct
reserved_0x05	iom4809.h	/^    register8_t reserved_0x05;$/;"	m	struct:BOD_struct
reserved_0x05	iom4809.h	/^    register8_t reserved_0x05;$/;"	m	struct:CLKCTRL_struct
reserved_0x05	iom4809.h	/^    register8_t reserved_0x05;$/;"	m	struct:EVSYS_struct
reserved_0x05	iom4809.h	/^    register8_t reserved_0x05;$/;"	m	struct:NVMCTRL_struct
reserved_0x05	iom4809.h	/^    register8_t reserved_0x05;$/;"	m	struct:SPI_struct
reserved_0x05	iom4809.h	/^    register8_t reserved_0x05;$/;"	m	struct:SYSCFG_struct
reserved_0x06	iom4809.h	/^    register8_t reserved_0x06;$/;"	m	struct:BOD_struct
reserved_0x06	iom4809.h	/^    register8_t reserved_0x06;$/;"	m	struct:CCL_struct
reserved_0x06	iom4809.h	/^    register8_t reserved_0x06;$/;"	m	struct:CLKCTRL_struct
reserved_0x06	iom4809.h	/^    register8_t reserved_0x06;$/;"	m	struct:EVSYS_struct
reserved_0x06	iom4809.h	/^    register8_t reserved_0x06;$/;"	m	struct:PORTMUX_struct
reserved_0x06	iom4809.h	/^    register8_t reserved_0x06;$/;"	m	struct:SPI_struct
reserved_0x06	iom4809.h	/^    register8_t reserved_0x06;$/;"	m	struct:SYSCFG_struct
reserved_0x06	iom4809.h	/^    register8_t reserved_0x06;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x07	iom4809.h	/^    register8_t reserved_0x07;$/;"	m	struct:ADC_struct
reserved_0x07	iom4809.h	/^    register8_t reserved_0x07;$/;"	m	struct:BOD_struct
reserved_0x07	iom4809.h	/^    register8_t reserved_0x07;$/;"	m	struct:CLKCTRL_struct
reserved_0x07	iom4809.h	/^    register8_t reserved_0x07;$/;"	m	struct:EVSYS_struct
reserved_0x07	iom4809.h	/^    register8_t reserved_0x07;$/;"	m	struct:PORTMUX_struct
reserved_0x07	iom4809.h	/^    register8_t reserved_0x07;$/;"	m	struct:SPI_struct
reserved_0x07	iom4809.h	/^    register8_t reserved_0x07;$/;"	m	struct:SYSCFG_struct
reserved_0x07	iom4809.h	/^    register8_t reserved_0x07;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x08	iom4809.h	/^    register8_t reserved_0x08;$/;"	m	struct:CLKCTRL_struct
reserved_0x08	iom4809.h	/^    register8_t reserved_0x08;$/;"	m	struct:EVSYS_struct
reserved_0x08	iom4809.h	/^    register8_t reserved_0x08;$/;"	m	struct:PORTMUX_struct
reserved_0x08	iom4809.h	/^    register8_t reserved_0x08;$/;"	m	struct:SYSCFG_struct
reserved_0x08	iom4809.h	/^    register8_t reserved_0x08;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x08	iom4809.h	/^    register8_t reserved_0x08;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x09	iom4809.h	/^    register8_t reserved_0x09;$/;"	m	struct:CLKCTRL_struct
reserved_0x09	iom4809.h	/^    register8_t reserved_0x09;$/;"	m	struct:EVSYS_struct
reserved_0x09	iom4809.h	/^    register8_t reserved_0x09;$/;"	m	struct:PORTMUX_struct
reserved_0x09	iom4809.h	/^    register8_t reserved_0x09;$/;"	m	struct:SYSCFG_struct
reserved_0x09	iom4809.h	/^    register8_t reserved_0x09;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x0A	iom4809.h	/^    register8_t reserved_0x0A;$/;"	m	struct:CLKCTRL_struct
reserved_0x0A	iom4809.h	/^    register8_t reserved_0x0A;$/;"	m	struct:EVSYS_struct
reserved_0x0A	iom4809.h	/^    register8_t reserved_0x0A;$/;"	m	struct:NVMCTRL_struct
reserved_0x0A	iom4809.h	/^    register8_t reserved_0x0A;$/;"	m	struct:PORTMUX_struct
reserved_0x0A	iom4809.h	/^    register8_t reserved_0x0A;$/;"	m	struct:SYSCFG_struct
reserved_0x0B	iom4809.h	/^    register8_t reserved_0x0B;$/;"	m	struct:CLKCTRL_struct
reserved_0x0B	iom4809.h	/^    register8_t reserved_0x0B;$/;"	m	struct:EVSYS_struct
reserved_0x0B	iom4809.h	/^    register8_t reserved_0x0B;$/;"	m	struct:NVMCTRL_struct
reserved_0x0B	iom4809.h	/^    register8_t reserved_0x0B;$/;"	m	struct:PORTMUX_struct
reserved_0x0B	iom4809.h	/^    register8_t reserved_0x0B;$/;"	m	struct:PORT_struct
reserved_0x0B	iom4809.h	/^    register8_t reserved_0x0B;$/;"	m	struct:SYSCFG_struct
reserved_0x0C	iom4809.h	/^    register8_t reserved_0x0C;$/;"	m	struct:BOD_struct
reserved_0x0C	iom4809.h	/^    register8_t reserved_0x0C;$/;"	m	struct:CLKCTRL_struct
reserved_0x0C	iom4809.h	/^    register8_t reserved_0x0C;$/;"	m	struct:EVSYS_struct
reserved_0x0C	iom4809.h	/^    register8_t reserved_0x0C;$/;"	m	struct:NVMCTRL_struct
reserved_0x0C	iom4809.h	/^    register8_t reserved_0x0C;$/;"	m	struct:PORTMUX_struct
reserved_0x0C	iom4809.h	/^    register8_t reserved_0x0C;$/;"	m	struct:PORT_struct
reserved_0x0C	iom4809.h	/^    register8_t reserved_0x0C;$/;"	m	struct:SYSCFG_struct
reserved_0x0C	iom4809.h	/^    register8_t reserved_0x0C;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x0C	iom4809.h	/^    register8_t reserved_0x0C;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x0D	iom4809.h	/^    register8_t reserved_0x0D;$/;"	m	struct:BOD_struct
reserved_0x0D	iom4809.h	/^    register8_t reserved_0x0D;$/;"	m	struct:CLKCTRL_struct
reserved_0x0D	iom4809.h	/^    register8_t reserved_0x0D;$/;"	m	struct:EVSYS_struct
reserved_0x0D	iom4809.h	/^    register8_t reserved_0x0D;$/;"	m	struct:NVMCTRL_struct
reserved_0x0D	iom4809.h	/^    register8_t reserved_0x0D;$/;"	m	struct:PORTMUX_struct
reserved_0x0D	iom4809.h	/^    register8_t reserved_0x0D;$/;"	m	struct:PORT_struct
reserved_0x0D	iom4809.h	/^    register8_t reserved_0x0D;$/;"	m	struct:SIGROW_struct
reserved_0x0D	iom4809.h	/^    register8_t reserved_0x0D;$/;"	m	struct:SYSCFG_struct
reserved_0x0D	iom4809.h	/^    register8_t reserved_0x0D;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x0D	iom4809.h	/^    register8_t reserved_0x0D;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x0E	iom4809.h	/^    register8_t reserved_0x0E;$/;"	m	struct:ADC_struct
reserved_0x0E	iom4809.h	/^    register8_t reserved_0x0E;$/;"	m	struct:BOD_struct
reserved_0x0E	iom4809.h	/^    register8_t reserved_0x0E;$/;"	m	struct:CLKCTRL_struct
reserved_0x0E	iom4809.h	/^    register8_t reserved_0x0E;$/;"	m	struct:EVSYS_struct
reserved_0x0E	iom4809.h	/^    register8_t reserved_0x0E;$/;"	m	struct:NVMCTRL_struct
reserved_0x0E	iom4809.h	/^    register8_t reserved_0x0E;$/;"	m	struct:PORTMUX_struct
reserved_0x0E	iom4809.h	/^    register8_t reserved_0x0E;$/;"	m	struct:PORT_struct
reserved_0x0E	iom4809.h	/^    register8_t reserved_0x0E;$/;"	m	struct:RTC_struct
reserved_0x0E	iom4809.h	/^    register8_t reserved_0x0E;$/;"	m	struct:SIGROW_struct
reserved_0x0E	iom4809.h	/^    register8_t reserved_0x0E;$/;"	m	struct:SYSCFG_struct
reserved_0x0E	iom4809.h	/^    register8_t reserved_0x0E;$/;"	m	struct:TCB_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:ADC_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:BOD_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:CLKCTRL_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:EVSYS_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:NVMCTRL_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:PORTMUX_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:PORT_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:RTC_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:SIGROW_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:SYSCFG_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:TCB_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:TWI_struct
reserved_0x0F	iom4809.h	/^    register8_t reserved_0x0F;$/;"	m	struct:USART_struct
reserved_0x10	iom4809.h	/^    register8_t reserved_0x10;$/;"	m	struct:SIGROW_struct
reserved_0x10	iom4809.h	/^    register8_t reserved_0x10;$/;"	m	struct:SYSCFG_struct
reserved_0x10	iom4809.h	/^    register8_t reserved_0x10;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x10	iom4809.h	/^    register8_t reserved_0x10;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x11	iom4809.h	/^    register8_t reserved_0x11;$/;"	m	struct:SIGROW_struct
reserved_0x11	iom4809.h	/^    register8_t reserved_0x11;$/;"	m	struct:SYSCFG_struct
reserved_0x11	iom4809.h	/^    register8_t reserved_0x11;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x11	iom4809.h	/^    register8_t reserved_0x11;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x12	iom4809.h	/^    register8_t reserved_0x12;$/;"	m	struct:SIGROW_struct
reserved_0x12	iom4809.h	/^    register8_t reserved_0x12;$/;"	m	struct:SYSCFG_struct
reserved_0x12	iom4809.h	/^    register8_t reserved_0x12;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x12	iom4809.h	/^    register8_t reserved_0x12;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x13	iom4809.h	/^    register8_t reserved_0x13;$/;"	m	struct:CLKCTRL_struct
reserved_0x13	iom4809.h	/^    register8_t reserved_0x13;$/;"	m	struct:SIGROW_struct
reserved_0x13	iom4809.h	/^    register8_t reserved_0x13;$/;"	m	struct:SYSCFG_struct
reserved_0x13	iom4809.h	/^    register8_t reserved_0x13;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x13	iom4809.h	/^    register8_t reserved_0x13;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x14	iom4809.h	/^    register8_t reserved_0x14;$/;"	m	struct:CLKCTRL_struct
reserved_0x14	iom4809.h	/^    register8_t reserved_0x14;$/;"	m	struct:RTC_struct
reserved_0x14	iom4809.h	/^    register8_t reserved_0x14;$/;"	m	struct:SYSCFG_struct
reserved_0x14	iom4809.h	/^    register8_t reserved_0x14;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x14	iom4809.h	/^    register8_t reserved_0x14;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x15	iom4809.h	/^    register8_t reserved_0x15;$/;"	m	struct:CLKCTRL_struct
reserved_0x15	iom4809.h	/^    register8_t reserved_0x15;$/;"	m	struct:SIGROW_struct
reserved_0x15	iom4809.h	/^    register8_t reserved_0x15;$/;"	m	struct:SYSCFG_struct
reserved_0x15	iom4809.h	/^    register8_t reserved_0x15;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x15	iom4809.h	/^    register8_t reserved_0x15;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x16	iom4809.h	/^    register8_t reserved_0x16;$/;"	m	struct:CLKCTRL_struct
reserved_0x16	iom4809.h	/^    register8_t reserved_0x16;$/;"	m	struct:RTC_struct
reserved_0x16	iom4809.h	/^    register8_t reserved_0x16;$/;"	m	struct:SIGROW_struct
reserved_0x16	iom4809.h	/^    register8_t reserved_0x16;$/;"	m	struct:SYSCFG_struct
reserved_0x16	iom4809.h	/^    register8_t reserved_0x16;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x16	iom4809.h	/^    register8_t reserved_0x16;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x17	iom4809.h	/^    register8_t reserved_0x17;$/;"	m	struct:ADC_struct
reserved_0x17	iom4809.h	/^    register8_t reserved_0x17;$/;"	m	struct:CLKCTRL_struct
reserved_0x17	iom4809.h	/^    register8_t reserved_0x17;$/;"	m	struct:RTC_struct
reserved_0x17	iom4809.h	/^    register8_t reserved_0x17;$/;"	m	struct:SIGROW_struct
reserved_0x17	iom4809.h	/^    register8_t reserved_0x17;$/;"	m	struct:SYSCFG_struct
reserved_0x17	iom4809.h	/^    register8_t reserved_0x17;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x17	iom4809.h	/^    register8_t reserved_0x17;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x18	iom4809.h	/^    register8_t reserved_0x18;$/;"	m	struct:CCL_struct
reserved_0x18	iom4809.h	/^    register8_t reserved_0x18;$/;"	m	struct:EVSYS_struct
reserved_0x18	iom4809.h	/^    register8_t reserved_0x18;$/;"	m	struct:PORT_struct
reserved_0x18	iom4809.h	/^    register8_t reserved_0x18;$/;"	m	struct:RTC_struct
reserved_0x18	iom4809.h	/^    register8_t reserved_0x18;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x18	iom4809.h	/^    register8_t reserved_0x18;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x19	iom4809.h	/^    register8_t reserved_0x19;$/;"	m	struct:CCL_struct
reserved_0x19	iom4809.h	/^    register8_t reserved_0x19;$/;"	m	struct:CLKCTRL_struct
reserved_0x19	iom4809.h	/^    register8_t reserved_0x19;$/;"	m	struct:EVSYS_struct
reserved_0x19	iom4809.h	/^    register8_t reserved_0x19;$/;"	m	struct:PORT_struct
reserved_0x19	iom4809.h	/^    register8_t reserved_0x19;$/;"	m	struct:RTC_struct
reserved_0x19	iom4809.h	/^    register8_t reserved_0x19;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x19	iom4809.h	/^    register8_t reserved_0x19;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x1A	iom4809.h	/^    register8_t reserved_0x1A;$/;"	m	struct:CCL_struct
reserved_0x1A	iom4809.h	/^    register8_t reserved_0x1A;$/;"	m	struct:CLKCTRL_struct
reserved_0x1A	iom4809.h	/^    register8_t reserved_0x1A;$/;"	m	struct:EVSYS_struct
reserved_0x1A	iom4809.h	/^    register8_t reserved_0x1A;$/;"	m	struct:PORT_struct
reserved_0x1A	iom4809.h	/^    register8_t reserved_0x1A;$/;"	m	struct:RTC_struct
reserved_0x1A	iom4809.h	/^    register8_t reserved_0x1A;$/;"	m	struct:SYSCFG_struct
reserved_0x1A	iom4809.h	/^    register8_t reserved_0x1A;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x1A	iom4809.h	/^    register8_t reserved_0x1A;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x1B	iom4809.h	/^    register8_t reserved_0x1B;$/;"	m	struct:CCL_struct
reserved_0x1B	iom4809.h	/^    register8_t reserved_0x1B;$/;"	m	struct:CLKCTRL_struct
reserved_0x1B	iom4809.h	/^    register8_t reserved_0x1B;$/;"	m	struct:EVSYS_struct
reserved_0x1B	iom4809.h	/^    register8_t reserved_0x1B;$/;"	m	struct:PORT_struct
reserved_0x1B	iom4809.h	/^    register8_t reserved_0x1B;$/;"	m	struct:RTC_struct
reserved_0x1B	iom4809.h	/^    register8_t reserved_0x1B;$/;"	m	struct:SYSCFG_struct
reserved_0x1B	iom4809.h	/^    register8_t reserved_0x1B;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x1B	iom4809.h	/^    register8_t reserved_0x1B;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x1C	iom4809.h	/^    register8_t reserved_0x1C;$/;"	m	struct:CCL_struct
reserved_0x1C	iom4809.h	/^    register8_t reserved_0x1C;$/;"	m	struct:EVSYS_struct
reserved_0x1C	iom4809.h	/^    register8_t reserved_0x1C;$/;"	m	struct:PORT_struct
reserved_0x1C	iom4809.h	/^    register8_t reserved_0x1C;$/;"	m	struct:RTC_struct
reserved_0x1C	iom4809.h	/^    register8_t reserved_0x1C;$/;"	m	struct:SIGROW_struct
reserved_0x1C	iom4809.h	/^    register8_t reserved_0x1C;$/;"	m	struct:SYSCFG_struct
reserved_0x1C	iom4809.h	/^    register8_t reserved_0x1C;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x1C	iom4809.h	/^    register8_t reserved_0x1C;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x1D	iom4809.h	/^    register8_t reserved_0x1D;$/;"	m	struct:CCL_struct
reserved_0x1D	iom4809.h	/^    register8_t reserved_0x1D;$/;"	m	struct:CLKCTRL_struct
reserved_0x1D	iom4809.h	/^    register8_t reserved_0x1D;$/;"	m	struct:EVSYS_struct
reserved_0x1D	iom4809.h	/^    register8_t reserved_0x1D;$/;"	m	struct:PORT_struct
reserved_0x1D	iom4809.h	/^    register8_t reserved_0x1D;$/;"	m	struct:RTC_struct
reserved_0x1D	iom4809.h	/^    register8_t reserved_0x1D;$/;"	m	struct:SIGROW_struct
reserved_0x1D	iom4809.h	/^    register8_t reserved_0x1D;$/;"	m	struct:SYSCFG_struct
reserved_0x1D	iom4809.h	/^    register8_t reserved_0x1D;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x1D	iom4809.h	/^    register8_t reserved_0x1D;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x1E	iom4809.h	/^    register8_t reserved_0x1E;$/;"	m	struct:CCL_struct
reserved_0x1E	iom4809.h	/^    register8_t reserved_0x1E;$/;"	m	struct:CLKCTRL_struct
reserved_0x1E	iom4809.h	/^    register8_t reserved_0x1E;$/;"	m	struct:EVSYS_struct
reserved_0x1E	iom4809.h	/^    register8_t reserved_0x1E;$/;"	m	struct:PORT_struct
reserved_0x1E	iom4809.h	/^    register8_t reserved_0x1E;$/;"	m	struct:RTC_struct
reserved_0x1E	iom4809.h	/^    register8_t reserved_0x1E;$/;"	m	struct:SIGROW_struct
reserved_0x1E	iom4809.h	/^    register8_t reserved_0x1E;$/;"	m	struct:SYSCFG_struct
reserved_0x1E	iom4809.h	/^    register8_t reserved_0x1E;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x1E	iom4809.h	/^    register8_t reserved_0x1E;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x1F	iom4809.h	/^    register8_t reserved_0x1F;$/;"	m	struct:CCL_struct
reserved_0x1F	iom4809.h	/^    register8_t reserved_0x1F;$/;"	m	struct:CLKCTRL_struct
reserved_0x1F	iom4809.h	/^    register8_t reserved_0x1F;$/;"	m	struct:EVSYS_struct
reserved_0x1F	iom4809.h	/^    register8_t reserved_0x1F;$/;"	m	struct:PORT_struct
reserved_0x1F	iom4809.h	/^    register8_t reserved_0x1F;$/;"	m	struct:RTC_struct
reserved_0x1F	iom4809.h	/^    register8_t reserved_0x1F;$/;"	m	struct:SIGROW_struct
reserved_0x1F	iom4809.h	/^    register8_t reserved_0x1F;$/;"	m	struct:SYSCFG_struct
reserved_0x1F	iom4809.h	/^    register8_t reserved_0x1F;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x1F	iom4809.h	/^    register8_t reserved_0x1F;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x20	iom4809.h	/^    register8_t reserved_0x20;$/;"	m	struct:CCL_struct
reserved_0x21	iom4809.h	/^    register8_t reserved_0x21;$/;"	m	struct:CCL_struct
reserved_0x22	iom4809.h	/^    register8_t reserved_0x22;$/;"	m	struct:CCL_struct
reserved_0x22	iom4809.h	/^    register8_t reserved_0x22;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x22	iom4809.h	/^    register8_t reserved_0x22;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x23	iom4809.h	/^    register8_t reserved_0x23;$/;"	m	struct:CCL_struct
reserved_0x23	iom4809.h	/^    register8_t reserved_0x23;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x23	iom4809.h	/^    register8_t reserved_0x23;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x24	iom4809.h	/^    register8_t reserved_0x24;$/;"	m	struct:CCL_struct
reserved_0x24	iom4809.h	/^    register8_t reserved_0x24;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x24	iom4809.h	/^    register8_t reserved_0x24;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x25	iom4809.h	/^    register8_t reserved_0x25;$/;"	m	struct:CCL_struct
reserved_0x25	iom4809.h	/^    register8_t reserved_0x25;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x25	iom4809.h	/^    register8_t reserved_0x25;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x26	iom4809.h	/^    register8_t reserved_0x26;$/;"	m	struct:CCL_struct
reserved_0x26	iom4809.h	/^    register8_t reserved_0x26;$/;"	m	struct:SIGROW_struct
reserved_0x27	iom4809.h	/^    register8_t reserved_0x27;$/;"	m	struct:CCL_struct
reserved_0x27	iom4809.h	/^    register8_t reserved_0x27;$/;"	m	struct:SIGROW_struct
reserved_0x28	iom4809.h	/^    register8_t reserved_0x28;$/;"	m	struct:CCL_struct
reserved_0x28	iom4809.h	/^    register8_t reserved_0x28;$/;"	m	struct:SIGROW_struct
reserved_0x29	iom4809.h	/^    register8_t reserved_0x29;$/;"	m	struct:CCL_struct
reserved_0x29	iom4809.h	/^    register8_t reserved_0x29;$/;"	m	struct:SIGROW_struct
reserved_0x2A	iom4809.h	/^    register8_t reserved_0x2A;$/;"	m	struct:CCL_struct
reserved_0x2A	iom4809.h	/^    register8_t reserved_0x2A;$/;"	m	struct:SIGROW_struct
reserved_0x2B	iom4809.h	/^    register8_t reserved_0x2B;$/;"	m	struct:CCL_struct
reserved_0x2B	iom4809.h	/^    register8_t reserved_0x2B;$/;"	m	struct:SIGROW_struct
reserved_0x2C	iom4809.h	/^    register8_t reserved_0x2C;$/;"	m	struct:CCL_struct
reserved_0x2C	iom4809.h	/^    register8_t reserved_0x2C;$/;"	m	struct:SIGROW_struct
reserved_0x2D	iom4809.h	/^    register8_t reserved_0x2D;$/;"	m	struct:CCL_struct
reserved_0x2D	iom4809.h	/^    register8_t reserved_0x2D;$/;"	m	struct:SIGROW_struct
reserved_0x2E	iom4809.h	/^    register8_t reserved_0x2E;$/;"	m	struct:CCL_struct
reserved_0x2E	iom4809.h	/^    register8_t reserved_0x2E;$/;"	m	struct:SIGROW_struct
reserved_0x2E	iom4809.h	/^    register8_t reserved_0x2E;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x2E	iom4809.h	/^    register8_t reserved_0x2E;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x2F	iom4809.h	/^    register8_t reserved_0x2F;$/;"	m	struct:CCL_struct
reserved_0x2F	iom4809.h	/^    register8_t reserved_0x2F;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x2F	iom4809.h	/^    register8_t reserved_0x2F;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x30	iom4809.h	/^    register8_t reserved_0x30;$/;"	m	struct:CCL_struct
reserved_0x30	iom4809.h	/^    register8_t reserved_0x30;$/;"	m	struct:SIGROW_struct
reserved_0x30	iom4809.h	/^    register8_t reserved_0x30;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x30	iom4809.h	/^    register8_t reserved_0x30;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x31	iom4809.h	/^    register8_t reserved_0x31;$/;"	m	struct:CCL_struct
reserved_0x31	iom4809.h	/^    register8_t reserved_0x31;$/;"	m	struct:SIGROW_struct
reserved_0x31	iom4809.h	/^    register8_t reserved_0x31;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x31	iom4809.h	/^    register8_t reserved_0x31;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x32	iom4809.h	/^    register8_t reserved_0x32;$/;"	m	struct:CCL_struct
reserved_0x32	iom4809.h	/^    register8_t reserved_0x32;$/;"	m	struct:SIGROW_struct
reserved_0x32	iom4809.h	/^    register8_t reserved_0x32;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x32	iom4809.h	/^    register8_t reserved_0x32;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x33	iom4809.h	/^    register8_t reserved_0x33;$/;"	m	struct:CCL_struct
reserved_0x33	iom4809.h	/^    register8_t reserved_0x33;$/;"	m	struct:SIGROW_struct
reserved_0x33	iom4809.h	/^    register8_t reserved_0x33;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x33	iom4809.h	/^    register8_t reserved_0x33;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x34	iom4809.h	/^    register8_t reserved_0x34;$/;"	m	struct:CCL_struct
reserved_0x34	iom4809.h	/^    register8_t reserved_0x34;$/;"	m	struct:SIGROW_struct
reserved_0x34	iom4809.h	/^    register8_t reserved_0x34;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x34	iom4809.h	/^    register8_t reserved_0x34;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x35	iom4809.h	/^    register8_t reserved_0x35;$/;"	m	struct:CCL_struct
reserved_0x35	iom4809.h	/^    register8_t reserved_0x35;$/;"	m	struct:SIGROW_struct
reserved_0x35	iom4809.h	/^    register8_t reserved_0x35;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x35	iom4809.h	/^    register8_t reserved_0x35;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x36	iom4809.h	/^    register8_t reserved_0x36;$/;"	m	struct:CCL_struct
reserved_0x36	iom4809.h	/^    register8_t reserved_0x36;$/;"	m	struct:SIGROW_struct
reserved_0x36	iom4809.h	/^    register8_t reserved_0x36;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x37	iom4809.h	/^    register8_t reserved_0x37;$/;"	m	struct:CCL_struct
reserved_0x37	iom4809.h	/^    register8_t reserved_0x37;$/;"	m	struct:SIGROW_struct
reserved_0x37	iom4809.h	/^    register8_t reserved_0x37;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x38	iom4809.h	/^    register8_t reserved_0x38;$/;"	m	struct:CCL_struct
reserved_0x38	iom4809.h	/^    register8_t reserved_0x38;$/;"	m	struct:EVSYS_struct
reserved_0x38	iom4809.h	/^    register8_t reserved_0x38;$/;"	m	struct:SIGROW_struct
reserved_0x38	iom4809.h	/^    register8_t reserved_0x38;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x39	iom4809.h	/^    register8_t reserved_0x39;$/;"	m	struct:CCL_struct
reserved_0x39	iom4809.h	/^    register8_t reserved_0x39;$/;"	m	struct:EVSYS_struct
reserved_0x39	iom4809.h	/^    register8_t reserved_0x39;$/;"	m	struct:SIGROW_struct
reserved_0x39	iom4809.h	/^    register8_t reserved_0x39;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x3A	iom4809.h	/^    register8_t reserved_0x3A;$/;"	m	struct:CCL_struct
reserved_0x3A	iom4809.h	/^    register8_t reserved_0x3A;$/;"	m	struct:EVSYS_struct
reserved_0x3A	iom4809.h	/^    register8_t reserved_0x3A;$/;"	m	struct:SIGROW_struct
reserved_0x3A	iom4809.h	/^    register8_t reserved_0x3A;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x3B	iom4809.h	/^    register8_t reserved_0x3B;$/;"	m	struct:CCL_struct
reserved_0x3B	iom4809.h	/^    register8_t reserved_0x3B;$/;"	m	struct:EVSYS_struct
reserved_0x3B	iom4809.h	/^    register8_t reserved_0x3B;$/;"	m	struct:SIGROW_struct
reserved_0x3B	iom4809.h	/^    register8_t reserved_0x3B;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x3C	iom4809.h	/^    register8_t reserved_0x3C;$/;"	m	struct:CCL_struct
reserved_0x3C	iom4809.h	/^    register8_t reserved_0x3C;$/;"	m	struct:EVSYS_struct
reserved_0x3C	iom4809.h	/^    register8_t reserved_0x3C;$/;"	m	struct:SIGROW_struct
reserved_0x3C	iom4809.h	/^    register8_t reserved_0x3C;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x3D	iom4809.h	/^    register8_t reserved_0x3D;$/;"	m	struct:CCL_struct
reserved_0x3D	iom4809.h	/^    register8_t reserved_0x3D;$/;"	m	struct:EVSYS_struct
reserved_0x3D	iom4809.h	/^    register8_t reserved_0x3D;$/;"	m	struct:SIGROW_struct
reserved_0x3D	iom4809.h	/^    register8_t reserved_0x3D;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x3E	iom4809.h	/^    register8_t reserved_0x3E;$/;"	m	struct:CCL_struct
reserved_0x3E	iom4809.h	/^    register8_t reserved_0x3E;$/;"	m	struct:EVSYS_struct
reserved_0x3E	iom4809.h	/^    register8_t reserved_0x3E;$/;"	m	struct:SIGROW_struct
reserved_0x3E	iom4809.h	/^    register8_t reserved_0x3E;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x3E	iom4809.h	/^    register8_t reserved_0x3E;$/;"	m	struct:TCA_SPLIT_struct
reserved_0x3F	iom4809.h	/^    register8_t reserved_0x3F;$/;"	m	struct:CCL_struct
reserved_0x3F	iom4809.h	/^    register8_t reserved_0x3F;$/;"	m	struct:EVSYS_struct
reserved_0x3F	iom4809.h	/^    register8_t reserved_0x3F;$/;"	m	struct:SIGROW_struct
reserved_0x3F	iom4809.h	/^    register8_t reserved_0x3F;$/;"	m	struct:TCA_SINGLE_struct
reserved_0x3F	iom4809.h	/^    register8_t reserved_0x3F;$/;"	m	struct:TCA_SPLIT_struct
