Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb 27 13:52:38 2024
| Host         : CS152B-11 running 64-bit major release  (build 9200)
| Command      : report_methodology -file basys3_methodology_drc_routed.rpt -pb basys3_methodology_drc_routed.pb -rpx basys3_methodology_drc_routed.rpx
| Design       : basys3
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 57
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 31         |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 25         |
| TIMING-18 | Warning  | Missing input or output delay | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -3.884 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/reg_500_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -5.514 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/reg_8_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -5.632 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/reg_1_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -6.185 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/reg_2_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -6.401 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[10]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -6.401 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[12]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -6.401 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[2]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -6.401 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[8]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -6.432 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[11]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -6.432 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[20]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -6.432 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[21]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -6.432 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[22]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -6.432 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[24]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -6.432 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[25]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -6.432 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[26]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -6.474 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[3]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -6.474 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[5]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -6.474 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[9]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -6.477 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[13]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -6.477 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[14]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -6.477 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[23]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -6.477 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[7]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -6.478 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[19]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -6.481 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[15]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -6.481 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[16]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -6.481 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[17]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -6.481 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[18]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -6.556 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[1]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -6.595 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[4]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -6.595 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[6]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -6.639 ns between inst/clk_/counter_reg[5]/C (clocked by sys_clk_pin) and inst/clk_/counter_reg[0]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin inst/blink_/mask_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin inst/blink_/mask_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin inst/blink_/on_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin inst/count_/minutes_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin inst/count_/minutes_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin inst/count_/minutes_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin inst/count_/minutes_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin inst/count_/minutes_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin inst/count_/minutes_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin inst/count_/seconds_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin inst/count_/seconds_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin inst/count_/seconds_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin inst/count_/seconds_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin inst/count_/seconds_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin inst/count_/seconds_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin inst/dis_/FSM_sequential_activate_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin inst/dis_/FSM_sequential_activate_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin inst/dis_/segments_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin inst/dis_/segments_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin inst/dis_/segments_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin inst/dis_/segments_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin inst/dis_/segments_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin inst/dis_/segments_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin inst/dis_/segments_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin inst/pause_debounce/button_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnU relative to clock(s) sys_clk_pin
Related violations: <none>


