<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ConwayFinal.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ConwayFinal.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ConwayFinal.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ConwayFinal.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ConwayFinal.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ConwayFinal.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ConwayFinal.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ConwayFinal.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ConwayFinal.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ConwayFinal.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ConwayFinal.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ConwayFinal.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ConwayFinal.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ConwayFinal.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ConwayFinal.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ConwayFinal.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ConwayFinal.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ConwayFinal.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ConwayFinal.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ConwayFinal.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ConwayFinal.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ConwayFinal_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ConwayFinal_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ConwayFinal_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ConwayFinal_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ConwayFinal_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ConwayFinal_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ConwayFinal_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ConwayFinal_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ConwayFinal_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ConwayFinal_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ConwayFinal_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ConwayFinal_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ConwayFinal_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ConwayFinal_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ConwayFinal_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ConwayFinal_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ConwayFinal_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ConwayFinal_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ConwayFinal_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="clkgen.vhd">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="clkgen.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="conwayfinal.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="conwayfinal.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="conwayfinal.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/clkgen.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1421508554" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1421508554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421864640" xil_pn:in_ck="-5113365488476063910" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1421864639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ConwayFinal.vhd"/>
      <outfile xil_pn:name="ConwayFinal_tb.vhd"/>
      <outfile xil_pn:name="DualPortBRAM.vhd"/>
      <outfile xil_pn:name="shift_register.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1421508564" xil_pn:in_ck="-2674789249731067327" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3401423202487896218" xil_pn:start_ts="1421508563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clkgen.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1421508564" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6457527022299620072" xil_pn:start_ts="1421508564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421508554" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3600330192878375366" xil_pn:start_ts="1421508554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421864640" xil_pn:in_ck="-3111943908572096930" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1421864640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ConwayFinal.vhd"/>
      <outfile xil_pn:name="ConwayFinal_tb.vhd"/>
      <outfile xil_pn:name="DualPortBRAM.vhd"/>
      <outfile xil_pn:name="clkgen.vhd"/>
      <outfile xil_pn:name="shift_register.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1421864645" xil_pn:in_ck="-3111943908572096930" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2034419612866137362" xil_pn:start_ts="1421864640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ConwayFinal_tb_beh.prj"/>
      <outfile xil_pn:name="ConwayFinal_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1421864645" xil_pn:in_ck="4548466065905862943" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6607806212276555141" xil_pn:start_ts="1421864645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1422007105" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1422007105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422007105" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7372695309334957216" xil_pn:start_ts="1422007105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422007105" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3600330192878375366" xil_pn:start_ts="1422007105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422007105" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1422007105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422007105" xil_pn:in_ck="-2674789249731067327" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1045977124238798814" xil_pn:start_ts="1422007105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clkgen.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1422007105" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1422007105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422007105" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1843940308885298160" xil_pn:start_ts="1422007105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422009637" xil_pn:in_ck="-4533733508477555362" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-872999139170150621" xil_pn:start_ts="1422009628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ConwayFinal.lso"/>
      <outfile xil_pn:name="ConwayFinal.ngc"/>
      <outfile xil_pn:name="ConwayFinal.ngr"/>
      <outfile xil_pn:name="ConwayFinal.prj"/>
      <outfile xil_pn:name="ConwayFinal.stx"/>
      <outfile xil_pn:name="ConwayFinal.syr"/>
      <outfile xil_pn:name="ConwayFinal.xst"/>
      <outfile xil_pn:name="ConwayFinal_tb_beh.prj"/>
      <outfile xil_pn:name="ConwayFinal_vhdl.prj"/>
      <outfile xil_pn:name="ConwayFinal_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1422007114" xil_pn:in_ck="-8618515342480654521" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8271885168916028845" xil_pn:start_ts="1422007114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422009642" xil_pn:in_ck="-4076134131372898520" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7038012656744686291" xil_pn:start_ts="1422009637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ConwayFinal.bld"/>
      <outfile xil_pn:name="ConwayFinal.ngd"/>
      <outfile xil_pn:name="ConwayFinal_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1422009646" xil_pn:in_ck="1397869251714444553" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1422009642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ConwayFinal.pcf"/>
      <outfile xil_pn:name="ConwayFinal_map.map"/>
      <outfile xil_pn:name="ConwayFinal_map.mrp"/>
      <outfile xil_pn:name="ConwayFinal_map.ncd"/>
      <outfile xil_pn:name="ConwayFinal_map.ngm"/>
      <outfile xil_pn:name="ConwayFinal_map.xrpt"/>
      <outfile xil_pn:name="ConwayFinal_summary.xml"/>
      <outfile xil_pn:name="ConwayFinal_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1422009662" xil_pn:in_ck="2417741789876248066" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1422009646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ConwayFinal.ncd"/>
      <outfile xil_pn:name="ConwayFinal.pad"/>
      <outfile xil_pn:name="ConwayFinal.par"/>
      <outfile xil_pn:name="ConwayFinal.ptwx"/>
      <outfile xil_pn:name="ConwayFinal.unroutes"/>
      <outfile xil_pn:name="ConwayFinal.xpi"/>
      <outfile xil_pn:name="ConwayFinal_pad.csv"/>
      <outfile xil_pn:name="ConwayFinal_pad.txt"/>
      <outfile xil_pn:name="ConwayFinal_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1422009674" xil_pn:in_ck="-8618515342480662146" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1422009662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ConwayFinal.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="conwayfinal.bgn"/>
      <outfile xil_pn:name="conwayfinal.bit"/>
      <outfile xil_pn:name="conwayfinal.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1422009662" xil_pn:in_ck="-1747558441142328059" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1422009659">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ConwayFinal.twr"/>
      <outfile xil_pn:name="ConwayFinal.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
