<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: PDMA_CH_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PDMA_CH_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_nano103_8h_source.html">Nano103.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a86d6a33f203ec917dfebef9fe07aa4b3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___c_h___t.html#a86d6a33f203ec917dfebef9fe07aa4b3">CTLn</a></td></tr>
<tr class="separator:a86d6a33f203ec917dfebef9fe07aa4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f753c6da15f274282022fb1775d59e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___c_h___t.html#a28f753c6da15f274282022fb1775d59e">SAn</a></td></tr>
<tr class="separator:a28f753c6da15f274282022fb1775d59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e525124ec4de2bfcdf770e47c2a511"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___c_h___t.html#af0e525124ec4de2bfcdf770e47c2a511">DAn</a></td></tr>
<tr class="separator:af0e525124ec4de2bfcdf770e47c2a511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da5f81d90cb4cb5d0853bf2b58b8aeb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___c_h___t.html#a4da5f81d90cb4cb5d0853bf2b58b8aeb">CNTn</a></td></tr>
<tr class="separator:a4da5f81d90cb4cb5d0853bf2b58b8aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab1e79027763b85d0f8b1bf6f3d3416"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___c_h___t.html#a3ab1e79027763b85d0f8b1bf6f3d3416">CSAn</a></td></tr>
<tr class="separator:a3ab1e79027763b85d0f8b1bf6f3d3416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa899d6ccf64820728d71285d8e165673"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___c_h___t.html#aa899d6ccf64820728d71285d8e165673">CDAn</a></td></tr>
<tr class="separator:aa899d6ccf64820728d71285d8e165673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048d4ac041872b37736ef47d9a8b42c9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___c_h___t.html#a048d4ac041872b37736ef47d9a8b42c9">CCNTn</a></td></tr>
<tr class="separator:a048d4ac041872b37736ef47d9a8b42c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8aa324f0b0fa6effbb64652973d0432"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___c_h___t.html#ab8aa324f0b0fa6effbb64652973d0432">INTENn</a></td></tr>
<tr class="separator:ab8aa324f0b0fa6effbb64652973d0432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8617953b80b4b9547943acd132e3c91c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___c_h___t.html#a8617953b80b4b9547943acd132e3c91c">INTSTSn</a></td></tr>
<tr class="separator:a8617953b80b4b9547943acd132e3c91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b7df02087177a0a77d3d999fb1477f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___c_h___t.html#a96b7df02087177a0a77d3d999fb1477f">TOCn</a></td></tr>
<tr class="separator:a96b7df02087177a0a77d3d999fb1477f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup DMA Direct Memory Access Controller(DMA)
Memory Mapped Structure for DMA Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12499">12499</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a048d4ac041872b37736ef47d9a8b42c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a048d4ac041872b37736ef47d9a8b42c9">&#9670;&nbsp;</a></span>CCNTn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::CCNTn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x001c] PDMA channel n Current Transfer Count Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CCNTn
</font><br><p> <font size="2">
Offset: 0x1C  PDMA channel n Current Transfer Count Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CCNT</td><td><div style="word-wrap: break-word;"><b>PDMA Current Count Bits (Read Only)
</b><br>
This field indicates the current remained transfer count of PDMA.
<br>
Note: This field value will be cleared to 0 when user sets SWRST (PDMA_CTLn[1],n=1~4) to 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12881">12881</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aa899d6ccf64820728d71285d8e165673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa899d6ccf64820728d71285d8e165673">&#9670;&nbsp;</a></span>CDAn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::CDAn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0018] PDMA channel n Current Destination Address Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CDAn
</font><br><p> <font size="2">
Offset: 0x18  PDMA channel n Current Destination Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CDA</td><td><div style="word-wrap: break-word;"><b>PDMA Current Destination Address Bits (Read Only)
</b><br>
This field indicates the destination address where the PDMA transfer just occurred.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12880">12880</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a4da5f81d90cb4cb5d0853bf2b58b8aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da5f81d90cb4cb5d0853bf2b58b8aeb">&#9670;&nbsp;</a></span>CNTn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::CNTn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x000c] PDMA channel n Transfer Count Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNTn
</font><br><p> <font size="2">
Offset: 0x0C  PDMA channel n Transfer Count Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>TCNT</td><td><div style="word-wrap: break-word;"><b>PDMA Transfer Count Bits
</b><br>
This field indicates a 16-bit transfer count number of PDMA.
<br>
</div></td></tr><tr><td>
[31:16]</td><td>PCNTITH</td><td><div style="word-wrap: break-word;"><b>PDMA Periodic Count Interrupt Threshold
</b><br>
This field indicates how many data transferred to generate periodic interrupt
<br>
Note: write 0 to this field to disable this function.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12875">12875</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a3ab1e79027763b85d0f8b1bf6f3d3416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ab1e79027763b85d0f8b1bf6f3d3416">&#9670;&nbsp;</a></span>CSAn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::CSAn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0014] PDMA channel n Current Source Address Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CSAn
</font><br><p> <font size="2">
Offset: 0x14  PDMA channel n Current Source Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CSA</td><td><div style="word-wrap: break-word;"><b>PDMA Current Source Address Bits (Read Only)
</b><br>
This field indicates the source address where the PDMA transfer just occurred.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12879">12879</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a86d6a33f203ec917dfebef9fe07aa4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d6a33f203ec917dfebef9fe07aa4b3">&#9670;&nbsp;</a></span>CTLn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::CTLn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0000] PDMA channel n Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTLn
</font><br><p> <font size="2">
Offset: 0x00  PDMA channel n Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CHEN</td><td><div style="word-wrap: break-word;"><b>PDMA Channel Enable Bit
</b><br>
Setting this bit to 1 enables PDMA operation
<br>
If this bit is cleared, PDMA will ignore all PDMA request and force Bus Master into IDLE state.
<br>
Note: SWRST (PDMA_CTLn[1], n= 1~4) will clear this bit.
<br>
</div></td></tr><tr><td>
[1]</td><td>SWRST</td><td><div style="word-wrap: break-word;"><b>Software Engine Reset
</b><br>
0 = No effect.
<br>
1 = Reset the internal state machine, pointers and internal buffer
<br>
The contents of all control registers will not be cleared
<br>
This bit will be automatically cleared after few clock cycles.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>SASEL</td><td><div style="word-wrap: break-word;"><b>Transfer Source Address Direction Selection
</b><br>
00 = Transfer Source address is incremented successively.
<br>
01 = Reserved.
<br>
10 = Transfer Source address is fixed (This feature can be used when data where transferred from a single source to multiple destinations).
<br>
11 = Transfer Source address is wrap around (When the PDMA_CCNT is equal to 0, the PDMA_CSA and PDMA_CCNT registers will be updated by PDMA_SA and PDMA_CNT automatically
<br>
PDMA will start another transfer without user trigger until CHEN disabled
<br>
When the CHEN is disabled, the PDMA will complete the active transfer but the remained data which in the PDMA buffer will not transfer to destination address).
<br>
</div></td></tr><tr><td>
[7:6]</td><td>DASEL</td><td><div style="word-wrap: break-word;"><b>Transfer Destination Address Direction Selection
</b><br>
00 = Transfer Destination address is incremented successively.
<br>
01 = Reserved.
<br>
10 = Transfer Destination address is fixed
<br>
(This feature can be used when data transferred from multiple sources to a single destination).
<br>
11 = Transfer Destination address is wrapped around (When the PDMA_CCNT is equal to 0, the PDMA_CDA and PDMA_CCNT registers will be updated by PDMA_DA and PDMA_CNT automatically
<br>
PDMA will start another transfer without user trigger until CHEN disabled
<br>
When the CHEN is disabled, the PDMA will complete the active transfer but the remained data which in the PDMA buffer will not transfer to destination address).
<br>
</div></td></tr><tr><td>
[12]</td><td>TOUTEN</td><td><div style="word-wrap: break-word;"><b>Time-out Enable Bit
</b><br>
This bit will enable PDMA Time-out counter (PDMA_TOCn, n=1~4)
<br>
While this counter counts to 0, the TOUTIF (PDMA_INTSTSn[6], n=1~4) will be set.
<br>
0 = PDMA internal counter Disabled.
<br>
1 = PDMA internal counter Enabled.
<br>
</div></td></tr><tr><td>
[20:19]</td><td>TXWIDTH</td><td><div style="word-wrap: break-word;"><b>Transfer Width Selection
</b><br>
This field is used for transfer width.
<br>
00 = One word (32-bit) is transferred for every PDMA operation.
<br>
01 = One byte (8-bit) is transferred for every PDMA operation.
<br>
10 = One half-word (16-bit) is transferred for every PDMA operation.
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[23]</td><td>TRIGEN</td><td><div style="word-wrap: break-word;"><b>Trigger Enable Bit
</b><br>
0 = No effect.
<br>
1 = PDMA data transfer Enabled.
<br>
Note1: When PDMA transfer completed, this bit will be cleared automatically.
<br>
Note2: If the bus error occurs, all PDMA transfer will be stopped
<br>
User must reset all PDMA channels, and then trigger again.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12872">12872</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="af0e525124ec4de2bfcdf770e47c2a511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e525124ec4de2bfcdf770e47c2a511">&#9670;&nbsp;</a></span>DAn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::DAn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0008] PDMA channel n Destination Address Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DAn
</font><br><p> <font size="2">
Offset: 0x08  PDMA channel n Destination Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DA</td><td><div style="word-wrap: break-word;"><b>PDMA Transfer Destination Address Bits
</b><br>
This field indicates a 32-bit destination address of PDMA.
<br>
Note: The Destination address must be word alignment.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12874">12874</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ab8aa324f0b0fa6effbb64652973d0432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8aa324f0b0fa6effbb64652973d0432">&#9670;&nbsp;</a></span>INTENn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::INTENn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0020] PDMA channel n Interrupt Enable Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTENn
</font><br><p> <font size="2">
Offset: 0x20  PDMA channel n Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>TABTIEN</td><td><div style="word-wrap: break-word;"><b>PDMA Read/Write Target Abort Interrupt Enable Bit
</b><br>
0 = Target abort interrupt Disabled during PDMA transfer.
<br>
1 = Target abort interrupt Enabled during PDMA transfer.
<br>
</div></td></tr><tr><td>
[1]</td><td>TDIEN</td><td><div style="word-wrap: break-word;"><b>PDMA Transfer Done Interrupt Enable Bit
</b><br>
0 = Interrupt Disabled when PDMA transfer is done.
<br>
1 = Interrupt Enabled when PDMA transfer is done.
<br>
</div></td></tr><tr><td>
[6]</td><td>TOUTIEN</td><td><div style="word-wrap: break-word;"><b>Time-out Interrupt Enable Bit
</b><br>
0 = Time-out interrupt Disabled.
<br>
1 = Time-out interrupt Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>PCNTIEN</td><td><div style="word-wrap: break-word;"><b>Periodic Count Interrupt Enable Bit
</b><br>
This field indicates how many data transferred to generate interrupt periodically.
<br>
0 = Periodic transfer count interrupt Disabled.
<br>
1 = Periodic transfer count interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12882">12882</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a8617953b80b4b9547943acd132e3c91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8617953b80b4b9547943acd132e3c91c">&#9670;&nbsp;</a></span>INTSTSn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::INTSTSn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0024] PDMA channel n Interrupt Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTSn
</font><br><p> <font size="2">
Offset: 0x24  PDMA channel n Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>TABTIF</td><td><div style="word-wrap: break-word;"><b>PDMA Read/Write Target Abort Interrupt Status Flag
</b><br>
0 = No bus ERROR response received.
<br>
1 = Bus ERROR response received.
<br>
Note1: This bit is cleared by writing 1 to it.
<br>
Note2: This bit indicates bus master received error response or not, if bus master received error response, it means that target abort is happened
<br>
PDMA controller will stop transfer and respond this event to user then go to IDLE state
<br>
When target abort occurred, user must reset PDMA controller, and then transfer those data again.
<br>
</div></td></tr><tr><td>
[1]</td><td>TDIF</td><td><div style="word-wrap: break-word;"><b>Transfer Done Interrupt Status Flag
</b><br>
This bit indicates that PDMA has finished all transfer.
<br>
0 = Not finished yet.
<br>
1 = Done.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[6]</td><td>TOUTIF</td><td><div style="word-wrap: break-word;"><b>Time-out Interrupt Status Flag
</b><br>
This flag indicated that PDMA has waited peripheral request for a period defined by PDMA_TOC.
<br>
0 = No time-out flag.
<br>
1 = Time-out flag.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[8]</td><td>PCNTIF</td><td><div style="word-wrap: break-word;"><b>Periodic Count Interrupt Status Flag
</b><br>
This flag indicates PCNTITH (PDMA_CNTn[30:16], n=1~4) data has been transferred.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12883">12883</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a28f753c6da15f274282022fb1775d59e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f753c6da15f274282022fb1775d59e">&#9670;&nbsp;</a></span>SAn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::SAn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0004] PDMA channel n Source Address Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SAn
</font><br><p> <font size="2">
Offset: 0x04  PDMA channel n Source Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SA</td><td><div style="word-wrap: break-word;"><b>PDMA Transfer Source Address Bits
</b><br>
This field indicates a 32-bit source address of PDMA.
<br>
Note: The source address must be word alignment.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12873">12873</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a96b7df02087177a0a77d3d999fb1477f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b7df02087177a0a77d3d999fb1477f">&#9670;&nbsp;</a></span>TOCn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_CH_T::TOCn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0028] PDMA channel n Time-out Counter Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOCn
</font><br><p> <font size="2">
Offset: 0x28  PDMA channel n Time-out Counter Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>TOC</td><td><div style="word-wrap: break-word;"><b>PDMA Time-out Period Counter
</b><br>
Each PDMA channel contains an internal counter
<br>
This internal counter will reload and start counting when completing each peripheral request service
<br>
The internal counter loads the value of TOC (PDAM_TOCn[15:0], n=1~4) and starts counting down when setting TOUTEN (PDMA_CTLn[12], n=1~4)
<br>
PDMA will request interrupt when this internal counter reaches 0 and TOUTIEN (PDMA_INTENn[6], n=1~4) is 1
<br>
</div></td></tr><tr><td>
[18:16]</td><td>TPSC</td><td><div style="word-wrap: break-word;"><b>PDMA Time-out Counter Clock Source Prescaler
</b><br>
000 = PDMA time-out clock source is HCLK/28.
<br>
001 = PDMA time-out clock source is HCLK/29.
<br>
010 = PDMA time-out clock source is HCLK/210.
<br>
011 = PDMA time-out clock source is HCLK/211.
<br>
100 = PDMA time-out clock source is HCLK/212.
<br>
101 = PDMA time-out clock source is HCLK/213.
<br>
110 = PDMA time-out clock source is HCLK/214.
<br>
111 = PDMA time-out clock source is HCLK/215.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12884">12884</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nano103bsp/Library/Device/Nuvoton/Nano103/Include/<a class="el" href="_nano103_8h_source.html">Nano103.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 19:35:34 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
