WARNING:COMMIT_LOG_LONG_LINE: Possible unwrapped commit description (prefer a maximum 75 chars per line)
#41: 
This patch adds HD64461 Timer adresses & registers to the HD64461 header file (/include/asm-sh/hd64461.h).

WARNING:TYPO_SPELLING: 'adresses' may be misspelled - perhaps 'addresses'?
#41: 
This patch adds HD64461 Timer adresses & registers to the HD64461 header file (/include/asm-sh/hd64461.h).
                              ^^^^^^^^

Some words may have been misspelled.  Consider reviewing them.

WARNING:TYPO_SPELLING: 'adresses' may be misspelled - perhaps 'addresses'?
#58: FILE: include/asm-sh/hd64461.h:228:
+/* Timer control adresses */
                  ^^^^^^^^

WARNING:LONG_LINE_COMMENT: line length of 109 exceeds 100 columns
#59: FILE: include/asm-sh/hd64461.h:229:
+#define	HD64461_TMU_TCVR1	(CONFIG_HD64461_IOBASE + 0x6000)	/* Timer 1 Constant value register */

A comment starts before but extends beyond the maximum line length.
To use a different maximum line length, the --max-line-length=n option
may be added while invoking checkpatch.

See: https://www.kernel.org/doc/html/latest/process/coding-style.html#breaking-long-lines-and-strings

WARNING:LONG_LINE_COMMENT: line length of 109 exceeds 100 columns
#60: FILE: include/asm-sh/hd64461.h:230:
+#define	HD64461_TMU_TCVR0	(CONFIG_HD64461_IOBASE + 0x6002)	/* Timer 0 Constant value register */

WARNING:LONG_LINE_COMMENT: line length of 105 exceeds 100 columns
#61: FILE: include/asm-sh/hd64461.h:231:
+#define	HD64461_TMU_TRVR1	(CONFIG_HD64461_IOBASE + 0x6004)	/* Timer 1 Read value register */

WARNING:LONG_LINE_COMMENT: line length of 105 exceeds 100 columns
#62: FILE: include/asm-sh/hd64461.h:232:
+#define	HD64461_TMU_TRVR0	(CONFIG_HD64461_IOBASE + 0x6006)	/* Timer 0 Read value register */

WARNING:LONG_LINE_COMMENT: line length of 102 exceeds 100 columns
#63: FILE: include/asm-sh/hd64461.h:233:
+#define	HD64461_TMU_TCR1	(CONFIG_HD64461_IOBASE + 0x6008)	/* Timer 1 Control register */

WARNING:LONG_LINE_COMMENT: line length of 102 exceeds 100 columns
#64: FILE: include/asm-sh/hd64461.h:234:
+#define	HD64461_TMU_TCR0	(CONFIG_HD64461_IOBASE + 0x600a)	/* Timer 0 Control register */

WARNING:LONG_LINE_COMMENT: line length of 110 exceeds 100 columns
#65: FILE: include/asm-sh/hd64461.h:235:
+#define	HD64461_TMU_TIRR	(CONFIG_HD64461_IOBASE + 0x600c)	/* Timer interrupt request register */

WARNING:LONG_LINE_COMMENT: line length of 109 exceeds 100 columns
#66: FILE: include/asm-sh/hd64461.h:236:
+#define	HD64461_TMU_TER		(CONFIG_HD64461_IOBASE + 0x600e)	/* Timer interrupt enable register */

WARNING:LONG_LINE_COMMENT: line length of 101 exceeds 100 columns
#70: FILE: include/asm-sh/hd64461.h:240:
+#define	HD64461_TMU_TCR_SCL1	0x06	/* CKIO */	/* remember that CKIO / 16 = inverted 0x06 */

WARNING:LONG_LINE_COMMENT: line length of 102 exceeds 100 columns
#83: FILE: include/asm-sh/hd64461.h:253:
+#define	HD64461_IRQBASE		OFFCHIP_IRQ_BASE	/* After here we can set HD64461 interrupts */

./tmp.JOzjvdpBcb//home/fedora/lkml-analysis/lkml/1/patch.offset.0000368288.commit.e10aeb39c1d3567f1906ca36162c977c1b7c0672 total: 0 errors, 13 warnings, 0 checks, 37 lines checked

NOTE: For some of the reported defects, checkpatch may be able to
      mechanically convert to the typical style using --fix or --fix-inplace.

./tmp.JOzjvdpBcb//home/fedora/lkml-analysis/lkml/1/patch.offset.0000368288.commit.e10aeb39c1d3567f1906ca36162c977c1b7c0672 has style problems, please review.

NOTE: If any of the errors are false positives, please report
      them to the maintainer, see CHECKPATCH in MAINTAINERS.
