INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab4/DSPtoPCI/dsptopci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-311] analyzing module dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab4/lab4-smp/lab4-smp.ip_user_files/bd/design_1/ip/design_1_arbiter_0_0/sim/design_1_arbiter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_arbiter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab4/lab4-smp/lab4-smp.ip_user_files/bd/design_1/ip/design_1_bus_0_0/sim/design_1_bus_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_bus_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab4/lab4-smp/lab4-smp.ip_user_files/bd/design_1/ip/design_1_dsp_0_0/sim/design_1_dsp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dsp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab4/lab4-smp/lab4-smp.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab4/lab4-smp/lab4-smp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab4/lab4-smp/lab4-smp.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
