/dts-v1/;

/ {
	model = "Qualcomm Technologies, Inc. Lagoon SoC";
	compatible = "qcom,lagoon";
	qcom,msm-id = <0x1b2 0x10000 0x1cb 0x10000>;
	interrupt-parent = <0x1>;
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	qcom,board-id = <0x0 0x0>;

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x1 0x40000000 0x0 0x40000000 0x1 0xc0000000 0x0 0x80000000 0x2 0xc0000000 0x1 0x40000000>;
		granule = <0x200>;
		mboxes = <0x2 0x0>;
	};

	aliases {
		ufshc1 = "/soc/ufshc@1d84000";
		serial0 = "/soc/qcom,qup_uart@98c000";
		sdhc1 = "/soc/sdhci@7c4000";
		sdhc2 = "/soc/sdhci@8804000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x3 0x0 0x6>;
			next-level-cache = <0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0xf>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x4>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x3>;
					phandle = <0x6>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2a0>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2a1>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x3 0x0 0x6>;
			next-level-cache = <0x7>;
			qcom,lmh-dcvs = <0x5>;
			phandle = <0x10>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x7>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2a2>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2a3>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x3 0x0 0x6>;
			next-level-cache = <0x8>;
			qcom,lmh-dcvs = <0x5>;
			phandle = <0x11>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x8>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2a4>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2a5>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x3 0x0 0x6>;
			next-level-cache = <0x9>;
			qcom,lmh-dcvs = <0x5>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x9>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2a6>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2a7>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x3 0x0 0x6>;
			next-level-cache = <0xa>;
			qcom,lmh-dcvs = <0x5>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xa>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2a8>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2a9>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			qcom,freq-domain = <0x3 0x0 0x6>;
			next-level-cache = <0xb>;
			qcom,lmh-dcvs = <0x5>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xb>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2aa>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2ab>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x766>;
			dynamic-power-coefficient = <0x2bf>;
			qcom,freq-domain = <0x3 0x1 0x2>;
			next-level-cache = <0xc>;
			qcom,lmh-dcvs = <0xd>;
			#cooling-cells = <0x2>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xc>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2ac>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2ad>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x766>;
			dynamic-power-coefficient = <0x2bf>;
			qcom,freq-domain = <0x3 0x1 0x2>;
			next-level-cache = <0xe>;
			qcom,lmh-dcvs = <0xd>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xe>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x2ae>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x2af>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xf>;
				};

				core1 {
					cpu = <0x10>;
				};

				core2 {
					cpu = <0x11>;
				};

				core3 {
					cpu = <0x12>;
				};

				core4 {
					cpu = <0x13>;
				};

				core5 {
					cpu = <0x14>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x15>;
				};

				core1 {
					cpu = <0x16>;
				};
			};
		};
	};

	firmware {
		phandle = <0x2b0>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,product,odm,prism,optics,vbmeta_system,recovery,dtbo,abl,xbl,tz,hyp";
			};
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off";
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x2b1>;

		slim@3ac0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			reg = <0x3ac0000 0x2c000 0x3a84000 0x2a000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x0 0xa3 0x4 0x0 0xa4 0x4>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x0>;
			qcom,ea-pc = <0x380>;
			iommus = <0x17 0x1026 0x0>;
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,iommu-dma = "fastmap";
			status = "ok";
			phandle = <0x2b2>;

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x2b3>;
			};
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			qca,bt-sw-ctrl-gpio = <0x18 0x45 0x0>;
			qca,bt-vdd-io-supply = <0x19>;
			qca,bt-vdd-core-supply = <0x1a>;
			qca,bt-vdd-pa-supply = <0x1b>;
			qca,bt-vdd-xtal-supply = <0x1c>;
			qca,bt-vdd-io-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-core-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-pa-voltage-level = <0x2dc6c0 0x328980>;
			qca,bt-vdd-xtal-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-io-current-level = <0x1>;
			qca,bt-vdd-core-current-level = <0x1>;
			qca,bt-vdd-pa-current-level = <0x1>;
			qca,bt-vdd-xtal-current-level = <0x1>;
			phandle = <0x2b4>;
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x3>;
			interrupt-controller;
			#redistributor-regions = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x1 0x8 0x4>;
			interrupt-parent = <0x1>;
			phandle = <0x1>;
		};

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1d 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0xf>;
			phandle = <0x2b5>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1d 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x10>;
			phandle = <0x2b6>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1d 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x11>;
			phandle = <0x2b7>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1d 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x12>;
			phandle = <0x2b8>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1d 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x2b9>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1d 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x2ba>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1d 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x2bb>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1d 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x2bc>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xe00>;
			reg-names = "phy_mem";
			#phy-cells = <0x0>;
			lanes-per-direction = <0x2>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x1e 0x14 0x1f 0x6e 0x1f 0x74>;
			status = "disabled";
			phandle = <0x20>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d90000 0x8000>;
			reg-names = "ufs_mem", "ufs_ice";
			interrupts = <0x0 0x109 0x4>;
			phys = <0x20>;
			phy-names = "ufsphy";
			lanes-per-direction = <0x2>;
			dev-ref-clk-freq = <0x0>;
			spm-level = <0x3>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x1f 0x70 0x1f 0xb 0x1f 0x6f 0x1f 0x79 0x1f 0x72 0x1e 0x14 0x1f 0x78 0x1f 0x76 0x1f 0x77>;
			freq-table-hz = <0x2faf080 0xbebc200 0x0 0x0 0x0 0x0 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0x16>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x0 0x0 0x1 0x2f5 0x0 0x0 0x7b 0x200 0x39a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x39a0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1f334 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x7cccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x247ae 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x9199a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x64000 0x7b 0x200 0x74a000 0x0 0x1 0x2f5 0x4b000 0x0>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "MAX";
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cpu-group-latency-us = <0x43 0x43>;
			qcom,pm-qos-default-cpu = <0x0>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			pinctrl-0 = <0x21>;
			pinctrl-1 = <0x22>;
			resets = <0x1f 0x4>;
			reset-names = "core_reset";
			non-removable;
			status = "disabled";
			phandle = <0x2bd>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x0 0x280000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x0>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x2>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x1>;
				qcom,allocate-on-request;
				label = "modem";
				phandle = <0x2be>;
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xff08 0x1 0x2 0xff08 0x1 0x3 0xff08 0x1 0x0 0xff08>;
			clock-frequency = <0x124f800>;
		};

		timer@17c20000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@17c21000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		qcom,ipcc@408000 {
			compatible = "qcom,ipcc";
			reg = <0x408000 0x1000>;
			interrupts = <0x0 0xe4 0x4>;
			interrupt-controller;
			#interrupt-cells = <0x3>;
			#mbox-cells = <0x2>;
			phandle = <0x91>;
		};

		interrupt-controller@b220000 {
			compatible = "qcom,lagoon-pdc";
			reg = <0xb220000 0x30000 0x17c000f0 0x64>;
			qcom,pdc-ranges = <0x0 0x1e0 0x5e 0x5e 0x261 0x1f 0x7d 0x3f 0x1 0x7e 0x28f 0xc 0x8a 0x8b 0xf>;
			#interrupt-cells = <0x2>;
			interrupt-parent = <0x1>;
			interrupt-controller;
			phandle = <0x27>;
		};

		rsc@18200000 {
			label = "apps_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0x18200000 0x10000 0x18210000 0x10000 0x18220000 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";
			interrupts = <0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x1>;
			phandle = <0x2bf>;

			system_pm {
				compatible = "qcom,system-pm";
			};

			msm_bus_apps_rsc {
				compatible = "qcom,msm-bus-rsc";
				qcom,msm-bus-id = <0x1f40>;
			};

			qcom,rpmhclk {
				compatible = "qcom,lagoon-rpmh-clk";
				#clock-cells = <0x1>;
				phandle = <0x1e>;
			};

			rpmh-regulator-smpa1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpa1";

				regulator-pm6350-s1 {
					regulator-name = "pm6350_s1";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0xf4240>;
					phandle = <0x2c0>;
				};
			};

			rpmh-regulator-smpa2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpa2";

				regulator-pm6350-s2 {
					regulator-name = "pm6350_s2";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x16ef18>;
					regulator-max-microvolt = <0x1f4000>;
					qcom,init-voltage = <0x16ef18>;
					phandle = <0x1b4>;
				};
			};

			rpmh-regulator-gfxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "gfx.lvl";

				regulator-pm6350-s3-level {
					regulator-name = "pm6350_s3_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x82>;
				};
			};

			rpmh-regulator-mxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mx.lvl";

				regulator-pm6350-s5-level {
					regulator-name = "pm6350_s5_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x2b>;
				};

				regulator-pm6350-s5-level-ao {
					regulator-name = "pm6350_s5_level_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x2c1>;
				};
			};

			rpmh-regulator-lcxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lcx.lvl";

				regulator-pm6350-l1-level {
					regulator-name = "pm6350_l1_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x24>;
				};
			};

			rpmh-regulator-ldoa2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l2 {
					regulator-name = "pm6350_l2";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x16ef18>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x16ef18>;
					qcom,init-mode = <0x2>;
					phandle = <0xbe>;
				};
			};

			rpmh-regulator-ldoa3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l3 {
					regulator-name = "pm6350_l3";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x2932e0>;
					qcom,init-mode = <0x2>;
					phandle = <0x75>;
				};
			};

			rpmh-regulator-ldoa4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l4 {
					regulator-name = "pm6350_l4";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x55f00>;
					regulator-max-microvolt = <0xc38e8>;
					qcom,init-voltage = <0x55f00>;
					qcom,init-mode = <0x2>;
					phandle = <0xae>;
				};
			};

			rpmh-regulator-ldoa5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l5 {
					regulator-name = "pm6350_l5";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x16ef18>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x16ef18>;
					qcom,init-mode = <0x2>;
					phandle = <0x2c2>;
				};
			};

			rpmh-regulator-ldoa6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l6 {
					regulator-name = "pm6350_l6";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x1a17b0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x1a17b0>;
					qcom,init-mode = <0x2>;
					phandle = <0x2c3>;
				};
			};

			rpmh-regulator-ldoa7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l7 {
					regulator-name = "pm6350_l7";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x2>;
					phandle = <0x1c>;
				};
			};

			rpmh-regulator-ldoa8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l8 {
					regulator-name = "pm6350_l8";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x2625a0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2625a0>;
					qcom,init-mode = <0x2>;
					phandle = <0x2c4>;
				};
			};

			rpmh-regulator-ldoa9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l9 {
					regulator-name = "pm6350_l9";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x33e528>;
					qcom,init-voltage = <0x192d50>;
					qcom,init-mode = <0x2>;
					phandle = <0x2c5>;
				};
			};

			rpmh-regulator-ldoa11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l11 {
					regulator-name = "pm6350_l11";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x2>;
					phandle = <0x19>;
				};
			};

			rpmh-regulator-ldoa12 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa12";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l12 {
					regulator-name = "pm6350_l12";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-mode = <0x2>;
					phandle = <0x2c6>;
				};
			};

			rpmh-regulator-ldoa13 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa13";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l13 {
					regulator-name = "pm6350_l13";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x8b290>;
					regulator-max-microvolt = <0x9eb10>;
					qcom,init-voltage = <0x8b290>;
					qcom,init-mode = <0x2>;
					phandle = <0x2c7>;
				};
			};

			rpmh-regulator-ldoa14 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa14";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l14 {
					regulator-name = "pm6350_l14";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					qcom,init-voltage = <0x19f0a0>;
					qcom,init-mode = <0x2>;
					phandle = <0x2c8>;
				};
			};

			rpmh-regulator-ldoa15 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa15";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l15 {
					regulator-name = "pm6350_l15";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13e9a8>;
					qcom,init-voltage = <0x10c8e0>;
					qcom,init-mode = <0x2>;
					phandle = <0x2c9>;
				};
			};

			rpmh-regulator-ldoa16 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa16";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l16 {
					regulator-name = "pm6350_l16";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0xcaa30>;
					regulator-max-microvolt = <0xe0da8>;
					qcom,init-voltage = <0xcaa30>;
					qcom,init-mode = <0x2>;
					phandle = <0xc0>;
				};
			};

			rpmh-regulator-lmxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "lmx.lvl";

				regulator-pm6350-l17-level {
					regulator-name = "pm6350_l17_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x25>;
				};
			};

			rpmh-regulator-ldoa18 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa18";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l18 {
					regulator-name = "pm6350_l18";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0xc0620>;
					regulator-max-microvolt = <0x1001a8>;
					qcom,init-voltage = <0xc0620>;
					qcom,init-mode = <0x2>;
					phandle = <0xbd>;
				};
			};

			rpmh-regulator-ldoa19 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa19";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l19 {
					regulator-name = "pm6350_l19";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-max-microvolt = <0x13e9a8>;
					qcom,init-voltage = <0x107ac0>;
					qcom,init-mode = <0x2>;
					phandle = <0x2ca>;
				};
			};

			rpmh-regulator-ldoa20 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa20";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l20 {
					regulator-name = "pm6350_l20";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x81650>;
					regulator-max-microvolt = <0xc38e8>;
					qcom,init-voltage = <0x81650>;
					qcom,init-mode = <0x2>;
					phandle = <0x2cb>;
				};
			};

			rpmh-regulator-ldoa21 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa21";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l21 {
					regulator-name = "pm6350_l21";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0xb7598>;
					regulator-max-microvolt = <0xc96a8>;
					qcom,init-voltage = <0xb7598>;
					qcom,init-mode = <0x2>;
					phandle = <0x2cc>;
				};
			};

			rpmh-regulator-ldoa22 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoa22";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6350-l22 {
					regulator-name = "pm6350_l22";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x107ac0>;
					regulator-max-microvolt = <0x13e9a8>;
					qcom,init-voltage = <0x107ac0>;
					qcom,init-mode = <0x2>;
					phandle = <0xbf>;
				};
			};

			rpmh-regulator-cxlvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "cx.lvl";

				regulator-pm6150a-s1-level {
					regulator-name = "pm6150a_s1_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x2a>;
				};

				regulator-pm6150a-s1-level-ao {
					regulator-name = "pm6150a_s1_level_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					qcom,min-dropout-voltage-level = <0xffffffff>;
					phandle = <0x81>;
				};

				regulator-cdev {
					compatible = "qcom,rpmh-reg-cdev";
					mboxes = <0x2 0x0>;
					qcom,reg-resource-name = "cx";
					#cooling-cells = <0x2>;
					phandle = <0x5e>;
				};
			};

			rpmh-regulator-msslvl {
				compatible = "qcom,rpmh-arc-regulator";
				qcom,resource-name = "mss.lvl";

				regulator-pm6150a-s6-level {
					regulator-name = "pm6150a_s6_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0xffff>;
					qcom,init-voltage-level = <0x10>;
					phandle = <0x2f>;
				};
			};

			rpmh-regulator-smpe8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "smpe8";

				regulator-pm6150a-s8 {
					regulator-name = "pm6150a_s8";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x4c6a8>;
					regulator-max-microvolt = <0x154938>;
					qcom,init-voltage = <0x4c6a8>;
					phandle = <0x1b2>;
				};
			};

			rpmh-regulator-ldoe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe1";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6150a-l1 {
					regulator-name = "pm6150a_l1";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x2>;
					phandle = <0x2cd>;
				};
			};

			rpmh-regulator-ldoe2 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe2";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6150a-l2 {
					regulator-name = "pm6150a_l2";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x11da50>;
					regulator-max-microvolt = <0x13e9a8>;
					qcom,init-voltage = <0x11da50>;
					qcom,init-mode = <0x2>;
					phandle = <0x1a>;
				};
			};

			rpmh-regulator-ldoe3 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe3";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6150a-l3 {
					regulator-name = "pm6150a_l3";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13d238>;
					qcom,init-voltage = <0x10c8e0>;
					qcom,init-mode = <0x2>;
					phandle = <0x2ce>;
				};
			};

			rpmh-regulator-ldoe4 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe4";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6150a-l4 {
					regulator-name = "pm6150a_l4";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x2>;
					phandle = <0x2cf>;
				};
			};

			rpmh-regulator-ldoe5 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe5";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6150a-l5 {
					regulator-name = "pm6150a_l5";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x2>;
					phandle = <0x2d0>;
				};
			};

			rpmh-regulator-ldoe6 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe6";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6150a-l6 {
					regulator-name = "pm6150a_l6";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x19f0a0>;
					qcom,init-mode = <0x2>;
					phandle = <0x2d1>;
				};
			};

			rpmh-regulator-ldoe7 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe7";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6150a-l7 {
					regulator-name = "pm6150a_l7";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2932e0>;
					qcom,init-mode = <0x2>;
					phandle = <0x2d2>;
				};
			};

			rpmh-regulator-ldoe8 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe8";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6150a-l8 {
					regulator-name = "pm6150a_l8";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x2>;
					phandle = <0x2d3>;
				};
			};

			rpmh-regulator-ldoe9 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe9";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6150a-l9 {
					regulator-name = "pm6150a_l9";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2932e0>;
					qcom,init-mode = <0x2>;
					phandle = <0x2d4>;
				};
			};

			rpmh-regulator-ldoe10 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe10";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6150a-l10 {
					regulator-name = "pm6150a_l10";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x33e528>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x2>;
					phandle = <0x1b>;
				};
			};

			rpmh-regulator-ldoe11 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "ldoe11";
				qcom,regulator-type = "pmic5-ldo";
				qcom,supported-modes = <0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0x1>;

				regulator-pm6150a-l11 {
					regulator-name = "pm6150a_l11";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x33e528>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-mode = <0x2>;
					phandle = <0xaf>;
				};
			};

			rpmh-regulator-bobe1 {
				compatible = "qcom,rpmh-vrm-regulator";
				qcom,resource-name = "bobe1";
				qcom,regulator-type = "pmic5-bob";
				qcom,supported-modes = <0x0 0x2 0x4>;
				qcom,mode-threshold-currents = <0x0 0xf4240 0x1e8480>;
				qcom,send-defaults;

				regulator-pm6150a-bob {
					regulator-name = "pm6150a_bob";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x53cd20>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x0>;
					phandle = <0x1b3>;
				};

				regulator-pm6150a-bob-ao {
					regulator-name = "pm6150a_bob_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x53cd20>;
					qcom,init-voltage = <0x18b820>;
					qcom,init-mode = <0x3>;
					phandle = <0x2d5>;
				};
			};
		};

		rsc@af20000 {
			label = "disp_rsc";
			compatible = "qcom,rpmh-rsc";
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";
			interrupts = <0x0 0x81 0x4>;
			qcom,tcs-offset = <0x1c00>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x2 0x0 0x0 0x1 0x1 0x1 0x3 0x0>;
			phandle = <0x2d6>;

			msm_bus_disp_rsc {
				compatible = "qcom,msm-bus-rsc";
				qcom,msm-bus-id = <0x1f41>;
			};

			sde_rsc_rpmh {
				compatible = "qcom,sde-rsc-rpmh";
				cell-index = <0x0>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x1 0x5 0x4>;
			phandle = <0x2d7>;
		};

		cache-controller@9200000 {
			compatible = "lagoon-llcc-v1";
			reg = <0x9200000 0x50000 0x9600000 0x50000>;
			reg-names = "llcc_base", "llcc_broadcast_base";
			cap-based-alloc-and-pwr-collapse;
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			reg = <0x146aa000 0x1000>;
			ranges = <0x0 0x146aa000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0x2d8>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		dcc_v2@109f000 {
			compatible = "qcom,dcc-v2";
			reg = <0x109f000 0x1000 0x1026000 0x2000>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0x6000>;
			qcom,curr-link-list = <0x4>;
			qcom,data-sink = "sram";
			qcom,link-list = <0x0 0x18000024 0x1 0x0 0x0 0x18000040 0x1 0x0 0x0 0x18010024 0x1 0x0 0x0 0x18010040 0x1 0x0 0x0 0x18020024 0x1 0x0 0x0 0x18020040 0x1 0x0 0x0 0x18030024 0x1 0x0 0x0 0x18030040 0x1 0x0 0x0 0x18040024 0x1 0x0 0x0 0x18040040 0x1 0x0 0x0 0x18050024 0x1 0x0 0x0 0x18050040 0x1 0x0 0x0 0x18060024 0x1 0x0 0x0 0x18060040 0x1 0x0 0x0 0x18070024 0x1 0x0 0x0 0x18070040 0x1 0x0 0x0 0x18080024 0x1 0x0 0x0 0x18080040 0x1 0x0 0x0 0x18080044 0x1 0x0 0x0 0x18080048 0x1 0x0 0x0 0x1808004c 0x1 0x0 0x0 0x18080054 0x1 0x0 0x0 0x1808006c 0x1 0x0 0x0 0x18080070 0x1 0x0 0x0 0x18080074 0x1 0x0 0x0 0x18080078 0x1 0x0 0x0 0x1808007c 0x1 0x0 0x0 0x180800f4 0x1 0x0 0x0 0x180800f8 0x1 0x0 0x0 0x18080104 0x1 0x0 0x0 0x18080118 0x1 0x0 0x0 0x1808011c 0x1 0x0 0x0 0x18080128 0x1 0x0 0x0 0x1808012c 0x1 0x0 0x0 0x18080130 0x1 0x0 0x0 0x18080134 0x1 0x0 0x0 0x18080138 0x1 0x0 0x0 0x180801b4 0x1 0x0 0x0 0x180801b8 0x1 0x0 0x0 0x180801bc 0x1 0x0 0x0 0x180801f0 0x1 0x0 0x0 0x18280000 0x1 0x0 0x0 0x18282000 0x1 0x0 0x0 0x18284000 0x1 0x0 0x0 0x18200010 0x1 0x0 0x0 0x18200030 0x1 0x0 0x0 0x18200038 0x1 0x0 0x0 0x18200048 0x1 0x0 0x0 0x18220038 0x1 0x0 0x0 0x18220040 0x1 0x0 0x0 0x182200d0 0x1 0x0 0x0 0x18220010 0x1 0x0 0x0 0x18220030 0x1 0x0 0x0 0x18200400 0x1 0x0 0x0 0x18200404 0x1 0x0 0x0 0x18200408 0x1 0x0 0x0 0xb201020 0x1 0x0 0x0 0xb201024 0x1 0x0 0x0 0xb20103c 0x1 0x0 0x0 0xb204510 0x1 0x0 0x0 0xb204514 0x1 0x0 0x0 0xb204520 0x1 0x0 0x0 0x1800005c 0x1 0x0 0x0 0x1801005c 0x1 0x0 0x0 0x1802005c 0x1 0x0 0x0 0x1803005c 0x1 0x0 0x0 0x1804005c 0x1 0x0 0x0 0x1805005c 0x1 0x0 0x0 0x1806005c 0x1 0x0 0x0 0x1807005c 0x1 0x0 0x0 0x17c0003c 0x1 0x0 0x0 0x18101908 0x1 0x0 0x0 0x18101c18 0x1 0x0 0x0 0x18390810 0x1 0x0 0x0 0x18390814 0x1 0x0 0x0 0x18390818 0x1 0x0 0x0 0x18393a84 0x1 0x0 0x0 0x18100908 0x1 0x0 0x0 0x18100c18 0x1 0x0 0x0 0x183a0810 0x1 0x0 0x0 0x183a0814 0x1 0x0 0x0 0x183a0818 0x1 0x0 0x0 0x183a3a84 0x2 0x0 0x0 0x18393500 0x1 0x0 0x0 0x183a3500 0x1 0x0 0x0 0x18280000 0x4 0x0 0x0 0x18284000 0x4 0x0 0x0 0x18280084 0x1 0x0 0x0 0x18282000 0x4 0x0 0x0 0x18282028 0x1 0x0 0x0 0x18282038 0x1 0x0 0x0 0x18282080 0x5 0x0 0x0 0xc201244 0x1 0x0 0x0 0xc202244 0x1 0x0 0x0 0x18300000 0x1 0x0 0x0 0x1829208c 0x1 0x0 0x0 0x1832102c 0x1 0x0 0x0 0x18321044 0x1 0x0 0x0 0x18321700 0x1 0x0 0x0 0x18321710 0x1 0x0 0x0 0x1832176c 0x1 0x0 0x0 0x18321818 0x1 0x0 0x0 0x1832181c 0x1 0x0 0x0 0x18321824 0x1 0x0 0x0 0x18321920 0x1 0x0 0x0 0x18322c14 0x1 0x0 0x0 0x18322c18 0x1 0x0 0x0 0x1832302c 0x1 0x0 0x0 0x18323044 0x1 0x0 0x0 0x18323710 0x1 0x0 0x0 0x1832376c 0x1 0x0 0x0 0x18323818 0x1 0x0 0x0 0x1832381c 0x1 0x0 0x0 0x18323824 0x1 0x0 0x0 0x18323920 0x1 0x0 0x0 0x18324c18 0x1 0x0 0x0 0x1832582c 0x1 0x0 0x0 0x18325844 0x1 0x0 0x0 0x18325f10 0x1 0x0 0x0 0x18325f6c 0x1 0x0 0x0 0x18326018 0x1 0x0 0x0 0x1832601c 0x1 0x0 0x0 0x18326024 0x1 0x0 0x0 0x18326120 0x1 0x0 0x0 0x18327414 0x1 0x0 0x0 0x18327418 0x1 0x0 0x0 0x1837103c 0x1 0x0 0x0 0x18371034 0x1 0x0 0x0 0x18371810 0x1 0x0 0x0 0x18371814 0x1 0x0 0x0 0x18200040 0x1 0x0 0x0 0x18371820 0x1 0x0 0x0 0x18325f04 0x1 0x0 0x0 0x18325f00 0x1 0x0 0x0 0x18325f2c 0x1 0x0 0x0 0x1837903c 0x1 0x0 0x0 0x18379034 0x1 0x0 0x0 0x18379810 0x1 0x0 0x0 0x18379814 0x1 0x0 0x0 0x1837981c 0x1 0x0 0x0 0x18379820 0x1 0x0 0x0 0x18323700 0x1 0x0 0x0 0x18323704 0x1 0x0 0x0 0x1832372c 0x1 0x0 0x0 0x9680000 0x3 0x0 0x2 0x8 0x0 0x0 0x0 0x9681000 0x3 0x0 0x2 0x1 0x0 0x0 0x0 0x9680078 0x1 0x0 0x0 0x9681008 0x79 0x0 0x2 0xa6 0x0 0x0 0x0 0x9681008 0x1 0x0 0x0 0x968100c 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x968103c 0x1 0x0 0x0 0x9698100 0x1 0x0 0x0 0x9698104 0x1 0x0 0x0 0x9698108 0x1 0x0 0x0 0x9698110 0x1 0x0 0x0 0x9698120 0x1 0x0 0x0 0x9698124 0x1 0x0 0x0 0x9698128 0x1 0x0 0x0 0x969812c 0x1 0x0 0x0 0x9698130 0x1 0x0 0x0 0x9698134 0x1 0x0 0x0 0x9698138 0x1 0x0 0x0 0x969813c 0x1 0x0 0x1 0x11100c 0x1 0x0 0x1 0x110144 0x1 0x0 0x1 0x11102c 0x1 0x0 0x0 0x16e0300 0x1 0x0 0x0 0x16e0400 0x1 0x0 0x0 0x16e0408 0x1 0x0 0x0 0x16e0410 0x1 0x0 0x0 0x16e0420 0x1 0x0 0x0 0x16e0424 0x1 0x0 0x0 0x16e0428 0x1 0x0 0x0 0x16e042c 0x1 0x0 0x0 0x16e0430 0x1 0x0 0x0 0x16e0434 0x1 0x0 0x0 0x16e0438 0x1 0x0 0x0 0x16e043c 0x1 0x0 0x0 0x16e0688 0x1 0x0 0x0 0x16e0690 0x1 0x0 0x0 0x16e0700 0x1 0x0 0x0 0x1700204 0x1 0x0 0x0 0x1700240 0x1 0x0 0x0 0x1700248 0x1 0x0 0x0 0x1700288 0x1 0x0 0x0 0x1700290 0x1 0x0 0x0 0x1700300 0x1 0x0 0x0 0x1700304 0x1 0x0 0x0 0x1700308 0x1 0x0 0x0 0x170030c 0x1 0x0 0x0 0x1700310 0x1 0x0 0x0 0x1700400 0x1 0x0 0x0 0x1700404 0x1 0x0 0x0 0x1700488 0x1 0x0 0x0 0x1700490 0x1 0x0 0x0 0x1700500 0x1 0x0 0x0 0x1700504 0x1 0x0 0x0 0x1700508 0x1 0x0 0x0 0x170050c 0x1 0x0 0x0 0x1700c00 0x1 0x0 0x0 0x1700c04 0x1 0x0 0x0 0x1700c08 0x1 0x0 0x0 0x1700c10 0x1 0x0 0x0 0x1700c20 0x1 0x0 0x0 0x1700c24 0x1 0x0 0x0 0x1700c28 0x1 0x0 0x0 0x1700c2c 0x1 0x0 0x0 0x1700c30 0x1 0x0 0x0 0x1700c34 0x1 0x0 0x0 0x1700c38 0x1 0x0 0x0 0x1700c3c 0x1 0x0 0x0 0x1620000 0x1 0x0 0x0 0x1620004 0x1 0x0 0x0 0x1620008 0x1 0x0 0x0 0x1620010 0x1 0x0 0x0 0x1620020 0x1 0x0 0x0 0x1620024 0x1 0x0 0x0 0x1620028 0x1 0x0 0x0 0x162002c 0x1 0x0 0x0 0x1620030 0x1 0x0 0x0 0x1620034 0x1 0x0 0x0 0x1620038 0x1 0x0 0x0 0x162003c 0x1 0x0 0x0 0x1620200 0x1 0x0 0x0 0x1620204 0x1 0x0 0x0 0x1620240 0x1 0x0 0x0 0x1620248 0x1 0x0 0x0 0x1620288 0x1 0x0 0x0 0x162028c 0x1 0x0 0x0 0x1620290 0x1 0x0 0x0 0x1620294 0x1 0x0 0x0 0x16202a8 0x1 0x0 0x0 0x16202ac 0x1 0x0 0x0 0x16202b0 0x1 0x0 0x0 0x16202b4 0x1 0x0 0x0 0x1620300 0x1 0x0 0x0 0x1620400 0x1 0x0 0x0 0x1620404 0x1 0x0 0x0 0x1620488 0x1 0x0 0x0 0x1620490 0x1 0x0 0x0 0x1620500 0x1 0x0 0x0 0x1620504 0x1 0x0 0x0 0x1620508 0x1 0x0 0x0 0x162050c 0x1 0x0 0x0 0x1620510 0x1 0x0 0x0 0x1620600 0x1 0x0 0x0 0x1620604 0x1 0x0 0x0 0x1620688 0x1 0x0 0x0 0x1620690 0x1 0x0 0x0 0x1620700 0x1 0x0 0x0 0x1620704 0x1 0x0 0x0 0x1620708 0x1 0x0 0x0 0x162070c 0x1 0x0 0x0 0x1620710 0x1 0x0 0x0 0x1620800 0x1 0x0 0x0 0x1620804 0x1 0x0 0x0 0x1620900 0x1 0x0 0x0 0x1620a00 0x1 0x0 0x0 0x1620a04 0x1 0x0 0x0 0x1620b00 0x1 0x0 0x0 0x1620b04 0x1 0x0 0x0 0x1639000 0x1 0x0 0x0 0x1639004 0x1 0x0 0x0 0x3c41800 0x1 0x0 0x0 0x3c41804 0x1 0x0 0x0 0x3c41880 0x1 0x0 0x0 0x3c41888 0x1 0x0 0x0 0x3c41890 0x1 0x0 0x0 0x3c41900 0x1 0x0 0x0 0x3c41a00 0x1 0x0 0x0 0x3c41a04 0x1 0x0 0x0 0x3c41a40 0x1 0x0 0x0 0x3c41a48 0x1 0x0 0x0 0x3c41c00 0x1 0x0 0x0 0x3c41c04 0x1 0x0 0x0 0x3c41d00 0x1 0x0 0x0 0x3c42680 0x1 0x0 0x0 0x3c42684 0x1 0x0 0x0 0x3c42688 0x1 0x0 0x0 0x3c42690 0x1 0x0 0x0 0x3c42698 0x1 0x0 0x0 0x3c426a0 0x1 0x0 0x0 0x3c426a4 0x1 0x0 0x0 0x3c426a8 0x1 0x0 0x0 0x3c426ac 0x1 0x0 0x0 0x3c426b0 0x1 0x0 0x0 0x3c426b4 0x1 0x0 0x0 0x3c426b8 0x1 0x0 0x0 0x3c426bc 0x1 0x0 0x0 0x9681010 0x1 0x0 0x0 0x9681014 0x1 0x0 0x0 0x9681018 0x1 0x0 0x0 0x968101c 0x1 0x0 0x0 0x9681020 0x1 0x0 0x0 0x9681024 0x1 0x0 0x0 0x9681028 0x1 0x0 0x0 0x968102c 0x1 0x0 0x0 0x9681030 0x1 0x0 0x0 0x9681034 0x1 0x0 0x0 0x968103c 0x1 0x0 0x0 0x9692000 0x1 0x0 0x0 0x9692004 0x1 0x0 0x0 0x9692008 0x1 0x0 0x0 0x9692040 0x1 0x0 0x0 0x9692048 0x1 0x0 0x0 0x9695000 0x1 0x0 0x0 0x9695004 0x1 0x0 0x0 0x9695080 0x1 0x0 0x0 0x9695084 0x1 0x0 0x0 0x9695088 0x1 0x0 0x0 0x969508c 0x1 0x0 0x0 0x9695090 0x1 0x0 0x0 0x9695094 0x1 0x0 0x0 0x96950a0 0x1 0x0 0x0 0x96950a8 0x1 0x0 0x0 0x96950b0 0x1 0x0 0x0 0x9695100 0x1 0x0 0x0 0x9695104 0x1 0x0 0x0 0x9695108 0x1 0x0 0x0 0x969510c 0x1 0x0 0x0 0x9695110 0x1 0x0 0x0 0x9695114 0x1 0x0 0x0 0x9695118 0x1 0x0 0x0 0x969511c 0x1 0x0 0x0 0x9696000 0x1 0x0 0x0 0x9696004 0x1 0x0 0x0 0x9696080 0x1 0x0 0x0 0x9696088 0x1 0x0 0x0 0x9696090 0x1 0x0 0x0 0x9696100 0x1 0x0 0x0 0x9696104 0x1 0x0 0x0 0x9696108 0x1 0x0 0x0 0x969610c 0x1 0x0 0x0 0x9696114 0x1 0x0 0x0 0x9696118 0x1 0x0 0x0 0x969611c 0x1 0x0 0x0 0x9698000 0x1 0x0 0x0 0x9698004 0x1 0x0 0x0 0x9698008 0x1 0x0 0x0 0x9698010 0x1 0x0 0x0 0x9698100 0x1 0x0 0x0 0x9698104 0x1 0x0 0x0 0x9698108 0x1 0x0 0x0 0x9698110 0x1 0x0 0x0 0x9698118 0x1 0x0 0x0 0x9698120 0x1 0x0 0x0 0x9698124 0x1 0x0 0x0 0x9698128 0x1 0x0 0x0 0x969812c 0x1 0x0 0x0 0x9698130 0x1 0x0 0x0 0x9698134 0x1 0x0 0x0 0x9698138 0x1 0x0 0x0 0x969813c 0x1 0x0 0x0 0x9698200 0x1 0x0 0x0 0x9698204 0x1 0x0 0x0 0x9698240 0x1 0x0 0x0 0x9698244 0x1 0x0 0x0 0x9698248 0x1 0x0 0x0 0x969824c 0x1 0x0 0x0 0x1b9064 0x1 0x0 0x0 0x1b906c 0x1 0x0 0x0 0x610100 0xb 0x0 0x0 0x9220480 0x1 0x0 0x0 0x9232100 0x1 0x0 0x0 0x92360b0 0x1 0x0 0x0 0x9236044 0x1 0x0 0x0 0x9236048 0x1 0x0 0x0 0x923604c 0x1 0x0 0x0 0x9236050 0x1 0x0 0x0 0x923e030 0x1 0x0 0x0 0x9241000 0x1 0x0 0x0 0x9248048 0x1 0x0 0x0 0x9248058 0x1 0x0 0x0 0x924805c 0x1 0x0 0x0 0x9248060 0x1 0x0 0x0 0x9248064 0x1 0x0 0x0 0x9222408 0x1 0x0 0x0 0x9220344 0x1 0x0 0x0 0x9220348 0x1 0x0 0x0 0x922358c 0x1 0x0 0x0 0x9222398 0x1 0x0 0x0 0x92223a4 0x1 0x0 0x0 0x923201c 0x1 0x0 0x0 0x9232020 0x1 0x0 0x0 0x9232024 0x1 0x0 0x0 0x9232028 0x1 0x0 0x0 0x923202c 0x1 0x0 0x0 0x9232050 0x1 0x0 0x0 0x9236028 0x1 0x0 0x0 0x923602c 0x1 0x0 0x0 0x9236030 0x1 0x0 0x0 0x9236034 0x1 0x0 0x0 0x9236038 0x1 0x0 0x0 0x9236040 0x1 0x0 0x0 0x9236054 0x1 0x0 0x0 0x9236060 0x1 0x0 0x0 0x9260400 0x1 0x0 0x0 0x9260410 0x1 0x0 0x0 0x9260414 0x1 0x0 0x0 0x9260418 0x1 0x0 0x0 0x9260420 0x1 0x0 0x0 0x9260424 0x1 0x0 0x0 0x9260430 0x1 0x0 0x0 0x9260440 0x1 0x0 0x0 0x9260448 0x1 0x0 0x0 0x92604a0 0x1 0x0 0x0 0x92604b8 0x1 0x0 0x0 0x9265804 0x1 0x0 0x0 0x9266418 0x1 0x0 0x0 0x92e0400 0x1 0x0 0x0 0x92e0410 0x1 0x0 0x0 0x92e0414 0x1 0x0 0x0 0x92e0418 0x1 0x0 0x0 0x92e0420 0x1 0x0 0x0 0x92e0424 0x1 0x0 0x0 0x92e0430 0x1 0x0 0x0 0x92e0440 0x1 0x0 0x0 0x92e0448 0x1 0x0 0x0 0x92e04a0 0x1 0x0 0x0 0x92e04b8 0x1 0x0 0x0 0x92e5804 0x1 0x0 0x0 0x92e6418 0x1 0x0 0x0 0x92e5b1c 0x1 0x0 0x0 0x92e6420 0x1 0x0 0x0 0x92e04d4 0x1 0x0 0x0 0x92604b0 0x1 0x0 0x0 0x92e0404 0x1 0x0 0x0 0x92e04b0 0x1 0x0 0x0 0x92e04d0 0x1 0x0 0x0 0x9260404 0x1 0x0 0x0 0x9265840 0x1 0x0 0x0 0x9265b18 0x1 0x0 0x0 0x9600000 0x1 0x0 0x0 0x9600004 0x1 0x0 0x0 0x9601000 0x1 0x0 0x0 0x9601004 0x1 0x0 0x0 0x9602000 0x1 0x0 0x0 0x9602004 0x1 0x0 0x0 0x9603000 0x1 0x0 0x0 0x9603004 0x1 0x0 0x0 0x9604000 0x1 0x0 0x0 0x9604004 0x1 0x0 0x0 0x9605000 0x1 0x0 0x0 0x9605004 0x1 0x0 0x0 0x9606000 0x1 0x0 0x0 0x9606004 0x1 0x0 0x0 0x9607000 0x1 0x0 0x0 0x9607004 0x1 0x0 0x0 0x9608000 0x1 0x0 0x0 0x9608004 0x1 0x0 0x0 0x9609000 0x1 0x0 0x0 0x9609004 0x1 0x0 0x0 0x960a000 0x1 0x0 0x0 0x960a004 0x1 0x0 0x0 0x960b000 0x1 0x0 0x0 0x960b004 0x1 0x0 0x0 0x960c000 0x1 0x0 0x0 0x960c004 0x1 0x0 0x0 0x960d000 0x1 0x0 0x0 0x960d004 0x1 0x0 0x0 0x960e000 0x1 0x0 0x0 0x960e004 0x1 0x0 0x0 0x960f000 0x1 0x0 0x0 0x960f004 0x1 0x0 0x0 0x9610000 0x1 0x0 0x0 0x9610004 0x1 0x0 0x0 0x9611000 0x1 0x0 0x0 0x9611004 0x1 0x0 0x0 0x9612000 0x1 0x0 0x0 0x9612004 0x1 0x0 0x0 0x9613000 0x1 0x0 0x0 0x9613004 0x1 0x0 0x0 0x9614000 0x1 0x0 0x0 0x9614004 0x1 0x0 0x0 0x9615000 0x1 0x0 0x0 0x9615004 0x1 0x0 0x0 0x9616000 0x1 0x0 0x0 0x9616004 0x1 0x0 0x0 0x9617000 0x1 0x0 0x0 0x9617004 0x1 0x0 0x0 0x9618000 0x1 0x0 0x0 0x9618004 0x1 0x0 0x0 0x9619000 0x1 0x0 0x0 0x9619004 0x1 0x0 0x0 0x961a000 0x1 0x0 0x0 0x961a004 0x1 0x0 0x0 0x961b000 0x1 0x0 0x0 0x961b004 0x1 0x0 0x0 0x961c000 0x1 0x0 0x0 0x961c004 0x1 0x0 0x0 0x961d000 0x1 0x0 0x0 0x961d004 0x1 0x0 0x0 0x961e000 0x1 0x0 0x0 0x961e004 0x1 0x0 0x0 0x961f000 0x1 0x0 0x0 0x961f004 0x1 0x0 0x0 0x9050008 0x1 0x0 0x0 0x9050068 0x1 0x0 0x0 0x9050078 0x1 0x0 0x0 0x90b0280 0x1 0x0 0x0 0x90b0288 0x1 0x0 0x0 0x90b028c 0x1 0x0 0x0 0x90b0290 0x1 0x0 0x0 0x90b0294 0x1 0x0 0x0 0x90b0298 0x1 0x0 0x0 0x90b029c 0x1 0x0 0x0 0x90b02a0 0x1 0x0 0x0 0x90b0004 0x1 0x0 0x0 0x90c012c 0x1 0x0 0x0 0x90c8040 0x1 0x0 0x0 0x9186048 0x1 0x0 0x0 0x9186054 0x1 0x0 0x0 0x9186164 0x1 0x0 0x0 0x9186170 0x1 0x0 0x0 0x9186078 0x1 0x0 0x0 0x9186264 0x1 0x0 0x0 0x9250110 0x1 0x0 0x0 0x9223318 0x1 0x0>;
			phandle = <0x2d9>;
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x4 0x1fd3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		qseecom@c1700000 {
			compatible = "qcom,qseecom";
			reg = <0xc1700000 0x3200000>;
			reg-names = "secapp-region";
			memory-region = <0x23>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x2>;
			phandle = <0x2da>;
		};

		smcinvoke@c1700000 {
			compatible = "qcom,smcinvoke";
			reg = <0xc1700000 0x2200000>;
			reg-names = "secapp-region";
			phandle = <0x2db>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x493e0>;
			clocks = <0x1f 0x44>;
			clock-names = "iface_clk";
			phandle = <0x2dc>;
		};

		tz-log@146aa720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x2dd>;
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x4>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,bam-ee = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x17 0x424 0x11 0x17 0x434 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x2de>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x4>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x0>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x17 0x426 0x11 0x17 0x436 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x2df>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x17 0x432 0x0 0x17 0x438 0x1 0x17 0x43f 0x0>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x17 0x433 0x0 0x17 0x43c 0x1 0x17 0x43e 0x0>;
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x2e0>;
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x0 0x0 0x4 0x0 0x1 0x4>;
			qcom,bark-time = <0x3a98>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100 0x10100 0x10100 0x25900 0x25900>;
			phandle = <0x2e1>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x18060058 0x18070058>;
			qcom,config-arr = <0x18060060 0x18070060>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x1 0x6 0x4 0x0 0x23 0x4>;
			interrupt-names = "l1-l2-faultirq", "l3-scu-faultirq";
		};

		qcom,lpass@3000000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x3000000 0x100>;
			vdd_lpi_cx-supply = <0x24>;
			qcom,vdd_lpi_cx-uV-uA = <0x180 0x0>;
			vdd_lpi_mx-supply = <0x25>;
			qcom,vdd_lpi_mx-uV-uA = <0x180 0x0>;
			qcom,proxy-reg-names = "vdd_lpi_cx", "vdd_lpi_mx";
			clocks = <0x1e 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x1>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,minidump-id = <0x5>;
			qcom,sysmon-id = <0x1>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0x26>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interrupts-extended = <0x27 0x6 0x4 0x28 0x0 0x0 0x28 0x1 0x0 0x28 0x2 0x0 0x28 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack";
			qcom,smem-states = <0x29 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x2 0x0>;
			mbox-names = "adsp-pil";
		};

		qcom,turing@8300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x2a>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mx-supply = <0x2b>;
			qcom,vdd_mx-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			clocks = <0x1e 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,minidump-id = <0x7>;
			qcom,sysmon-id = <0x7>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0x2c>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			qcom,msm-bus,name = "pil-cdsp";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x9a 0x335 0x0 0x0 0x9a 0x335 0x0 0x1>;
			interrupts-extended = <0x1 0x0 0x242 0x1 0x2d 0x0 0x0 0x2d 0x1 0x0 0x2d 0x2 0x0 0x2d 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack";
			qcom,smem-states = <0x2e 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x2 0x0>;
			mbox-names = "cdsp-pil";
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x1e 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x2a>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			vdd_mss-supply = <0x2f>;
			qcom,vdd_mss-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mss";
			qcom,firmware-name = "modem";
			memory-region = <0x30>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x4>;
			qcom,smem-id = <0x1a5>;
			qcom,signal-aop;
			qcom,minidump-id = <0x3>;
			qcom,aux-minidump-ids = <0x4>;
			qcom,complete-ramdump;
			interrupts-extended = <0x1 0x0 0x88 0x1 0x31 0x0 0x0 0x31 0x1 0x0 0x31 0x2 0x0 0x31 0x3 0x0 0x31 0x7 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack", "qcom,shutdown-ack";
			qcom,msm-bus,name = "pil-modem";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x81 0x200 0x0 0x0 0x81 0x200 0x0 0x7cb000>;
			qcom,smem-states = <0x32 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x2 0x0>;
			mbox-names = "mss-pil";
			phandle = <0x2e2>;
		};

		thermal-zones {
			phandle = <0x2e3>;

			pm6350_tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x33>;
				wake-capable-sensor;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2e4>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2e5>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2e6>;
					};
				};
			};

			pm7250b-tz {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x34>;
				wake-capable-sensor;
				phandle = <0x2e7>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2e8>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2e9>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			pm7250b-ibat-lvl0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x35 0x0>;
				wake-capable-sensor;

				trips {

					ibat-lvl0 {
						temperature = <0x157c>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2ea>;
					};
				};
			};

			pm7250b-ibat-lvl1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x35 0x1>;
				wake-capable-sensor;

				trips {

					ibat-lvl1 {
						temperature = <0x1770>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2eb>;
					};
				};
			};

			pm7250b-vbat-lvl0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x35 0x2>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl0 {
						temperature = <0xbb8>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2ec>;
					};
				};
			};

			pm7250b-vbat-lvl1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x35 0x3>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl1 {
						temperature = <0xaf0>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2ed>;
					};
				};
			};

			pm7250b-vbat-lvl2 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x35 0x4>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl2 {
						temperature = <0xa28>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2ee>;
					};
				};
			};

			pm7250b-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x35 0x5>;
				wake-capable-sensor;

				trips {

					b-bcl-lvl0 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2ef>;
					};
				};
			};

			pm7250b-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x35 0x6>;
				wake-capable-sensor;

				trips {

					b-bcl-lvl1 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2f0>;
					};
				};
			};

			pm7250b-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x35 0x7>;
				wake-capable-sensor;

				trips {

					b-bcl-lvl2 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2f1>;
					};
				};
			};

			soc {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x36>;
				wake-capable-sensor;
				tracks-low;

				trips {

					soc-trip {
						temperature = <0xa>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2f2>;
					};
				};
			};

			pm6150l-tz {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x37>;
				wake-capable-sensor;
				phandle = <0x2f3>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2f4>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x2f5>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			pm6150l-vph-lvl0 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x38 0x2>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl0 {
						temperature = <0xbb8>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2f6>;
					};
				};
			};

			pm6150l-vph-lvl1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x38 0x3>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl1 {
						temperature = <0xabe>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2f7>;
					};
				};
			};

			pm6150l-vph-lvl2 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x38 0x4>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl2 {
						temperature = <0x9c4>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x2f8>;
					};
				};
			};

			pm6150l-bcl-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x38 0x5>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl0 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2f9>;
					};
				};
			};

			pm6150l-bcl-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x38 0x6>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl1 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2fa>;
					};
				};
			};

			pm6150l-bcl-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x38 0x7>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl2 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x2fb>;
					};
				};
			};

			modem-lte-sub6-pa1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa2 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-skin-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0xa>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-wifi-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x17>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-ambient-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x18>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x19>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-streamer-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0xd>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-mod-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0xe>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-mod-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0xf>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-mod-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x10>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-mod-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x11>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x1a>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x1b>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x39 0x1c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-4-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-5-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0xa>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0xb>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0xc>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0xd>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3a 0xe>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			audio-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-core-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-core-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-vec-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-scl-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			npu-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0xa>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x3b 0xb>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-max-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gpu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x3c>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x3c>;
						cooling-device = <0x3d 0xffffffff 0xffffffff>;
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x3a 0x1>;
				wake-capable-sensor;

				trips {

					cpu00-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x3e>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0x3e>;
						cooling-device = <0x3f 0x1 0x1>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x3a 0x2>;
				wake-capable-sensor;

				trips {

					cpu01-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x40>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0x40>;
						cooling-device = <0x41 0x1 0x1>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x3a 0x3>;
				wake-capable-sensor;

				trips {

					cpu02-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x42>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0x42>;
						cooling-device = <0x43 0x1 0x1>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3a 0x4>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu03-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x44>;
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0x44>;
						cooling-device = <0x45 0x1 0x1>;
					};
				};
			};

			cpu-0-4-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3a 0x5>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu04-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x46>;
					};
				};

				cooling-maps {

					cpu04_cdev {
						trip = <0x46>;
						cooling-device = <0x47 0x1 0x1>;
					};
				};
			};

			cpu-0-5-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3a 0x6>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu05-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x48>;
					};
				};

				cooling-maps {

					cpu05_cdev {
						trip = <0x48>;
						cooling-device = <0x49 0x1 0x1>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3a 0x9>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu10-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x4a>;
					};
				};

				cooling-maps {

					cpu10_cdev {
						trip = <0x4a>;
						cooling-device = <0x4b 0x1 0x1>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3a 0xa>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu11-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x4c>;
					};
				};

				cooling-maps {

					cpu11_cdev {
						trip = <0x4c>;
						cooling-device = <0x4b 0x1 0x1>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3a 0xb>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu12-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x4d>;
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0x4d>;
						cooling-device = <0x4e 0x1 0x1>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3a 0xc>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cpu13-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x4f>;
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0x4f>;
						cooling-device = <0x4e 0x1 0x1>;
					};
				};
			};

			q6-hvx-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3b 0x4>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					cxip-trip {
						temperature = <0x17318>;
						hysteresis = <0x4e20>;
						type = "passive";
						phandle = <0x50>;
					};

					q6-hvx-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x52>;
					};

					q6-hvx-trip1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x54>;
					};
				};

				cooling-maps {

					cxip-cdev {
						trip = <0x50>;
						cooling-device = <0x51 0x1 0x1>;
					};

					cdsp-cdev0 {
						trip = <0x52>;
						cooling-device = <0x53 0xffffffff 0xffffffff>;
					};

					cdsp-cdev1 {
						trip = <0x54>;
						cooling-device = <0x53 0x4 0x4>;
					};

					modem-pa-cdev {
						trip = <0x54>;
						cooling-device = <0x55 0x3 0x3>;
					};

					modem-tj-cdev {
						trip = <0x54>;
						cooling-device = <0x56 0x3 0x3>;
					};

					npu_cdev {
						trip = <0x54>;
						cooling-device = <0x57 0xfffffffe 0xfffffffe>;
					};

					gpu-cdev {
						trip = <0x54>;
						cooling-device = <0x3d 0xfffffffc 0xfffffffc>;
					};
				};
			};

			chg-skin-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x58 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			conn-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x58 0x4f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdm-skin-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x59 0x4e>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0xea60>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			rfc-cam-pa3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5a 0x53>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x59 0x54>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			quiet-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x59 0x55>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa-therm0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x59 0x4f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa-therm1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x59 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			xo-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5b 0x644>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			npu-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3b 0xa>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					npu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x5c>;
					};
				};

				cooling-maps {

					npu_cdev {
						trip = <0x5c>;
						cooling-device = <0x57 0xffffffff 0xffffffff>;
					};
				};
			};

			min-temp-0-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3a 0x10>;
				thermal-governor = "low_limits_floor";
				wake-capable-sensor;
				tracks-low;

				trips {

					active-config0 {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x5d>;
					};
				};

				cooling-maps {

					wcss_cx_vdd_cdev {
						trip = <0x5d>;
						cooling-device = <0x5e 0x0 0x0>;
					};
				};
			};

			min-temp-0-lowc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3a 0x10>;
				thermal-governor = "low_limits_cap";
				wake-capable-sensor;
				tracks-low;

				trips {

					active-config0 {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x5f>;
					};
				};

				cooling-maps {

					lmh_cpu0_cdev {
						trip = <0x5f>;
						cooling-device = <0x60 0x1 0x1>;
					};

					lmh_cpu6_cdev {
						trip = <0x5f>;
						cooling-device = <0x61 0x1 0x1>;
					};
				};
			};

			min-temp-1-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3b 0x10>;
				thermal-governor = "low_limits_floor";
				wake-capable-sensor;
				tracks-low;

				trips {

					active-config0 {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x62>;
					};
				};

				cooling-maps {

					wcss_cx_vdd_cdev {
						trip = <0x62>;
						cooling-device = <0x5e 0x0 0x0>;
					};
				};
			};

			min-temp-1-lowc {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x3b 0x10>;
				thermal-governor = "low_limits_cap";
				wake-capable-sensor;
				tracks-low;

				trips {

					active-config0 {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x63>;
					};
				};

				cooling-maps {

					lmh_cpu0_cdev {
						trip = <0x63>;
						cooling-device = <0x60 0x1 0x1>;
					};

					lmh_cpu6_cdev {
						trip = <0x63>;
						cooling-device = <0x61 0x1 0x1>;
					};
				};
			};

			quiet-therm-step {
				polling-delay-passive = <0x7d0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59 0x55>;
				wake-capable-sensor;

				trips {

					modem-skin-trip0 {
						temperature = <0x9c40>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x68>;
					};

					modem-skin-trip1 {
						temperature = <0xa028>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x6a>;
					};

					batt-skin-trip0 {
						temperature = <0xa028>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x6e>;
					};

					modem-skin-trip2 {
						temperature = <0xa410>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x6b>;
					};

					gold-trip {
						temperature = <0xa7f8>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x64>;
					};

					batt-modem-skin-trip {
						temperature = <0xa7f8>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x6c>;
					};

					batt-skin-trip2 {
						temperature = <0xafc8>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x70>;
					};

					gpu-skin-trip {
						temperature = <0xafc8>;
						hysteresis = <0xbb8>;
						type = "passive";
						phandle = <0x66>;
					};

					batt-skin-trip3 {
						temperature = <0xb798>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x71>;
					};

					silver-trip {
						temperature = <0xbb80>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x65>;
					};

					batt-skin-trip4 {
						temperature = <0xbb80>;
						hysteresis = <0x3e8>;
						type = "passive";
						phandle = <0x72>;
					};

					cx-emer-trip {
						temperature = <0xc350>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x67>;
					};
				};

				cooling-maps {

					skin_cpu6 {
						trip = <0x64>;
						cooling-device = <0x15 0xffffffff 0xfffffff8>;
					};

					skin_cpu0 {
						trip = <0x65>;
						cooling-device = <0xf 0xffffffff 0xfffffff8>;
					};

					skin_gpu {
						trip = <0x66>;
						cooling-device = <0x3d 0xfffffffa 0xfffffffa>;
					};

					skin_gpu_emrg {
						trip = <0x67>;
						cooling-device = <0x3d 0xfffffffc 0xfffffffc>;
					};

					skin_cdsp {
						trip = <0x67>;
						cooling-device = <0x53 0x4 0x4>;
					};

					skin_npu {
						trip = <0x67>;
						cooling-device = <0x57 0xfffffffe 0xfffffffe>;
					};

					skin_modem_skin_cdev0 {
						trip = <0x68>;
						cooling-device = <0x69 0x1 0x1>;
					};

					skin_modem_skin_cdev1 {
						trip = <0x6a>;
						cooling-device = <0x69 0x2 0x2>;
					};

					skin_modem_skin_cdev2 {
						trip = <0x67>;
						cooling-device = <0x69 0x3 0x3>;
					};

					skin_modem_cdev0 {
						trip = <0x6b>;
						cooling-device = <0x55 0x1 0x1>;
					};

					skin_modem_cdev1 {
						trip = <0x6c>;
						cooling-device = <0x55 0x2 0x2>;
					};

					skin_modem_cdev2 {
						trip = <0x67>;
						cooling-device = <0x55 0x3 0x3>;
					};

					modem_pa_fr1_cdev0 {
						trip = <0x6b>;
						cooling-device = <0x6d 0x1 0x1>;
					};

					modem_pa_fr1_cdev1 {
						trip = <0x6c>;
						cooling-device = <0x6d 0x2 0x2>;
					};

					modem_pa_fr1_cdev2 {
						trip = <0x67>;
						cooling-device = <0x6d 0x3 0x3>;
					};

					batt_cdev0 {
						trip = <0x6e>;
						cooling-device = <0x6f 0x8 0x8>;
					};

					batt_cdev1 {
						trip = <0x6c>;
						cooling-device = <0x6f 0xc 0xc>;
					};

					batt_cdev2 {
						trip = <0x70>;
						cooling-device = <0x6f 0xe 0xe>;
					};

					batt_cdev3 {
						trip = <0x71>;
						cooling-device = <0x6f 0x10 0x10>;
					};

					batt_cdev4 {
						trip = <0x72>;
						cooling-device = <0x6f 0x12 0x12>;
					};
				};
			};
		};

		tsens@c222000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc222000 0x8 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts-extended = <0x27 0x1a 0x4 0x27 0x1c 0x4 0x27 0x14 0x4>;
			interrupt-names = "tsens-upper-lower", "tsens-critical", "tsens-0C";
			0C-sensor-num = <0x10>;
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x1>;
			phandle = <0x3a>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc223000 0x8 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts-extended = <0x27 0x1b 0x4 0x27 0x1d 0x4 0x27 0x15 0x4>;
			interrupt-names = "tsens-upper-lower", "tsens-critical", "tsens-0C";
			0C-sensor-num = <0x10>;
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x1>;
			phandle = <0x3b>;
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupt-names = "periph_irq";
			interrupts-extended = <0x27 0x1 0x4>;
			qcom,ee = <0x0>;
			qcom,channel = <0x0>;
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			cell-index = <0x0>;
			phandle = <0x2fc>;

			qcom,pm6350@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x2fd>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x0 0x8 0x0 0x3 0x0 0x8 0x1 0x3>;
					interrupt-names = "kpdpwr", "resin";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,kpdpwr-sw-debounce;
					qcom,system-reset;
					qcom,store-hard-reset-reason;

					qcom,pon_1 {
						qcom,pon-type = <0x0>;
						qcom,pull-up;
						linux,code = <0x74>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x1>;
						qcom,pull-up;
						linux,code = <0x72>;
					};
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x0 0x24 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					qcom,temperature-threshold-set = <0x1>;
					phandle = <0x33>;
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x1>;
					qcom,num-clkdivs = <0x1>;
					clock-output-names = "pm6350_div_clk1";
					clocks = <0x1e 0x0>;
					clock-names = "xo";
					status = "disabled";
					phandle = <0x2fe>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0x900>;
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0 0x0 0xc2 0x0 0x0 0x0 0xc3 0x0 0x0 0x0 0xc4 0x0 0x0 0x0 0xc5 0x0 0x0 0x0 0xc6 0x0 0x0 0x0 0xc7 0x0 0x0 0x0 0xc8 0x0 0x0>;
					interrupt-names = "pm6350_gpio1", "pm6350_gpio2", "pm6350_gpio3", "pm6350_gpio4", "pm6350_gpio5", "pm6350_gpio6", "pm6350_gpio7", "pm6350_gpio8", "pm6350_gpio9";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x2ff>;
				};
			};

			qcom,pm6350@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,pwms@6000 {
					status = "disabled";
					compatible = "qcom,pwm-lpg";
					reg = <0x6000 0x100>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <0x1>;
					#pwm-cells = <0x2>;
					phandle = <0x300>;
				};
			};

			qcom,pm7250b@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x2 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x73>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
				};

				qcom,qpnp-smb5 {
					compatible = "qcom,qpnp-smb5";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					#cooling-cells = <0x2>;
					qcom,thermal-mitigation = <0x5265c0 0x44aa20 0x3d0900 0x3567e0 0x2dc6c0 0x2625a0 0x1e8480 0x16e360 0xf4240 0x7a120>;
					qcom,pmic-revid = <0x73>;
					dpdm-supply = <0x74>;
					phandle = <0x6f>;

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x2 0x10 0x0 0x1 0x2 0x10 0x1 0x1 0x2 0x10 0x2 0x1 0x2 0x10 0x3 0x1 0x2 0x10 0x4 0x1 0x2 0x10 0x5 0x1 0x2 0x10 0x6 0x1 0x2 0x10 0x7 0x1>;
						interrupt-names = "chgr-error", "chg-state-change", "step-chg-state-change", "step-chg-soc-update-fail", "step-chg-soc-update-req", "fg-fvcal-qualified", "vph-alarm", "vph-drop-prechg";
					};

					qcom,dcdc@1100 {
						reg = <0x1100 0x100>;
						interrupts = <0x2 0x11 0x0 0x1 0x2 0x11 0x1 0x1 0x2 0x11 0x2 0x1 0x2 0x11 0x3 0x3 0x2 0x11 0x4 0x3 0x2 0x11 0x5 0x3 0x2 0x11 0x6 0x1 0x2 0x11 0x7 0x3>;
						interrupt-names = "otg-fail", "otg-oc-disable-sw", "otg-oc-hiccup", "bsm-active", "high-duty-cycle", "input-current-limiting", "concurrent-mode-disable", "switcher-power-ok";
					};

					qcom,batif@1200 {
						reg = <0x1200 0x100>;
						interrupts = <0x2 0x12 0x0 0x1 0x2 0x12 0x2 0x3 0x2 0x12 0x3 0x3 0x2 0x12 0x4 0x3 0x2 0x12 0x5 0x3 0x2 0x12 0x6 0x3 0x2 0x12 0x7 0x3>;
						interrupt-names = "bat-temp", "bat-ov", "bat-low", "bat-therm-or-id-missing", "bat-terminal-missing", "buck-oc", "vph-ov";
					};

					qcom,usb@1300 {
						reg = <0x1300 0x100>;
						interrupts = <0x2 0x13 0x0 0x3 0x2 0x13 0x1 0x3 0x2 0x13 0x2 0x3 0x2 0x13 0x3 0x3 0x2 0x13 0x4 0x3 0x2 0x13 0x5 0x3 0x2 0x13 0x6 0x1 0x2 0x13 0x7 0x1>;
						interrupt-names = "usbin-collapse", "usbin-vashdn", "usbin-uv", "usbin-ov", "usbin-plugin", "usbin-revi-change", "usbin-src-change", "usbin-icl-change";
					};

					qcom,dc@1400 {
						reg = <0x1400 0x100>;
						interrupts = <0x2 0x14 0x1 0x3 0x2 0x14 0x2 0x3 0x2 0x14 0x3 0x3 0x2 0x14 0x4 0x3 0x2 0x14 0x5 0x3 0x2 0x14 0x6 0x1 0x2 0x14 0x7 0x1>;
						interrupt-names = "dcin-vashdn", "dcin-uv", "dcin-ov", "dcin-plugin", "dcin-revi", "dcin-pon", "dcin-en";
					};

					qcom,typec@1500 {
						reg = <0x1500 0x100>;
						interrupts = <0x2 0x15 0x0 0x1 0x2 0x15 0x1 0x1 0x2 0x15 0x2 0x1 0x2 0x15 0x3 0x1 0x2 0x15 0x4 0x1 0x2 0x15 0x5 0x1 0x2 0x15 0x6 0x1 0x2 0x15 0x7 0x1>;
						interrupt-names = "typec-or-rid-detect-change", "typec-vpd-detect", "typec-cc-state-change", "typec-vconn-oc", "typec-vbus-change", "typec-attach-detach", "typec-legacy-cable-detect", "typec-try-snk-src-detect";
					};

					qcom,misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x2 0x16 0x0 0x1 0x2 0x16 0x1 0x1 0x2 0x16 0x2 0x1 0x2 0x16 0x3 0x1 0x2 0x16 0x4 0x3 0x2 0x16 0x5 0x1 0x2 0x16 0x6 0x1 0x2 0x16 0x7 0x1>;
						interrupt-names = "wdog-snarl", "wdog-bark", "aicl-fail", "aicl-done", "smb-en", "imp-trigger", "temp-change", "temp-change-smb";
					};

					qcom,chg-sdam@b000 {
						reg = <0xb000 0x100>;
					};

					qcom,smb5-vbus {
						regulator-name = "smb5-vbus";
						phandle = <0x76>;
					};

					qcom,smb5-vconn {
						regulator-name = "smb5-vconn";
						phandle = <0x77>;
					};
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					reg = <0x1700 0x100>;
					interrupts = <0x2 0x17 0x0 0x1 0x2 0x17 0x1 0x1 0x2 0x17 0x2 0x1 0x2 0x17 0x3 0x1 0x2 0x17 0x4 0x1 0x2 0x17 0x5 0x1 0x2 0x17 0x6 0x1 0x2 0x17 0x7 0x1>;
					interrupt-names = "sig-tx", "sig-rx", "msg-tx", "msg-rx", "msg-tx-failed", "msg-tx-discarded", "msg-rx-discarded", "fr-swap";
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8 0x2ee0 0x8ca>;
					vdd-pdphy-supply = <0x75>;
					vbus-supply = <0x76>;
					vconn-supply = <0x77>;
					phandle = <0xba>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x2 0x24 0x0 0x3>;
					io-channels = <0x78 0x6>;
					io-channel-names = "thermal";
					#thermal-sensor-cells = <0x0>;
					qcom,temperature-threshold-set = <0x1>;
					phandle = <0x34>;
				};

				qpnp,qg {
					compatible = "qcom,qpnp-qg";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,vbatt-cutoff-mv = <0xc80>;
					qcom,vbatt-low-mv = <0xce4>;
					qcom,vbatt-low-cold-mv = <0xe74>;
					qcom,vbatt-empty-mv = <0xbb8>;
					qcom,vbatt-empty-cold-mv = <0xbb8>;
					qcom,s3-entry-fifo-length = <0x2>;
					qcom,pmic-revid = <0x73>;
					phandle = <0x301>;

					qcom,qgauge@4800 {
						status = "okay";
						reg = <0x4800 0x100>;
						interrupts = <0x2 0x48 0x0 0x3 0x2 0x48 0x1 0x3 0x2 0x48 0x2 0x1 0x2 0x48 0x3 0x1 0x2 0x48 0x4 0x1>;
						interrupt-names = "qg-batt-missing", "qg-vbat-low", "qg-vbat-empty", "qg-fifo-done", "qg-good-ocv";
					};

					qcom,qg-sdam@b100 {
						status = "okay";
						reg = <0xb100 0x100>;
					};
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x1>;
					qcom,num-clkdivs = <0x1>;
					clock-output-names = "pm7250b_div_clk1";
					clocks = <0x1e 0x0>;
					clock-names = "xo";
					assigned-clocks = <0x79 0x1>;
					assigned-clock-rates = <0x124f800>;
					phandle = <0x79>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xc00>;
					interrupts = <0x2 0xc0 0x0 0x0 0x2 0xc1 0x0 0x0 0x2 0xc2 0x0 0x0 0x2 0xc3 0x0 0x0 0x2 0xc4 0x0 0x0 0x2 0xc5 0x0 0x0 0x2 0xc6 0x0 0x0 0x2 0xc7 0x0 0x0 0x2 0xc8 0x0 0x0 0x2 0xc9 0x0 0x0 0x2 0xca 0x0 0x0 0x2 0xcb 0x0 0x0>;
					interrupt-names = "pm7250b_gpio1", "pm7250b_gpio2", "pm7250b_gpio3", "pm7250b_gpio4", "pm7250b_gpio5", "pm7250b_gpio6", "pm7250b_gpio7", "pm7250b_gpio8", "pm7250b_gpio9", "pm7250b_gpio10", "pm7250b_gpio11", "pm7250b_gpio12";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x302>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100>;
					reg-names = "adc5-usr-base";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x2 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x1>;
					io-channel-ranges;
					phandle = <0x78>;

					ref_gnd@0 {
						reg = <0x0>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
					};

					vref_1p25@1 {
						reg = <0x1>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
					};

					die_temp@2 {
						reg = <0x6>;
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					vph_pwr@83 {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
					};

					vbat_sns@84 {
						reg = <0x84>;
						label = "vbat_sns";
						qcom,pre-scaling = <0x1 0x3>;
					};

					usb_in_i_uv@7 {
						reg = <0x7>;
						label = "usb_in_i_uv";
						qcom,pre-scaling = <0x1 0x1>;
					};

					usb_in_v_div_16@8 {
						reg = <0x8>;
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <0x1 0x10>;
					};

					chg_temp@9 {
						reg = <0x9>;
						label = "chg_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_therm@4a {
						reg = <0x4a>;
						label = "bat_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_therm_30k@2a {
						reg = <0x2a>;
						label = "bat_therm_30k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_therm_400k@6a {
						reg = <0x6a>;
						label = "bat_therm_400k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					bat_id@4b {
						reg = <0x4b>;
						label = "bat_id";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					smb1390_therm@e {
						reg = <0xe>;
						label = "smb1390_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					chg_sbux@99 {
						reg = <0x99>;
						label = "chg_sbux";
						qcom,pre-scaling = <0x1 0x3>;
					};

					mid_chg_div6@1e {
						reg = <0x1e>;
						label = "chg_mid";
						qcom,pre-scaling = <0x1 0x6>;
					};

					v_i_int_ext@b0 {
						reg = <0xb0>;
						label = "v_i_int_vbat_vdata";
						qcom,pre-scaling = <0x1 0x1>;
					};

					v_i_parallel@b0 {
						reg = <0xb4>;
						label = "v_i_parallel_vbat_vdata";
						qcom,pre-scaling = <0x1 0x1>;
					};

					charger_skin_therm {
						reg = <0x4d>;
						label = "charger_skin_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					conn_therm {
						reg = <0x4f>;
						label = "conn_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x2 0x35 0x0 0x1>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					io-channels = <0x78 0x4d 0x78 0x4f>;
					phandle = <0x58>;

					charger_skin_therm {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					conn_therm {
						reg = <0x4f>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				bcl@1d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x1d00 0x100>;
					interrupts = <0x2 0x1d 0x0 0x0 0x2 0x1d 0x1 0x0 0x2 0x1d 0x2 0x0>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					#thermal-sensor-cells = <0x1>;
					phandle = <0x35>;
				};

				bcl-soc {
					compatible = "qcom,msm-bcl-soc";
					#thermal-sensor-cells = <0x0>;
					phandle = <0x36>;
				};
			};

			qcom,pm7250b@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x3 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,vibrator@5300 {
					compatible = "qcom,qpnp-vibrator-ldo";
					reg = <0x5300 0x100>;
					qcom,vib-ldo-volt-uv = <0x2dc6c0>;
					qcom,disable-overdrive;
					phandle = <0x303>;
				};
			};

			qcom,pm6150l@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x4 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x7e>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x4 0x24 0x0 0x3>;
					#thermal-sensor-cells = <0x0>;
					qcom,temperature-threshold-set = <0x1>;
					phandle = <0x37>;
				};

				bcl@3d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x3d00 0x100>;
					interrupts = <0x4 0x3d 0x0 0x0 0x4 0x3d 0x1 0x0 0x4 0x3d 0x2 0x0>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					#thermal-sensor-cells = <0x1>;
					phandle = <0x38>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x4 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x1>;
					io-channel-ranges;
					pinctrl-names = "default";
					pinctrl-0 = <0x7a 0x7b 0x7c>;
					phandle = <0x7d>;

					ref_gnd {
						reg = <0x0>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
					};

					vref_1p25 {
						reg = <0x1>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
					};

					die_temp {
						reg = <0x6>;
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
					};

					pa_therm2 {
						reg = <0x4d>;
						label = "pa_therm2";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					msm_therm {
						reg = <0x4e>;
						label = "msm_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					pa_therm1 {
						reg = <0x4f>;
						label = "pa_therm1";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					rfc_cam_therm {
						reg = <0x53>;
						label = "rfc_cam_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					rear_cam_flash_therm {
						reg = <0x54>;
						label = "rear_cam_flash_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};

					quiet_therm {
						reg = <0x55>;
						label = "quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x4 0x35 0x0 0x1>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					io-channels = <0x7d 0x4d 0x7d 0x4e 0x7d 0x4f 0x7d 0x54>;
					phandle = <0x59>;

					pa_therm1 {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					msm_therm {
						reg = <0x4e>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pa_therm0 {
						reg = <0x4f>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					rear_cam_flash_therm {
						reg = <0x54>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x1>;
					qcom,num-clkdivs = <0x1>;
					clock-output-names = "pm6150l_div_clk1";
					clocks = <0x1e 0x0>;
					clock-names = "xo";
					status = "disabled";
					phandle = <0x304>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xc00>;
					interrupts = <0x4 0xc0 0x0 0x0 0x4 0xc1 0x0 0x0 0x4 0xc2 0x0 0x0 0x4 0xc3 0x0 0x0 0x4 0xc4 0x0 0x0 0x4 0xc5 0x0 0x0 0x4 0xc6 0x0 0x0 0x4 0xc7 0x0 0x0 0x4 0xc8 0x0 0x0 0x4 0xc9 0x0 0x0 0x4 0xca 0x0 0x0 0x4 0xcb 0x0 0x0>;
					interrupt-names = "pm6150l_gpio1", "pm6150l_gpio2", "pm6150l_gpio3", "pm6150l_gpio4", "pm6150l_gpio5", "pm6150l_gpio6", "pm6150l_gpio7", "pm6150l_gpio8", "pm6150l_gpio9", "pm6150l_gpio10", "pm6150l_gpio11", "pm6150l_gpio12";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x305>;

					rfc_cam_therm {

						rfc_cam_therm_default {
							pins = "gpio6";
							bias-high-impedance;
							phandle = <0x7a>;
						};
					};

					rear_cam_flash_therm {

						rear_cam_flash_therm_default {
							pins = "gpio7";
							bias-high-impedance;
							phandle = <0x7b>;
						};
					};

					quiet_therm {

						quiet_therm_default {
							pins = "gpio10";
							bias-high-impedance;
							phandle = <0x7c>;
						};
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm5-iio";
					reg = <0x3400 0x100>;
					#thermal-sensor-cells = <0x1>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					io-channels = <0x7d 0x4e 0x7d 0x53>;
					phandle = <0x5a>;

					msm_therm {
						reg = <0x4e>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					rfc_cam_therm {
						reg = <0x53>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};
			};

			qcom,pm6150l@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x5 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,pwms@bc00 {
					status = "disabled";
					compatible = "qcom,pwm-lpg";
					reg = <0xbc00 0x100>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <0x1>;
					#pwm-cells = <0x2>;
					phandle = <0x306>;
				};

				qcom,lcdb@ec00 {
					compatible = "qcom,qpnp-lcdb-regulator";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					reg = <0xec00 0x100>;
					interrupts = <0x5 0xec 0x1 0x1>;
					interrupt-names = "sc-irq";
					qcom,pmic-revid = <0x7e>;
					qcom,voltage-step-ramp;
					status = "ok";
					phandle = <0x307>;

					ldo {
						label = "ldo";
						regulator-name = "lcdb_ldo";
						regulator-min-microvolt = <0x3d0900>;
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x308>;
					};

					ncp {
						label = "ncp";
						regulator-name = "lcdb_ncp";
						regulator-min-microvolt = <0x3d0900>;
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x309>;
					};

					bst {
						label = "bst";
						regulator-name = "lcdb_bst";
						regulator-min-microvolt = <0x47b760>;
						regulator-max-microvolt = <0x5fbfb8>;
						phandle = <0x30a>;
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					status = "okay";
					reg = <0xd300 0x100>;
					label = "flash";
					interrupts = <0x5 0xd3 0x0 0x1 0x5 0xd3 0x3 0x1 0x5 0xd3 0x4 0x1>;
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					qcom,hdrm-auto-mode;
					qcom,short-circuit-det;
					qcom,open-circuit-det;
					qcom,vph-droop-det;
					qcom,thermal-derate-en;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,isc-delay = <0xc0>;
					qcom,pmic-revid = <0x7e>;
					phandle = <0x30b>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x0>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x30c>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x1>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x30d>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current = <0x2ee>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x2>;
						qcom,current-ma = <0x1f4>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						status = "disabled";
						phandle = <0x30e>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x0>;
						qcom,current-ma = <0x64>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x30f>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x1>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x310>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x2>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						status = "disabled";
						phandle = <0x311>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,led-mask = <0x1>;
						qcom,default-led-trigger = "switch0_trigger";
						phandle = <0x312>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,led-mask = <0x2>;
						qcom,default-led-trigger = "switch1_trigger";
						phandle = <0x313>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,led-mask = <0x3>;
						qcom,default-led-trigger = "switch2_trigger";
						phandle = <0x314>;
					};
				};

				qcom,wled@d800 {
					compatible = "qcom,pm6150l-spmi-wled";
					reg = <0xd800 0x100 0xd900 0x100>;
					reg-names = "wled-ctrl-base", "wled-sink-base";
					label = "backlight";
					interrupts = <0x5 0xd8 0x1 0x1 0x5 0xd8 0x4 0x3 0x5 0xd8 0x5 0x3>;
					interrupt-names = "ovp-irq", "pre-flash-irq", "flash-irq";
					qcom,pmic-revid = <0x7e>;
					qcom,auto-calibration;
					qcom,string-cfg = <0x3>;
					status = "ok";
					phandle = <0x315>;

					qcom,wled-flash {
						label = "flash";
						qcom,default-led-trigger = "wled_flash";
						phandle = <0x316>;
					};

					qcom,wled-torch {
						label = "torch";
						qcom,default-led-trigger = "wled_torch";
						qcom,wled-torch-timer = <0x4b0>;
						phandle = <0x317>;
					};

					qcom,wled-switch {
						label = "switch";
						qcom,default-led-trigger = "wled_switch";
						phandle = <0x318>;
					};
				};

				qcom,pwms@b100 {
					compatible = "qcom,pwm-lpg";
					reg = <0xb100 0x300 0xb000 0x100>;
					reg-names = "lpg-base", "lut-base";
					#pwm-cells = <0x2>;
					qcom,num-lpg-channels = <0x3>;
					qcom,lut-patterns = <0x0 0xa 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0xa 0x0>;
					phandle = <0x7f>;

					lpg1 {
						qcom,lpg-chan-id = <0x1>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};

					lpg2 {
						qcom,lpg-chan-id = <0x2>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};

					lpg3 {
						qcom,lpg-chan-id = <0x3>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};
				};

				qcom,leds@d000 {
					compatible = "qcom,tri-led";
					reg = <0xd000 0x100>;
					phandle = <0x319>;

					red {
						label = "red";
						pwms = <0x7f 0x0 0xf4240>;
						led-sources = <0x0>;
						linux,default-trigger = "timer";
					};

					green {
						label = "green";
						pwms = <0x7f 0x1 0xf4240>;
						led-sources = <0x1>;
						linux,default-trigger = "timer";
					};

					blue {
						label = "blue";
						pwms = <0x7f 0x2 0xf4240>;
						led-sources = <0x2>;
						linux,default-trigger = "timer";
					};
				};

				qcom,amoled {
					compatible = "qcom,qpnp-amoled-regulator";
					status = "disabled";
					phandle = <0x31a>;

					oledb@e000 {
						reg = <0xe000 0x100>;
						reg-names = "oledb_base";
						regulator-name = "oledb";
						regulator-min-microvolt = <0x4b2648>;
						regulator-max-microvolt = <0x7b98a0>;
						qcom,swire-control;
						phandle = <0x31b>;
					};

					ab@de00 {
						reg = <0xde00 0x100>;
						reg-names = "ab_base";
						regulator-name = "ab";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5d1420>;
						qcom,swire-control;
						phandle = <0x31c>;
					};

					ibb@dc00 {
						reg = <0xdc00 0x100>;
						reg-names = "ibb_base";
						regulator-name = "ibb";
						regulator-min-microvolt = <0xc3500>;
						regulator-max-microvolt = <0x5265c0>;
						qcom,swire-control;
						phandle = <0x31d>;
					};
				};
			};

			qcom,pmk8350@6 {
				compatible = "qcom,spmi-pmic";
				reg = <0x6 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x31e>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc7";
					reg = <0x3100 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x6 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <0x1>;
					io-channel-ranges;
					phandle = <0x80>;

					ref_gnd {
						reg = <0x600>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
					};

					vref_1p25 {
						reg = <0x601>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
					};

					die_temp {
						reg = <0x603>;
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
					};

					xo_therm {
						reg = <0x644>;
						label = "xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm7";
					reg = <0x3400>;
					interrupts = <0x6 0x34 0x0 0x1>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					io-channels = <0x80 0x644>;
					phandle = <0x5b>;

					xo_therm {
						reg = <0x644>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				rtc@6100 {
					compatible = "qcom,pmk8350-rtc";
					reg = <0x6100 0x6200>;
					reg-names = "rtc", "alarm";
					interrupts = <0x6 0x62 0x1 0x1>;
					phandle = <0x31f>;
				};

				pinctrl@b000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xb000 0x400>;
					interrupts = <0x6 0xb0 0x0 0x0 0x6 0xb1 0x0 0x0 0x6 0xb2 0x0 0x0 0x6 0xb3 0x0 0x0>;
					interrupt-names = "pmk8350_gpio1", "pmk8350_gpio2", "pmk8350_gpio3", "pmk8350_gpio4";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x320>;
				};
			};

			input_booster {
				status = "okay";
				compatible = "input_booster";
				resValcount = [32 00];
				max_resource_count = [34 00];
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				ib_release_values = "-1,0,-2,0";

				booster_key@1 {
					input_booster,label = "key";
					input_booster,type = <0x0>;
					input_booster,head_time = <0x1f4>;
					input_booster,tail_time = <0x1f4>;

					inputbooster,resource {
						compatible = "resource";

						resource@1 {
							resource,label = "CPU";
							resource,value = <0x130b00 0x0>;
						};

						resource@2 {
							resource,label = "DDR";
							resource,value = <0x0 0x0>;
						};

						resource@3 {
							resource,label = "HMP";
							resource,value = <0x2 0x0>;
						};

						resource@4 {
							resource,label = "LPM";
							resource,value = <0x0 0x0>;
						};
					};
				};

				booster_key@2 {
					input_booster,label = "touchkey";
					input_booster,type = <0x1>;
					input_booster,head_time = <0x1>;
					input_booster,tail_time = <0x12c>;

					inputbooster,resource {
						compatible = "resource";

						resource@1 {
							resource,label = "CPU";
							resource,value = <0x0 0x130b00>;
						};

						resource@2 {
							resource,label = "DDR";
							resource,value = <0x0 0x0>;
						};

						resource@3 {
							resource,label = "HMP";
							resource,value = <0x2 0x0>;
						};

						resource@4 {
							resource,label = "LPM";
							resource,value = <0x0 0x0>;
						};
					};
				};

				booster_key@3 {
					input_booster,label = "touch";
					input_booster,type = <0x2>;
					input_booster,head_time = <0x82>;
					input_booster,tail_time = <0x1f4>;

					inputbooster,resource {
						compatible = "resource";

						resource@1 {
							resource,label = "CPU";
							resource,value = <0x130b00 0xfd200>;
						};

						resource@2 {
							resource,label = "DDR";
							resource,value = <0x3f9 0x0>;
						};

						resource@3 {
							resource,label = "HMP";
							resource,value = <0x2 0x2>;
						};

						resource@4 {
							resource,label = "LPM";
							resource,value = <0x5 0x5>;
						};
					};
				};

				booster_key@4 {
					input_booster,label = "multitouch";
					input_booster,type = <0x3>;
					input_booster,head_time = <0xc8>;
					input_booster,tail_time = <0x320>;

					inputbooster,resource {
						compatible = "resource";

						resource@1 {
							resource,label = "CPU";
							resource,value = <0x1d0100 0x130b00>;
						};

						resource@2 {
							resource,label = "DDR";
							resource,value = <0x0 0x0>;
						};

						resource@3 {
							resource,label = "HMP";
							resource,value = <0x2 0x2>;
						};

						resource@4 {
							resource,label = "LPM";
							resource,value = <0x0 0x0>;
						};
					};
				};

				booster_key@5 {
					input_booster,label = "keyboard";
					input_booster,type = <0x4>;
					input_booster,head_time = <0x82>;
					input_booster,tail_time = <0x82>;

					inputbooster,resource {
						compatible = "resource";

						resource@1 {
							resource,label = "CPU";
							resource,value = <0x130b00 0x130b00>;
						};

						resource@2 {
							resource,label = "DDR";
							resource,value = <0x0 0x0>;
						};

						resource@3 {
							resource,label = "HMP";
							resource,value = <0x2 0x2>;
						};

						resource@4 {
							resource,label = "LPM";
							resource,value = <0x0 0x0>;
						};
					};
				};

				booster_key@6 {
					input_booster,label = "mouse";
					input_booster,type = <0x5>;
					input_booster,head_time = <0xc8>;
					input_booster,tail_time = <0x12c>;

					inputbooster,resource {
						compatible = "resource";

						resource@1 {
							resource,label = "CPU";
							resource,value = <0x130b00 0x4ab500>;
						};

						resource@2 {
							resource,label = "DDR";
							resource,value = <0x0 0x0>;
						};

						resource@3 {
							resource,label = "HMP";
							resource,value = <0x2 0x0>;
						};

						resource@4 {
							resource,label = "LPM";
							resource,value = <0x0 0x0>;
						};
					};
				};

				booster_key@7 {
					input_booster,label = "mouse_wheel";
					input_booster,type = <0x6>;
					input_booster,head_time = <0xc8>;
					input_booster,tail_time = <0x0>;

					inputbooster,resource {
						compatible = "resource";

						resource@1 {
							resource,label = "CPU";
							resource,value = <0x130b00 0x0>;
						};

						resource@2 {
							resource,label = "DDR";
							resource,value = <0x0 0x0>;
						};

						resource@3 {
							resource,label = "HMP";
							resource,value = <0x2 0x0>;
						};

						resource@4 {
							resource,label = "LPM";
							resource,value = <0x0 0x0>;
						};
					};
				};

				booster_key@8 {
					input_booster,label = "pen_hover";
					input_booster,type = <0x7>;
					input_booster,head_time = <0xc8>;
					input_booster,tail_time = <0x12c>;

					inputbooster,resource {
						compatible = "resource";

						resource@1 {
							resource,label = "CPU";
							resource,value = <0x130b00 0x77880>;
						};

						resource@2 {
							resource,label = "DDR";
							resource,value = <0x0 0x0>;
						};

						resource@3 {
							resource,label = "HMP";
							resource,value = <0x2 0x0>;
						};

						resource@4 {
							resource,label = "LPM";
							resource,value = <0x0 0x0>;
						};
					};
				};

				booster_key@9 {
					input_booster,label = "pen";
					input_booster,type = <0x8>;
					input_booster,head_time = <0xc8>;
					input_booster,tail_time = <0x258>;

					inputbooster,resource {
						compatible = "resource";

						resource@1 {
							resource,label = "CPU";
							resource,value = <0x1af400 0xfd200>;
						};

						resource@2 {
							resource,label = "DDR";
							resource,value = <0x0 0x0>;
						};

						resource@3 {
							resource,label = "HMP";
							resource,value = <0x2 0x2>;
						};

						resource@4 {
							resource,label = "LPM";
							resource,value = <0x5 0x5>;
						};
					};
				};
			};
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,threshold-arr = <0x17e0041c>;
			qcom,config-reg = <0x17e00434>;
		};

		clocks {

			xo-board {
				compatible = "fixed-clock";
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x0>;
				phandle = <0x321>;
			};

			sleep-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7ffc>;
				clock-output-names = "chip_sleep_clk";
				#clock-cells = <0x0>;
				phandle = <0x322>;
			};
		};

		qcom,aopcc {
			compatible = "qcom,aop-qmp-clk";
			mboxes = <0x2 0x0>;
			mbox-names = "qdss_clk";
			#clock-cells = <0x1>;
			phandle = <0x1d>;
		};

		qcom,gcc@100000 {
			compatible = "qcom,lagoon-gcc", "syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x2a>;
			vdd_cx_ao-supply = <0x81>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x1f>;
		};

		qcom,camcc@ad00000 {
			compatible = "qcom,lagoon-camcc", "syscon";
			reg = <0xad00000 0x16000>;
			reg-names = "cc_base";
			vdd_mx-supply = <0x2b>;
			vdd_cx-supply = <0x2a>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x85>;
		};

		qcom,dispcc@af00000 {
			compatible = "qcom,lagoon-dispcc", "syscon";
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x2a>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x86>;
		};

		qcom,gpucc@3d90000 {
			compatible = "qcom,lagoon-gpucc", "syscon";
			reg = <0x3d90000 0x9000>;
			reg-names = "cc_base";
			vdd_mx-supply = <0x2b>;
			vdd_cx-supply = <0x2a>;
			vdd_gx-supply = <0x82>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x87>;
		};

		qcom,npucc@9980000 {
			compatible = "qcom,lagoon-npucc", "syscon";
			reg = <0x9980000 0x10000 0x9800000 0x10000 0x9810000 0x10000 0x7841e0 0x8>;
			reg-names = "cc", "qdsp6ss", "qdsp6ss_pll", "efuse";
			npu_gdsc-supply = <0x83>;
			vdd_cx-supply = <0x2a>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x88>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x2 0x0>;
			mbox-names = "aop";
		};

		qcom,videocc@aaf0000 {
			compatible = "qcom,lagoon-videocc", "syscon";
			reg = <0xaaf0000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x2a>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1f 0x86>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x84>;
		};

		syscon@182a0018 {
			compatible = "syscon";
			reg = <0x182a0000 0x1000>;
			phandle = <0x89>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			reg = <0x90b0000 0x1000>;
			phandle = <0x8a>;
		};

		qcom,cc-debug {
			compatible = "qcom,lagoon-debugcc";
			qcom,gcc = <0x1f>;
			qcom,videocc = <0x84>;
			qcom,camcc = <0x85>;
			qcom,dispcc = <0x86>;
			qcom,gpucc = <0x87>;
			qcom,npucc = <0x88>;
			qcom,cpucc = <0x89>;
			qcom,mccc = <0x8a>;
			clock-names = "xo_clk_src";
			clocks = <0x1e 0x0>;
			#clock-cells = <0x1>;
			phandle = <0x323>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw";
			reg = <0x18323000 0x1000 0x18325800 0x1000>;
			reg-names = "freq-domain0", "freq-domain1";
			clocks = <0x1e 0x0 0x1f 0x0>;
			clock-names = "xo", "alternate";
			qcom,no-accumulative-counter;
			#freq-domain-cells = <0x2>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0x3>;

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					qcom,cpu = <0xf>;
					#cooling-cells = <0x2>;
					phandle = <0x3f>;
				};

				cpu1-isolate {
					qcom,cpu = <0x10>;
					#cooling-cells = <0x2>;
					phandle = <0x41>;
				};

				cpu2-isolate {
					qcom,cpu = <0x11>;
					#cooling-cells = <0x2>;
					phandle = <0x43>;
				};

				cpu3-isolate {
					qcom,cpu = <0x12>;
					#cooling-cells = <0x2>;
					phandle = <0x45>;
				};

				cpu4-isolate {
					qcom,cpu = <0x13>;
					#cooling-cells = <0x2>;
					phandle = <0x47>;
				};

				cpu5-isolate {
					qcom,cpu = <0x14>;
					#cooling-cells = <0x2>;
					phandle = <0x49>;
				};

				cpu6-isolate {
					qcom,cpu = <0x15>;
					#cooling-cells = <0x2>;
					phandle = <0x4b>;
				};

				cpu7-isolate {
					qcom,cpu = <0x16>;
					#cooling-cells = <0x2>;
					phandle = <0x4e>;
				};
			};

			qcom,limits-dcvs@18358800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x20 0x4>;
				qcom,affinity = <0x0>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
				qcom,no-cooling-device-register;
				phandle = <0x5>;
			};

			qcom,limits-dcvs@18350800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x21 0x4>;
				qcom,affinity = <0x1>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
				qcom,no-cooling-device-register;
				phandle = <0xd>;
			};
		};

		qcom,cpufreq-hw-debug@18320000 {
			compatible = "qcom,cpufreq-hw-debug";
			reg = <0x18320000 0x800>;
			reg-names = "domain-top";
			qcom,freq-hw-domain = <0x3 0x0 0x3 0x1>;
		};

		qcom,devfreq-l3 {
			compatible = "qcom,devfreq-fw";
			reg = <0x18321000 0x4 0x18321110 0x500 0x18321920 0x4>;
			reg-names = "en-base", "ftbl-base", "perf-base";
			qcom,ftbl-row-size = <0x20>;

			qcom,cpu0-cpu-l3-lat {
				compatible = "qcom,devfreq-fw-voter";
				phandle = <0xa4>;
			};

			qcom,cpu6-cpu-l3-lat {
				compatible = "qcom,devfreq-fw-voter";
				phandle = <0xa8>;
			};

			qcom,cdsp-cdsp-l3-lat {
				compatible = "qcom,devfreq-fw-voter";
				phandle = <0x95>;
			};
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x8b>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x8b 0x0 0x1000>;
			#hwlock-cells = <0x1>;
			phandle = <0x8d>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x8c>;
			hwlocks = <0x8d 0x3>;
			phandle = <0x324>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x8e 0x0>;
			interrupt-parent = <0x8f>;
			interrupts = <0x0 0x0>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x90>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0xeb>;
			qcom,qos-cores = <0x0 0x1 0x2 0x3 0x4 0x5>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x17 0x1401 0x20>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x17 0x1402 0x20>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x17 0x1403 0x20>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x17 0x1404 0x20>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x17 0x1405 0x20>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x17 0x1406 0x20>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x17 0x1407 0x20>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x17 0x1408 0x20>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x17 0x1409 0x20>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				qcom,iommu-vmid = <0xa>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x17 0x1003 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x17 0x1004 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x17 0x1005 0x0>;
				shared-cb = <0x5>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				dma-coherent;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;

			modem {
				qcom,remote-pid = <0x1>;
				transport = "smem";
				mboxes = <0x91 0x2 0x0>;
				mbox-names = "modem_smem";
				interrupt-parent = <0x91>;
				interrupts = <0x2 0x0 0x1>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0x94>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x92 0x93>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};
			};

			adsp {
				qcom,remote-pid = <0x2>;
				transport = "smem";
				mboxes = <0x91 0x3 0x0>;
				mbox-names = "adsp_smem";
				interrupt-parent = <0x91>;
				interrupts = <0x3 0x0 0x1>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x92>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x94 0x93>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x5>;
				transport = "smem";
				mboxes = <0x91 0x6 0x0>;
				mbox-names = "dsps_smem";
				interrupt-parent = <0x91>;
				interrupts = <0x6 0x0 0x1>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0x93>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x95>;
					};

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
						qcom,compute-cx-limit-en;
						qcom,compute-priority-mode = <0x2>;
						phandle = <0x325>;
					};
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x94 0x92 0x96>;
				};
			};

			npu {
				qcom,remote-pid = <0xa>;
				transport = "smem";
				mboxes = <0x57 0x7 0x0>;
				mbox-names = "npu_smem";
				interrupt-parent = <0x91>;
				interrupts = <0x7 0x0 0x1>;
				label = "npu";
				qcom,glink-label = "npu";
				phandle = <0x96>;

				qcom,npu_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,npu_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x94 0x92 0x93>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,smp2p-mpss {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupt-parent = <0x91>;
			interrupts = <0x2 0x2 0x1>;
			mboxes = <0x91 0x2 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x32>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x31>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xb3>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0xb4>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0xb0>;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupt-parent = <0x91>;
			interrupts = <0x3 0x2 0x1>;
			mboxes = <0x91 0x3 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x29>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x28>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x8e>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x8f>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x29c>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x29d>;
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupt-parent = <0x91>;
			interrupts = <0x6 0x2 0x1>;
			mboxes = <0x91 0x6 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2e>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x2d>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x29e>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x29f>;
			};
		};

		qcom,smp2p-npu {
			compatible = "qcom,smp2p";
			qcom,smem = <0x269 0x268>;
			interrupt-parent = <0x91>;
			interrupts = <0x7 0x2 0x1>;
			mboxes = <0x57 0x7 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0xa>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x9a>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x326>;
			};
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			reg = <0xc300000 0x1000>;
			reg-names = "msgram";
			mboxes = <0x91 0x0 0x0>;
			mbox-names = "aop_qmp";
			interrupt-parent = <0x91>;
			interrupts = <0x0 0x0 0x1>;
			label = "aop";
			qcom,early-boot;
			priority = <0x0>;
			mbox-desc-offset = <0x0>;
			#mbox-cells = <0x1>;
			phandle = <0x2>;
		};

		qcom,venus@aab0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaab0000 0x2000>;
			vdd-supply = <0x97>;
			qcom,proxy-reg-names = "vdd";
			qcom,complete-ramdump;
			clocks = <0x84 0x6 0x84 0xa>;
			clock-names = "core", "ahb";
			qcom,proxy-clock-names = "core", "ahb";
			qcom,core-freq = <0xbebc200>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,pas-id = <0x9>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x98>;
		};

		cx_ipeak@1fed000 {
			compatible = "qcom,cx-ipeak-v2";
			reg = <0x1fed000 0x9000>;
			phandle = <0xd2>;
		};

		qcom,npu@9800000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x9800000 0x800000>;
			status = "ok";
			qcom,pas-id = <0x17>;
			qcom,firmware-name = "npu";
			memory-region = <0x99>;
			qcom,smem-states = <0x9a 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x27>;
			interrupts = <0xb 0x4>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			qcom,secure-eud-en;
			status = "ok";
			phandle = <0xbb>;
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,llcc-pmu-ver1";
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x327>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9b>;

			opp-150 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x0 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x0 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x0 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x0 0x300a>;
			};

			opp-933 {
				opp-hz = <0x0 0x379c>;
			};
		};

		suspendable-llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9f>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-150 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x0 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x0 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x0 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x0 0x300a>;
			};

			opp-933 {
				opp-hz = <0x0 0x379c>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0x9c>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6300 0x300 0x90b6200 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x245 0x4>;
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x9c>;
			qcom,count-unit = <0x10000>;
			phandle = <0x328>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x9d>;

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-2092 {
				opp-hz = <0x0 0x1f2c>;
			};
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9d>;
			phandle = <0x9e>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
			interrupts = <0x0 0xf1 0x4>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x9e>;
			qcom,count-unit = <0x10000>;
			phandle = <0x329>;
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xa1>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-2092 {
				opp-hz = <0x0 0x1f2c>;
			};
		};

		qcom,npu-npu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x302>;
			operating-points-v2 = <0x9f>;
			phandle = <0xa0>;
		};

		qcom,npu-npu-llcc-bwmon@9960300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x60400 0x300 0x60300 0x200>;
			reg-names = "base", "global_base";
			clocks = <0x1f 0x0 0x1f 0x31 0x1f 0x30>;
			clock-names = "npu_bwmon_ahb", "npu_bwmon_axi", "npu_bwmon2_axi";
			qcom,bwmon_clks = "npu_bwmon_ahb", "npu_bwmon_axi", "npu_bwmon2_axi";
			qcom,msm_bus = <0x9a 0x200>;
			qcom,msm_bus_name = "npu_bwmon_cdsp";
			interrupts = <0x0 0x7d 0x4>;
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xa0>;
			qcom,count-unit = <0x10000>;
			phandle = <0x32a>;
		};

		qcom,npu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x302 0x200>;
			operating-points-v2 = <0xa1>;
			phandle = <0xa2>;
		};

		qcom,npu-llcc-ddr-bwmon@90CE000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90ce000 0x1000>;
			reg-names = "base";
			interrupts = <0x0 0xf1 0x4>;
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xa2>;
			qcom,count-unit = <0x10000>;
			phandle = <0x32b>;
		};

		qcom,npudsp-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x200>;
			operating-points-v2 = <0xa1>;
			phandle = <0xa3>;
		};

		qcom,npudsp-npu-ddr-bwmon@70200 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x70300 0x300 0x70200 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x52 0x4>;
			clocks = <0x1f 0x0 0x1f 0x32 0x1f 0x30>;
			clock-names = "npu_bwmon_ahb", "npu_bwmon_axi", "npu_bwmon2_axi";
			qcom,bwmon_clks = "npu_bwmon_ahb", "npu_bwmon_axi", "npu_bwmon2_axi";
			qcom,msm_bus = <0x9a 0x200>;
			qcom,msm_bus_name = "npu_bwmon_cdsp";
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xa3>;
			qcom,count-unit = <0x10000>;
			phandle = <0x32c>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0xa5>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9d>;
			phandle = <0xa6>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9d>;
			phandle = <0xa7>;
		};

		qcom,cpu0-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			qcom,cpulist = <0xf 0x10 0x11 0x12 0x13 0x14>;
			phandle = <0x32d>;

			qcom,cpu0-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0xf 0x10 0x11 0x12 0x13 0x14>;
				qcom,target-dev = <0xa4>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xbb800 0x11e1a300 0xf8700 0x21301800 0x130b00 0x3010b000 0x172500 0x38137800 0x189c00 0x48190800 0x1b8a00 0x56f692c0>;
				phandle = <0x32e>;
			};

			qcom,cpu0-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0xf 0x10 0x11 0x12 0x13 0x14>;
				qcom,target-dev = <0xa5>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0x130b00 0x11e1 0x172500 0x1bc6 0x1b8a00 0x23c3>;
				phandle = <0x32f>;
			};

			qcom,cpu0-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0xf 0x10 0x11 0x12 0x13 0x14>;
				qcom,target-dev = <0xa6>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0xbb800 0x478 0xf8700 0x6b8 0x130b00 0x826 0x172500 0xb71 0x1b8a00 0xf27>;
				phandle = <0x330>;
			};

			qcom,cpu0-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0xf 0x10 0x11 0x12 0x13 0x14>;
				qcom,target-dev = <0xa7>;
				qcom,core-dev-table = <0xbb800 0x478 0x130b00 0x6b8 0x172500 0x826 0x1b8a00 0xb71>;
				phandle = <0x331>;
			};
		};

		qcom,cpu6-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x9b>;
			phandle = <0xa9>;
		};

		qcom,cpu6-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9d>;
			phandle = <0xaa>;
		};

		qcom,cpu6-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x9d>;
			phandle = <0xab>;
		};

		qcom,cpu6-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			qcom,cpulist = <0x15 0x16>;
			phandle = <0x332>;

			qcom,cpu6-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x15 0x16>;
				qcom,target-dev = <0xa8>;
				qcom,cachemiss-ev = <0x17>;
				qcom,access-ev = <0x2b>;
				qcom,wb-ev = <0x18>;
				qcom,core-dev-table = <0xfd200 0x21301800 0x130b00 0x3010b000 0x17bbc8 0x38137800 0x1af400 0x48190800 0x1d0100 0x538ab800 0x224570 0x56f692c0>;
				phandle = <0x333>;
			};

			qcom,cpu6-cpu-llcc-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x15 0x16>;
				qcom,target-dev = <0xa9>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0xc0300 0x11e1 0xfd200 0x1bc6 0x130b00 0x23c3 0x17bb00 0x300a 0x224570 0x379c>;
				phandle = <0x334>;
			};

			qcom,cpu6-llcc-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x15 0x16>;
				qcom,target-dev = <0xaa>;
				qcom,cachemiss-ev = <0x1000>;
				qcom,core-dev-table = <0xfd200 0x826 0x130b00 0xf27 0x17bb00 0x172b 0x1d0100 0x1ae1 0x224570 0x1f2c>;
				phandle = <0x335>;
			};

			qcom,cpu6-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x15 0x16>;
				qcom,target-dev = <0xab>;
				qcom,core-dev-table = <0x130e20 0x826 0x156300 0xb71 0x17bb00 0xf27 0x1af400 0x172b 0x1d0100 0x1ae1 0x224570 0x1f2c>;
				phandle = <0x336>;
			};
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xac>;

			opp-1 {
				opp-hz = <0x0 0x1>;
			};
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x273>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0xac>;
			phandle = <0x337>;
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x4c4b40>;
			qcom,msm-bus,active-only;
			status = "ok";
			phandle = <0x338>;
		};

		sdhci@7c4000 {
			compatible = "qcom,sdhci-msm-v5", "qcom,sdhci-msm-cqe";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000 0x7c8000 0x8000>;
			reg-names = "hc_mem", "cqhci_mem", "cqhci_ice";
			interrupts = <0x0 0x281 0x4 0x0 0x284 0x4>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x8>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			clocks = <0x1f 0x65 0x1f 0x66 0x1f 0x68>;
			clock-names = "iface_clk", "core_clk", "ice_core_clk";
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x96 0x2759 0x0 0x0 0x87 0x200 0x0 0x0 0x1 0x339 0x0 0x0 0x96 0x2759 0x3e8 0xc0df0 0x87 0x200 0x3e8 0x1b7740 0x1 0x339 0x7d0 0x1ffb8 0x96 0x2759 0xc350 0xc0df0 0x87 0x200 0xc350 0x1b7740 0x1 0x339 0x7530 0x1ffb8 0x96 0x2759 0xc350 0xc0df0 0x87 0x200 0x13880 0x1b7740 0x1 0x339 0x9c40 0x1ffb8 0x96 0x2759 0xc350 0xc0df0 0x87 0x200 0x186a0 0x1b7740 0x1 0x339 0xc350 0x1ffb8 0x96 0x2759 0xc350 0xc0df0 0x87 0x200 0x249f0 0x1b7740 0x1 0x339 0x13880 0x1ffb8 0x96 0x2759 0x3fd3e 0x30acf0 0x87 0x200 0x3fd3e 0x3d0900 0x1 0x339 0x493e0 0x47c70 0x96 0x2759 0x146cc2 0x4175d0 0x87 0x200 0x146cc2 0x6ddd00 0x1 0x339 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x3b 0x3b>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cmdq-latency-us = <0x41 0x41 0x41 0x41>;
			qcom,pm-qos-legacy-latency-us = <0x41 0x41 0x41 0x41>;
			qcom,dll-hsr-list = <0xf642c 0x0 0x0 0x10800 0x80040868>;
			qcom,nonremovable;
			status = "disabled";
			phandle = <0x339>;
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x0 0xcc 0x4 0x0 0xde 0x4>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x4>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			clocks = <0x1f 0x6a 0x1f 0x6b>;
			clock-names = "iface_clk", "core_clk";
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x51 0x2759 0x0 0x0 0x87 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x2759 0x3e8 0xc0df0 0x87 0x200 0x3e8 0x1b7740 0x1 0x260 0x7d0 0x1ffb8 0x51 0x2759 0xc350 0xc0df0 0x87 0x200 0xc350 0x1b7740 0x1 0x260 0x7530 0x1ffb8 0x51 0x2759 0xc350 0xc0df0 0x87 0x200 0x13880 0x1b7740 0x1 0x260 0x9c40 0x1ffb8 0x51 0x2759 0xc350 0xc0df0 0x87 0x200 0x186a0 0x1b7740 0x1 0x260 0xc350 0x1ffb8 0x51 0x2759 0x3fd3e 0x30acf0 0x87 0x200 0x3fd3e 0x3d0900 0x1 0x260 0x493e0 0x47c70 0x51 0x2759 0x146cc2 0x4175d0 0x87 0x200 0x146cc2 0x6ddd00 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x3b 0x3b>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-legacy-latency-us = <0x41 0x41 0x41 0x41>;
			qcom,dll-hsr-list = <0x7642c 0x0 0x0 0x10800 0x80040868>;
			status = "disabled";
			phandle = <0x33a>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_ipa";
			iommus = <0x17 0x20 0x1>;
			interrupts = <0x0 0x19e 0x4 0x0 0x19f 0x4 0x0 0x1a0 0x4 0x0 0x1a1 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x1a4 0x4 0x0 0x1a5 0x4 0x0 0x1a6 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-faults = "stall-disable", "non-fatal";
			qcom,wlan-msa-fixed-region = <0xad>;
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			vdd-cx-mx-supply = <0xae>;
			vdd-1.8-xo-supply = <0x1c>;
			vdd-1.3-rfa-supply = <0x1a>;
			vdd-3.3-ch1-supply = <0xaf>;
			vdd-3.3-ch0-supply = <0x1b>;
			qcom,vdd-cx-mx-config = <0x0 0x0>;
			qcom,vdd-1.3-rfa-config = <0x12ad40 0x13e5c0>;
			qcom,vdd-3.3-ch1-config = <0x2dc6c0 0x328980>;
			qcom,vdd-3.3-ch0-config = <0x2dc6c0 0x328980>;
			phandle = <0x33b>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0xb0 0x0 0x0 0xb0 0x1 0x0>;
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
			};
		};

		qfprom@780000 {
			compatible = "qcom,qfprom";
			reg = <0x780000 0x7000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			read-only;
			ranges;
			phandle = <0x33c>;

			gpu_speed_bin@6015 {
				reg = <0x6015 0x1>;
				bits = <0x0 0x8>;
				phandle = <0xc5>;
			};

			feat_conf8@6024 {
				reg = <0x6024 0x4>;
				phandle = <0x33d>;
			};

			gpu_gaming_bin@6026 {
				reg = <0x6026 0x1>;
				bits = <0x5 0x1>;
				phandle = <0xc6>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xb1>;

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x80000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			ipa {
				qcom,dump-size = <0x11000>;
				qcom,dump-id = <0x150>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x0>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x1>;
			};

			c200_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x2>;
			};

			c300_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x3>;
			};

			c400_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x4>;
			};

			c500_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x5>;
			};

			c600_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x6>;
			};

			c700_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x7>;
			};

			c0_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x130>;
			};

			c100_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x131>;
			};

			c200_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x132>;
			};

			c300_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x133>;
			};

			c400_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x134>;
			};

			c500_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x135>;
			};

			c600_scandump {
				qcom,dump-size = <0x25900>;
				qcom,dump-id = <0x136>;
			};

			c700_scandump {
				qcom,dump-size = <0x25900>;
				qcom,dump-id = <0x137>;
			};

			l1_i_cache0 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x60>;
			};

			l1_icache100 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x61>;
			};

			l1_icache200 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x62>;
			};

			l1_icache300 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x63>;
			};

			l1_icache400 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x64>;
			};

			l1_icache500 {
				qcom,dump-size = <0x10800>;
				qcom,dump-id = <0x65>;
			};

			l1_icache600 {
				qcom,dump-size = <0x21000>;
				qcom,dump-id = <0x66>;
			};

			l1_icache700 {
				qcom,dump-size = <0x21000>;
				qcom,dump-id = <0x67>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache200 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache300 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x83>;
			};

			l1_dcache400 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x84>;
			};

			l1_dcache500 {
				qcom,dump-size = <0x9000>;
				qcom,dump-id = <0x85>;
			};

			l1_dcache600 {
				qcom,dump-size = <0x12000>;
				qcom,dump-id = <0x86>;
			};

			l1_dcache700 {
				qcom,dump-size = <0x12000>;
				qcom,dump-id = <0x87>;
			};

			l1_itlb600 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x26>;
			};

			l1_itlb700 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x27>;
			};

			l1_dtlb600 {
				qcom,dump-size = <0x480>;
				qcom,dump-id = <0x46>;
			};

			l1_dtlb700 {
				qcom,dump-size = <0x480>;
				qcom,dump-id = <0x47>;
			};

			l2_cache600 {
				qcom,dump-size = <0x48000>;
				qcom,dump-id = <0xc6>;
			};

			l2_cache700 {
				qcom,dump-size = <0x48000>;
				qcom,dump-id = <0xc7>;
			};

			l2_tlb0 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb100 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb200 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x122>;
			};

			l2_tlb300 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x123>;
			};

			l2_tlb400 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x124>;
			};

			l2_tlb500 {
				qcom,dump-size = <0x5a00>;
				qcom,dump-id = <0x125>;
			};

			l2_tlb600 {
				qcom,dump-size = <0x7800>;
				qcom,dump-id = <0x126>;
			};

			l2_tlb700 {
				qcom,dump-size = <0x7800>;
				qcom,dump-id = <0x127>;
			};

			llcc1_d_cache {
				qcom,dump-size = <0x1141c0>;
				qcom,dump-id = <0x140>;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xf>;
			qcom,firmware-name = "lagoon_ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0xb2>;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			reg = <0x1e00000 0x84000 0x1e04000 0x23000>;
			reg-names = "ipa-base", "gsi-base";
			interrupts = <0x0 0x137 0x4 0x0 0x1b0 0x4>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-hw-ver = <0x12>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,platform-type = <0x1>;
			qcom,ee = <0x0>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,use-ipa-pm;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,bandwidth-vote-for-ipa;
			qcom,ipa-endp-delay-wa;
			qcom,use-64-bit-dma-mask;
			qcom,msm-bus,name = "ipa";
			qcom,use-gsi-ipa-fw = "lagoon_ipa_fws";
			qcom,wan-use-skb-page;
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x5>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x302 0x0 0x0 0x81 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x8f 0x309 0x0 0x0 0x5a 0x302 0x249f0 0x7a120 0x81 0x200 0x249f0 0xaae60 0x5a 0x249 0x124f8 0xaae60 0x1 0x2a4 0x0 0xd6d8 0x8f 0x309 0x0 0x64 0x5a 0x302 0x98968 0x124f80 0x81 0x200 0x98968 0x10c8e0 0x5a 0x249 0x4c4b4 0x16e360 0x1 0x2a4 0x0 0x20b70 0x8f 0x309 0x0 0xb4 0x5a 0x302 0x1312d0 0x249f00 0x81 0x200 0x1312d0 0x1b7740 0x5a 0x249 0x98968 0x2f4d60 0x1 0x2a4 0x0 0x36718 0x8f 0x309 0x0 0x1c2 0x5a 0x302 0x1e8480 0x3567e0 0x81 0x200 0x1e8480 0x1e8480 0x5a 0x249 0xf4240 0x3e8fa0 0x1 0x2a4 0x0 0x57670 0x8f 0x309 0x0 0x226>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			phandle = <0x33e>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0xb3 0x0>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0xb4 0x0 0x0>;
				interrupt-names = "ipa-smp2p-in";
			};
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0x17 0x440 0x0>;
			qcom,iommu-dma-addr-pool = <0x20000000 0x40000000>;
			qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
			qcom,iommu-dma = "fastmap";
			qcom,ipa-q6-smem-size = <0x6800>;
			qcom,geometry-mapping = <0x0 0xf0000000>;
			phandle = <0x33f>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0x17 0x441 0x0>;
			qcom,additional-mapping = <0x1ea0000 0x1ea0000 0x80000>;
			qcom,iommu-dma = "atomic";
			phandle = <0x340>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x17 0x442 0x0>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x20000000>;
			phandle = <0x341>;
		};

		qcom,gdsc@13a004 {
			compatible = "qcom,gdsc";
			reg = <0x13a004 0x4>;
			regulator-name = "gcc_ufs_phy_gdsc";
			status = "ok";
			phandle = <0x342>;
		};

		qcom,gdsc@11a004 {
			compatible = "qcom,gdsc";
			reg = <0x11a004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			status = "ok";
			phandle = <0xb9>;
		};

		qcom,gdsc@1b7040 {
			compatible = "qcom,gdsc";
			reg = <0x1b7040 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xe1>;
		};

		qcom,gdsc@1b7044 {
			compatible = "qcom,gdsc";
			reg = <0x1b7044 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xe2>;
		};

		qcom,gdsc@ad06004 {
			compatible = "qcom,gdsc";
			reg = <0xad06004 0x4>;
			regulator-name = "cam_cc_bps_gdsc";
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0xd6>;
		};

		qcom,gdsc@ad09004 {
			compatible = "qcom,gdsc";
			reg = <0xad09004 0x4>;
			regulator-name = "cam_cc_ife_0_gdsc";
			status = "ok";
			phandle = <0xd1>;
		};

		qcom,gdsc@ad0a004 {
			compatible = "qcom,gdsc";
			reg = <0xad0a004 0x4>;
			regulator-name = "cam_cc_ife_1_gdsc";
			status = "ok";
			phandle = <0xd3>;
		};

		qcom,gdsc@ad0b004 {
			compatible = "qcom,gdsc";
			reg = <0xad0b004 0x4>;
			regulator-name = "cam_cc_ife_2_gdsc";
			status = "ok";
			phandle = <0xd4>;
		};

		qcom,gdsc@ad07004 {
			compatible = "qcom,gdsc";
			reg = <0xad07004 0x4>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0xd5>;
		};

		qcom,gdsc@ad14004 {
			compatible = "qcom,gdsc";
			reg = <0xad14004 0x4>;
			regulator-name = "cam_cc_titan_top_gdsc";
			status = "ok";
			phandle = <0xc8>;
		};

		qcom,gdsc@af01004 {
			compatible = "qcom,gdsc";
			reg = <0xaf01004 0x4>;
			regulator-name = "mdss_core_gdsc";
			qcom,support-hw-trigger;
			proxy-supply = <0xb5>;
			qcom,proxy-consumer-enable;
			status = "ok";
			phandle = <0xb5>;
		};

		syscon@3d91508 {
			compatible = "syscon";
			reg = <0x3d91508 0x4>;
			phandle = <0xb8>;
		};

		syscon@3d91008 {
			compatible = "syscon";
			reg = <0x3d91008 0x4>;
			phandle = <0xb7>;
		};

		syscon@3d91540 {
			compatible = "syscon";
			reg = <0x3d91540 0x4>;
			phandle = <0xb6>;
		};

		qcom,gdsc@3d9106c {
			compatible = "qcom,gdsc";
			reg = <0x3d9106c 0x4>;
			regulator-name = "gpu_cx_gdsc";
			hw-ctl-addr = <0xb6>;
			qcom,no-status-check-on-disable;
			qcom,clk-dis-wait-val = <0x8>;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			parent-supply = <0x2a>;
			vdd_parent-supply = <0x2a>;
			phandle = <0xc3>;
		};

		qcom,gdsc@3d9100c {
			compatible = "qcom,gdsc";
			reg = <0x3d9100c 0x4>;
			regulator-name = "gpu_gx_gdsc";
			sw-reset = <0xb7>;
			domain-addr = <0xb8>;
			qcom,skip-disable-before-sw-enable;
			status = "ok";
			parent-supply = <0x82>;
			phandle = <0xc4>;
		};

		qcom,gdsc@9981004 {
			compatible = "qcom,gdsc";
			reg = <0x9981004 0x4>;
			regulator-name = "npu_cc_core_gdsc";
			status = "ok";
			phandle = <0x83>;
		};

		qcom,gdsc@aaf3004 {
			compatible = "qcom,gdsc";
			reg = <0xaaf3004 0x4>;
			regulator-name = "video_cc_mvs0_gdsc";
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1f 0x86>;
			qcom,support-hw-trigger;
			phandle = <0x205>;
		};

		qcom,gdsc@aaf2004 {
			compatible = "qcom,gdsc";
			reg = <0xaaf2004 0x4>;
			regulator-name = "video_cc_mvsc_gdsc";
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1f 0x86>;
			phandle = <0x97>;
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x200000>;
			reg-names = "core_base";
			iommus = <0x17 0x540 0x0>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupts-extended = <0x27 0xe 0x4 0x1 0x0 0x82 0x4 0x27 0x11 0x4 0x27 0xf 0x4>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0xb9>;
			dpdm-supply = <0x74>;
			clocks = <0x1f 0x7b 0x1f 0x16 0x1f 0xc 0x1f 0x7d 0x1f 0x81 0x1f 0x80>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			resets = <0x1f 0x5>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,pm-qos-latency = <0x3d>;
			qcom,gsi-disable-io-coherency;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x1 0x1 0x3d 0x2a4 0x1 0x1 0x1 0x247 0x1 0x1>;
			extcon = <0xba 0x6f 0xbb>;
			phandle = <0x343>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xe000>;
				interrupts = <0x0 0x85 0x4>;
				usb-phy = <0x74 0xbc>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3-u1u2-disable;
				usb-core-id = <0x0>;
				tx-fifo-resize;
				maximum-speed = "super-speed";
				dr_mode = "drd";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x0 0x84 0x4>;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x2>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x344>;
		};

		qusb@88e3000 {
			compatible = "qcom,qusb2phy-v2";
			reg = <0x88e3000 0x400 0x780268 0x4 0x88e7014 0x4 0x88e2000 0x4>;
			reg-names = "qusb_phy_base", "efuse_addr", "refgen_north_bg_reg_addr", "eud_enable_reg";
			qcom,efuse-bit-pos = <0x19>;
			qcom,efuse-num-bits = <0x3>;
			vdd-supply = <0xbd>;
			vdda18-supply = <0xbe>;
			vdda33-supply = <0x75>;
			refgen-supply = <0xbf>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			qcom,qusb-phy-reg-offset = <0x240 0x1a0 0x210 0x230 0xa8 0x254 0x198 0x27c 0x280 0x284 0x288 0x2a0>;
			qcom,qusb-phy-init-seq = <0x23 0x210 0x3 0x4 0x7c 0x18c 0x80 0x2c 0xa 0x184 0x19 0xb4 0x40 0x194 0x22 0x198 0x21 0x214 0x8 0x220 0x58 0x224 0x45 0x240 0x29 0x244 0xca 0x248 0x4 0x24c 0x3 0x250 0x30 0x23c 0x22 0x210>;
			qcom,qusb-phy-host-init-seq = <0x23 0x210 0x3 0x4 0x7c 0x18c 0x80 0x2c 0xa 0x184 0x19 0xb4 0x40 0x194 0x22 0x198 0x21 0x214 0x8 0x220 0x58 0x224 0x45 0x240 0x29 0x244 0xca 0x248 0x4 0x24c 0x3 0x250 0x30 0x23c 0x22 0x210>;
			phy_type = "utmi";
			clocks = <0x1e 0x0>;
			clock-names = "ref_clk_src";
			resets = <0x1f 0x0>;
			reset-names = "phy_reset";
			phandle = <0x74>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0xc0>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			core-supply = <0xbf>;
			qcom,vbus-valid-override;
			qcom,qmp-phy-init-seq = <0x1048 0x7 0x0 0x1080 0x14 0x0 0x1034 0x8 0x0 0x1138 0x30 0x0 0x103c 0x2 0x0 0x108c 0x8 0x0 0x115c 0x16 0x0 0x1164 0x1 0x0 0x113c 0x80 0x0 0x10b0 0x82 0x0 0x10b8 0xab 0x0 0x10bc 0xea 0x0 0x10c0 0x2 0x0 0x1060 0x6 0x0 0x1068 0x16 0x0 0x1070 0x36 0x0 0x10dc 0x0 0x0 0x10d8 0x3f 0x0 0x10f8 0x1 0x0 0x10f4 0xc9 0x0 0x1148 0xa 0x0 0x10a0 0x0 0x0 0x109c 0x34 0x0 0x1098 0x15 0x0 0x1090 0x4 0x0 0x1154 0x0 0x0 0x1094 0x0 0x0 0x10f0 0x0 0x0 0x1040 0xa 0x0 0x1010 0x1 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1014 0x0 0x0 0x1018 0x0 0x0 0x1024 0x85 0x0 0x1028 0x7 0x0 0x1430 0xb 0x0 0x14d4 0xf 0x0 0x14d8 0x4e 0x0 0x14dc 0x18 0x0 0x14f8 0x77 0x0 0x14fc 0x80 0x0 0x1504 0x3 0x0 0x150c 0x16 0x0 0x1564 0x5 0x0 0x14c0 0x3 0x0 0x1830 0xb 0x0 0x18d4 0xf 0x0 0x18d8 0x4e 0x0 0x18dc 0x18 0x0 0x18f8 0x77 0x0 0x18fc 0x80 0x0 0x1904 0x3 0x0 0x190c 0x16 0x0 0x1964 0x5 0x0 0x18c0 0x3 0x0 0x1260 0x10 0x0 0x12a4 0x12 0x0 0x128c 0x16 0x0 0x1248 0x9 0x0 0x1244 0x6 0x0 0x1660 0x10 0x0 0x16a4 0x12 0x0 0x168c 0x16 0x0 0x1648 0x9 0x0 0x1644 0x6 0x0 0x1cc8 0x83 0x0 0x1ccc 0x9 0x0 0x1cd0 0xa2 0x0 0x1cd4 0x40 0x0 0x1cc4 0x2 0x0 0x1c80 0xd1 0x0 0x1c84 0x1f 0x0 0x1c88 0x47 0x0 0x1c64 0x1b 0x0 0x1434 0x75 0x0 0x1834 0x75 0x0 0x1dd8 0xcc 0x0 0x1c0c 0x9f 0x0 0x1c10 0x9f 0x0 0x1c14 0xb7 0x0 0x1c18 0x4e 0x0 0x1c1c 0x65 0x0 0x1c20 0x6b 0x0 0x1c24 0x15 0x0 0x1c28 0xd 0x0 0x1c2c 0x15 0x0 0x1c30 0xd 0x0 0x1c34 0x15 0x0 0x1c38 0xd 0x0 0x1c3c 0x15 0x0 0x1c40 0x1d 0x0 0x1c44 0x15 0x0 0x1c48 0xd 0x0 0x1c4c 0x15 0x0 0x1c50 0xd 0x0 0x1e0c 0x21 0x0 0x1e10 0x60 0x0 0x1c5c 0x2 0x0 0x1ca0 0x4 0x0 0x1c8c 0x44 0x0 0x1c70 0xe7 0x0 0x1c74 0x3 0x0 0x1c78 0x40 0x0 0x1c7c 0x0 0x0 0x1cb8 0x75 0x0 0x1cb0 0x86 0x0 0x1cbc 0x13 0x0 0x1cac 0x4 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x1d74 0x1cd8 0x1cdc 0x1c04 0x1c00 0x1c08 0x1a00 0x2a18 0x8 0x4 0x1c 0x0 0x10 0xc 0x1a0c>;
			clocks = <0x1f 0x82 0x1f 0x85 0x1e 0x14 0x1f 0x80 0x1f 0x84>;
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk";
			resets = <0x1f 0xb 0x1f 0xa>;
			reset-names = "global_phy_reset", "phy_reset";
			extcon = <0xba>;
			phandle = <0xbc>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x17 0x100f 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0xf>;
			qcom,usb-audio-intr-num = <0x2>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xd>;
			qcom,firmware-name = "a615_zap";
			phandle = <0x345>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			operating-points-v2 = <0xc1>;
			phandle = <0x346>;
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			operating-points-v2 = <0xa1>;
			phandle = <0xc2>;
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xc1>;

			opp-850000000 {
				opp-hz = <0x0 0x32a9f880>;
				opp-microvolt = <0x1a0>;
			};

			opp-800000000 {
				opp-hz = <0x0 0x2faf0800>;
				opp-microvolt = <0x180>;
			};

			opp-650000000 {
				opp-hz = <0x0 0x26be3680>;
				opp-microvolt = <0x140>;
			};

			opp-565000000 {
				opp-hz = <0x0 0x21ad3740>;
				opp-microvolt = <0x100>;
			};

			opp-430000000 {
				opp-hz = <0x0 0x19a14780>;
				opp-microvolt = <0xc0>;
			};

			opp-355000000 {
				opp-hz = <0x0 0x1528dec0>;
				opp-microvolt = <0x80>;
			};

			opp-253000000 {
				opp-hz = <0x0 0xf147940>;
				opp-microvolt = <0x40>;
			};
		};

		qcom,kgsl-3d0@3d00000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			status = "ok";
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3d9e000 0x1000>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "cx_misc";
			interrupts = <0x0 0x12c 0x4>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x0>;
			qcom,chipid = <0x6010900>;
			qcom,gpu-quirk-hfi-use-reg;
			qcom,gpu-quirk-secvid-set-once;
			qcom,idle-timeout = <0x50>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0xe>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x2>;
			qcom,snapshot-size = <0x200000>;
			clocks = <0x87 0x10 0x87 0xd 0x1f 0x1c 0x1f 0x2d 0x87 0xa>;
			clock-names = "core_clk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk";
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			#cooling-cells = <0x2>;
			qcom,gpubw-dev = <0xc2>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xd>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x61a80 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x124f80 0x1a 0x200 0x0 0x1b8a00 0x1a 0x200 0x0 0x2162e0 0x1a 0x200 0x0 0x2990a0 0x1a 0x200 0x0 0x2ee000 0x1a 0x200 0x0 0x3e12a0 0x1a 0x200 0x0 0x5294a0 0x1a 0x200 0x0 0x5ee8e0 0x1a 0x200 0x0 0x6e1b80 0x1a 0x200 0x0 0x7fbc00>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0xc3>;
			vdd-supply = <0xc4>;
			nvmem-cells = <0xc5 0xc6>;
			nvmem-cell-names = "speed_bin", "gaming_bin";
			qcom,pm-qos-active-latency = <0x43>;
			qcom,pm-qos-wakeup-latency = <0x43>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			operating-points-v2 = <0xc1>;
			phandle = <0x3d>;

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x0>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x1>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x2>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x3>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x32a9f880>;
						qcom,bus-freq = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xc>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xc>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xc>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0xf147940>;
						qcom,bus-freq = <0x5>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0xb4>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x32a9f880>;
						qcom,bus-freq = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xc>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xc>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xc>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0xf147940>;
						qcom,bus-freq = <0x5>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0xa9>;
					qcom,ca-target-pwrlevel = <0x4>;
					qcom,initial-pwrlevel = <0x5>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,bus-max = <0xc>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xc>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0xf147940>;
						qcom,bus-freq = <0x5>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x78>;
					qcom,ca-target-pwrlevel = <0x2>;
					qcom,initial-pwrlevel = <0x3>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0xf147940>;
						qcom,bus-freq = <0x5>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x8a>;
					qcom,ca-target-pwrlevel = <0x3>;
					qcom,initial-pwrlevel = <0x4>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xc>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x7>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x8>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0xf147940>;
						qcom,bus-freq = <0x5>;
						qcom,bus-min = <0x4>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};
			};

			qcom,cpu-to-gpu-cfg-path {
				qcom,msm-bus,name = "gpu_cfg";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x256 0x0 0x0 0x1 0x256 0x0 0x64 0x1 0x256 0x0 0x98967f>;
			};
		};

		qcom,kgsl-iommu@3d40000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x3d40000 0x10000>;
			qcom,protect = <0x40000 0x10000>;
			qcom,micro-mmu-control = <0x6000>;
			clocks = <0x1f 0x2a 0x1f 0x1c 0x1f 0x2d>;
			clock-names = "iface_clk", "mem_clk", "mem_iface_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x347>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0xc7 0x0>;
				qcom,iommu-dma = "disabled";
				qcom,gpu-offset = <0x48000>;
				phandle = <0x348>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				qcom,iommu-dma = "disabled";
				iommus = <0xc7 0x2>;
				phandle = <0x349>;
			};
		};

		qcom,gmu@3d6a000 {
			label = "kgsl-gmu";
			compatible = "qcom,gpu-gmu";
			reg = <0x3d6a000 0x31000 0xb290000 0x10000 0xb490000 0x10000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_cfg", "kgsl_gmu_pdc_seq";
			interrupts = <0x0 0x130 0x4 0x0 0x131 0x4>;
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x0 0x0 0x1a 0x2734 0x0 0x64>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0xc3>;
			vdd-supply = <0xc4>;
			clocks = <0x87 0xa 0x87 0xd 0x1f 0x1c 0x1f 0x2d>;
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk";
			phandle = <0x34a>;

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0xc7 0x4>;
				qcom,iommu-dma = "disabled";
				phandle = <0x34b>;
			};

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0xc7 0x5>;
				qcom,iommu-dma = "disabled";
				phandle = <0x34c>;
			};
		};

		qcom,msm_npu@9800000 {
			compatible = "qcom,msm-npu";
			status = "ok";
			reg = <0x9900000 0x20000 0x99f0000 0x10000 0x9980000 0x10000 0x17c00000 0x10000 0x1f40000 0x40000 0x780000 0x7000>;
			reg-names = "tcm", "core", "cc", "apss_shared", "tcsr", "qfprom_physical";
			interrupts = <0x0 0x247 0x4 0x0 0x249 0x1 0x0 0x24b 0x1 0x0 0x248 0x4>;
			interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq", "general_irq";
			iommus = <0x17 0x1441 0x0 0x17 0x1442 0x0 0x17 0x1461 0x0 0x17 0x1462 0x0 0x17 0x1481 0x0 0x17 0x1482 0x0>;
			qcom,npu-dsp-sid-mapped;
			clocks = <0x88 0x13 0x88 0x7 0x88 0x4 0x88 0x3 0x88 0xd 0x88 0xc 0x88 0xe 0x88 0x11 0x88 0x12 0x88 0x2 0x88 0x6 0x88 0x1 0x88 0x15>;
			clock-names = "xo_clk", "npu_core_clk", "cal_hm0_clk", "cal_hm0_cdc_clk", "axi_clk", "ahb_clk", "dma_clk", "rsc_xo_clk", "s2p_clk", "bwmon_clk", "cal_hm0_perf_cnt_clk", "bto_core_clk", "dsp_core_clk_src";
			vdd-supply = <0x83>;
			vdd_cx-supply = <0x2a>;
			qcom,proxy-reg-names = "vdd", "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			#cooling-cells = <0x2>;
			mboxes = <0x91 0x7 0x0 0x91 0x7 0x2 0x91 0x7 0x3>;
			mbox-names = "ipcc-glink", "ipcc-smp2p", "ipcc-ping";
			#mbox-cells = <0x2>;
			qcom,npubw-devs = <0xa0 0xa2 0xa3>;
			qcom,npubw-dev-names = "npu_llcc_bw", "llcc_ddr_bw", "dsp_ddr_bw";
			qcom,src-dst-ports = <0x9a 0x200 0x9a 0x26c>;
			qcom,npu-cxlimit-enable;
			phandle = <0x57>;

			qcom,npu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,npu-pwrlevels";
				initial-pwrlevel = <0x4>;

				qcom,npu-pwrlevel@0 {
					reg = <0x0>;
					vreg = <0x1>;
					clk-freq = <0x124f800 0x5f5e100 0xb71b000 0xb71b000 0x8f0d180 0x1c9c380 0xbebc200 0x124f800 0x2faf080 0x124f800 0xb71b000 0x124f800 0x11e1a300>;
				};

				qcom,npu-pwrlevel@1 {
					reg = <0x1>;
					vreg = <0x2>;
					clk-freq = <0x124f800 0xbebc200 0x10059000 0x10059000 0xbebc200 0x23c3460 0x11e1a300 0x124f800 0x2faf080 0x124f800 0x10059000 0x124f800 0x17d78400>;
				};

				qcom,npu-pwrlevel@2 {
					reg = <0x2>;
					vreg = <0x3>;
					clk-freq = <0x124f800 0x13d92d40 0x18085800 0x18085800 0x11e1a300 0x23c3460 0x18054ac0 0x124f800 0x2faf080 0x124f800 0x18085800 0x124f800 0x1dcd6500>;
				};

				qcom,npu-pwrlevel@3 {
					reg = <0x3>;
					vreg = <0x4>;
					clk-freq = <0x124f800 0x1982c300 0x1eb246c0 0x1eb246c0 0x18054ac0 0x47868c0 0x23c34600 0x124f800 0x5f5e100 0x124f800 0x1eb246c0 0x124f800 0x2756cd00>;
				};

				qcom,npu-pwrlevel@4 {
					reg = <0x4>;
					vreg = <0x6>;
					clk-freq = <0x124f800 0x1dcd6500 0x2ca1c800 0x2ca1c800 0x1fc4ef40 0x47868c0 0x2a51bd80 0x124f800 0x5f5e100 0x124f800 0x2ca1c800 0x124f800 0x2faf0800>;
				};
			};
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy0 {
			cell-index = <0x0>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			reg = <0xac65000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x65000>;
			interrupts = <0x0 0x1dd 0x1>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0xc8>;
			refgen-supply = <0xc9>;
			mipi-csi-vdd1-supply = <0xbd>;
			mipi-csi-vdd2-supply = <0xbf>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x0 0x0 0xd6d80 0x124f80>;
			rgltr-max-voltage = <0x0 0x0 0x1001a8 0x13e9a8>;
			rgltr-load-current = <0x0 0x0 0x13880 0x13880>;
			clocks = <0x85 0x15 0x85 0x1e 0x85 0x17 0x85 0x16>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1";
			clock-rates = <0x11e1a300 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x34d>;
		};

		qcom,csiphy1 {
			cell-index = <0x1>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			reg = <0xac66000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x66000>;
			interrupts = <0x0 0x1de 0x1>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0xc8>;
			refgen-supply = <0xc9>;
			mipi-csi-vdd1-supply = <0xbd>;
			mipi-csi-vdd2-supply = <0xbf>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x0 0x0 0xd6d80 0x124f80>;
			rgltr-max-voltage = <0x0 0x0 0x1001a8 0x13e9a8>;
			rgltr-load-current = <0x0 0x0 0x13880 0x13880>;
			clocks = <0x85 0x15 0x85 0x1f 0x85 0x19 0x85 0x18>;
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1";
			clock-rates = <0x11e1a300 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x34e>;
		};

		qcom,csiphy2 {
			cell-index = <0x2>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			reg = <0xac67000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x67000>;
			interrupts = <0x0 0x1df 0x1>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0xc8>;
			refgen-supply = <0xc9>;
			mipi-csi-vdd1-supply = <0xbd>;
			mipi-csi-vdd2-supply = <0xbf>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x0 0x0 0xd6d80 0x124f80>;
			rgltr-max-voltage = <0x0 0x0 0x1001a8 0x13e9a8>;
			rgltr-load-current = <0x0 0x0 0x13880 0x13880>;
			clocks = <0x85 0x15 0x85 0x20 0x85 0x1b 0x85 0x1a>;
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1";
			clock-rates = <0x11e1a300 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x34f>;
		};

		qcom,csiphy3 {
			cell-index = <0x3>;
			compatible = "qcom,csiphy-v1.2.3", "qcom,csiphy";
			reg = <0xac68000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x68000>;
			interrupts = <0x0 0x1cd 0x1>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0xc8>;
			refgen-supply = <0xc9>;
			mipi-csi-vdd1-supply = <0xbd>;
			mipi-csi-vdd2-supply = <0xbf>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x0 0x0 0xd6d80 0x124f80>;
			rgltr-max-voltage = <0x0 0x0 0x1001a8 0x13e9a8>;
			rgltr-load-current = <0x0 0x0 0x13880 0x13880>;
			clocks = <0x85 0x15 0x85 0x21 0x85 0x1d 0x85 0x1c>;
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "lowsvs", "svs", "svs_l1";
			clock-rates = <0x11e1a300 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x350>;
		};

		qcom,cci0 {
			cell-index = <0x0>;
			compatible = "qcom,cci";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xac4a000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1d4 0x1>;
			status = "ok";
			gdscr-supply = <0xc8>;
			regulator-names = "gdscr";
			clocks = <0x85 0xf 0x85 0x10>;
			clock-names = "cci_0_clk", "cci_0_clk_src";
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x0 0x23c3460>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0xca 0xcb>;
			pinctrl-1 = <0xcc 0xcd>;
			gpios = <0x18 0x27 0x0 0x18 0x28 0x0 0x18 0x29 0x0 0x18 0x2a 0x0>;
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			phandle = <0x351>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x352>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x353>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x1>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x354>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x355>;
			};
		};

		qcom,cci1 {
			cell-index = <0x1>;
			compatible = "qcom,cci";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xac4b000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4b000>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1ce 0x1>;
			status = "ok";
			gdscr-supply = <0xc8>;
			regulator-names = "gdscr";
			clocks = <0x85 0x11 0x85 0x12>;
			clock-names = "cci_clk", "cci_1_clk_src";
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x0 0x23c3460>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0xce>;
			pinctrl-1 = <0xcf>;
			gpios = <0x18 0x2b 0x0 0x18 0x2c 0x0>;
			gpio-req-tbl-num = <0x0 0x1>;
			gpio-req-tbl-flags = <0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA2", "CCI_I2C_CLK2";
			phandle = <0x356>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x357>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x358>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x1>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x359>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x35a>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";
			non-fatal-fault-disabled;

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x17 0xd40 0x20 0x17 0xd60 0x20>;
				label = "lrme";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x35b>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x6400000>;
						iova-region-id = <0x1>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						iova-region-len = <0xd2800000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x17 0x820 0xc0 0x17 0x840 0x0 0x17 0x860 0xc0 0x17 0x880 0x0>;
				label = "ife";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x35c>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x17 0xd00 0x20 0x17 0xd20 0x20>;
				label = "jpeg";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x35d>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0xd0>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x17 0xca2 0x0 0x17 0xc40 0x20 0x17 0xc60 0x20 0x17 0xcc0 0x20 0x17 0xce0 0x20>;
				label = "icp";
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				iova-region-discard = <0xdff00000 0x300000>;

				iova-mem-map {
					phandle = <0x35e>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x0>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x0>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x9600000>;
						iova-region-id = <0x1>;
						iova-granularity = <0x15>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x4>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xee300000>;
						iova-region-id = <0x3>;
						iova-region-discard = <0xdff00000 0x300000>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x5>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x17 0xc80 0x0>;
				label = "cpas-cdm0";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x35f>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x0>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			cdm-client-names = "vfe", "jpegdma", "jpegenc", "lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0@ac48000 {
			cell-index = <0x0>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x0 0x1d5 0x1>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0xc8>;
			clock-names = "cam_cc_soc_ahb_clk", "cam_cc_cpas_ahb_clk", "cam_cc_camnoc_axi_clk";
			clocks = <0x85 0x57 0x85 0x14 0x85 0xe>;
			clock-rates = <0x0 0x0 0x0>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			cell-index = <0x0>;
			compatible = "qcom,csid170_200";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = <0xb3000>;
			interrupt-names = "csid0";
			interrupts = <0x0 0x1d0 0x1>;
			regulator-names = "camss", "ife0";
			camss-supply = <0xc8>;
			ife0-supply = <0xd1>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x85 0x2e 0x85 0x2d 0x85 0x15 0x85 0x2c 0x85 0x2b 0x85 0x2a 0x85 0x29>;
			clock-rates = <0x11e1a300 0x0 0x0 0x0 0x1312d000 0x0 0x0 0x16e36000 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x360>;
		};

		qcom,vfe0@acaf000 {
			cell-index = <0x0>;
			compatible = "qcom,vfe170_150";
			reg-names = "ife";
			reg = <0xacaf000 0x4000>;
			reg-cam-base = <0xaf000>;
			interrupt-names = "ife0";
			interrupts = <0x0 0x1d1 0x1>;
			regulator-names = "camss", "ife0";
			camss-supply = <0xc8>;
			ife0-supply = <0xd1>;
			clock-names = "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x85 0x2b 0x85 0x2a 0x85 0x29>;
			clock-rates = <0x1312d000 0x0 0x0 0x18148d00 0x0 0x0 0x1c9c3800 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x85 0x2f>;
			clock-rates-option = <0x23c34600>;
			qcom,cam-cx-ipeak = <0xd2 0x3>;
			status = "ok";
			phandle = <0x361>;
		};

		qcom,csid1@acba000 {
			cell-index = <0x1>;
			compatible = "qcom,csid170_200";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid1";
			interrupts = <0x0 0x1d2 0x1>;
			regulator-names = "camss", "ife1";
			camss-supply = <0xc8>;
			ife1-supply = <0xd3>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x85 0x35 0x85 0x34 0x85 0x15 0x85 0x33 0x85 0x32 0x85 0x31 0x85 0x30>;
			clock-rates = <0x11e1a300 0x0 0x0 0x0 0x1312d000 0x0 0x0 0x16e36000 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x362>;
		};

		qcom,vfe1@acb6000 {
			cell-index = <0x1>;
			compatible = "qcom,vfe170_150";
			reg-names = "ife";
			reg = <0xacb6000 0x4000>;
			reg-cam-base = <0xb6000>;
			interrupt-names = "ife1";
			interrupts = <0x0 0x1d3 0x1>;
			regulator-names = "camss", "ife1";
			camss-supply = <0xc8>;
			ife1-supply = <0xd3>;
			clock-names = "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x85 0x32 0x85 0x31 0x85 0x30>;
			clock-rates = <0x1312d000 0x0 0x0 0x18148d00 0x0 0x0 0x1c9c3800 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x85 0x36>;
			clock-rates-option = <0x23c34600>;
			qcom,cam-cx-ipeak = <0xd2 0x3>;
			status = "ok";
			phandle = <0x363>;
		};

		qcom,csid2@acc1000 {
			cell-index = <0x2>;
			compatible = "qcom,csid170_200";
			reg-names = "csid2";
			reg = <0xacc1000 0x1000>;
			reg-cam-base = <0xc1000>;
			interrupt-names = "csid";
			interrupts = <0x0 0x2cd 0x1>;
			regulator-names = "camss", "ife2";
			camss-supply = <0xc8>;
			ife2-supply = <0xd4>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x85 0x3c 0x85 0x3b 0x85 0x15 0x85 0x3a 0x85 0x39 0x85 0x38 0x85 0x37>;
			clock-rates = <0x11e1a300 0x0 0x0 0x0 0x1312d000 0x0 0x0 0x16e36000 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x364>;
		};

		qcom,vfe2@acbd000 {
			cell-index = <0x2>;
			compatible = "qcom,vfe170_150";
			reg-names = "ife2";
			reg = <0xacbd000 0x4000>;
			reg-cam-base = <0xbd000>;
			interrupt-names = "ife";
			interrupts = <0x0 0x2ce 0x1>;
			regulator-names = "camss", "ife2";
			camss-supply = <0xc8>;
			ife2-supply = <0xd4>;
			clock-names = "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x85 0x39 0x85 0x38 0x85 0x37>;
			clock-rates = <0x1312d000 0x0 0x0 0x18148d00 0x0 0x0 0x1c9c3800 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x85 0x3d>;
			clock-rates-option = <0x23c34600>;
			dsp-disabled;
			qcom,cam-cx-ipeak = <0xd2 0x3>;
			status = "ok";
			phandle = <0x365>;
		};

		qcom,csid-lite@acc8000 {
			cell-index = <0x3>;
			compatible = "qcom,csid-lite170";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x1d9 0x1>;
			regulator-names = "camss";
			camss-supply = <0xc8>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk";
			clocks = <0x85 0x42 0x85 0x41 0x85 0x15 0x85 0x40 0x85 0x3f 0x85 0x3e>;
			clock-rates = <0x11e1a300 0x0 0x0 0x0 0x1312d000 0x0 0x16e36000 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x17d78400 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
			phandle = <0x366>;
		};

		qcom,vfe-lite@acc4000 {
			cell-index = <0x3>;
			compatible = "qcom,vfe-lite170";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x4000>;
			reg-cam-base = <0xc4000>;
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x1d8 0x1>;
			regulator-names = "camss";
			camss-supply = <0xc8>;
			clock-names = "ife_clk_src", "ife_clk";
			clocks = <0x85 0x3f 0x85 0x3e>;
			clock-rates = <0x1312d000 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			qcom,cam-cx-ipeak = <0xd2 0x3>;
			status = "ok";
			phandle = <0x367>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,bps";
			num-a5 = <0x1>;
			num-ipe = <0x1>;
			num-bps = <0x1>;
			icp_pc_en;
			status = "ok";
		};

		qcom,a5@ac00000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			reg-cam-base = <0x0 0x10000 0x18000>;
			interrupts = <0x0 0x1cf 0x1>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xc8>;
			clock-names = "soc_fast_ahb", "soc_ahb_clk", "icp_clk", "icp_clk_src";
			src-clock-name = "icp_clk_src";
			clocks = <0x85 0x22 0x85 0x57 0x85 0x25 0x85 0x26>;
			clock-rates = <0x5f5e100 0x0 0x0 0x16e36000 0xbebc200 0x0 0x0 0x18148d00 0x11e1a300 0x0 0x0 0x23c34600 0x18148d00 0x0 0x0 0x23c34600 0x18148d00 0x0 0x0 0x23c34600>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-cfg = <0x73 0x1cf>;
			status = "ok";
			phandle = <0x368>;
		};

		qcom,ipe0 {
			cell-index = <0x0>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0xa000>;
			reg-names = "ipe0_top";
			reg-cam-base = <0x87000>;
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0xd5>;
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk", "ipe_0_clk_src";
			src-clock-name = "ipe_0_clk_src";
			clocks = <0x85 0x43 0x85 0x44 0x85 0x45 0x85 0x46 0x85 0x47>;
			clock-rates = <0x0 0x0 0x0 0x0 0xe4e1c00 0x0 0x0 0x0 0x0 0x1312d000 0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x201b66aa 0x0 0x0 0x0 0x0 0x23c34600>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			qcom,cam-cx-ipeak = <0xd2 0x3>;
			status = "ok";
			phandle = <0x369>;
		};

		qcom,bps {
			cell-index = <0x0>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x8000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0xd6>;
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk", "bps_clk_src";
			src-clock-name = "bps_clk_src";
			clocks = <0x85 0x8 0x85 0x9 0x85 0xa 0x85 0xb 0x85 0xc>;
			clock-rates = <0x0 0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			qcom,cam-cx-ipeak = <0xd2 0x3>;
			status = "ok";
			phandle = <0x36a>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			num-jpeg-enc = <0x1>;
			num-jpeg-dma = <0x1>;
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			cell-index = <0x0>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x1>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xc8>;
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			clocks = <0x85 0x49 0x85 0x48>;
			clock-rates = <0x23c34600 0x0>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x36b>;
		};

		qcom,jpegdma@0xac52000 {
			cell-index = <0x0>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x1>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xc8>;
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			clocks = <0x85 0x49 0x85 0x48>;
			clock-rates = <0x23c34600 0x0>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x36c>;
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
		};

		qcom,lrme@ac6b000 {
			cell-index = <0x0>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0xa00>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x0 0x1dc 0x1>;
			regulator-names = "camss";
			camss-supply = <0xc8>;
			clock-names = "lrme_clk_src", "lrme_clk";
			clocks = <0x85 0x4b 0x85 0x4a>;
			clock-rates = <0xbebc200 0x0 0x100db355 0x0 0x1343a400 0x0 0x18148d00 0x0 0x18148d00 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
			phandle = <0x36d>;
		};

		qcom,cam-cpas@ac40000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top", "cam_camnoc", "core_top_csr_tcsr";
			reg = <0xac40000 0x1000 0xac42000 0x4600 0x1fc0000 0x40000>;
			reg-cam-base = <0x40000 0x42000 0x0>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x1>;
			qcom,cpas-hw-ver = <0x170200>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0xc8>;
			clock-names = "gcc_ahb_clk", "gcc_axi_clk", "soc_ahb_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "camnoc_axi_clk";
			clocks = <0x1f 0xe 0x1f 0xf 0x85 0x57 0x85 0x56 0x85 0x14 0x85 0xe>;
			src-clock-name = "slow_ahb_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0>;
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			qcom,cam-cx-ipeak = <0xd2 0x3>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1d4c0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0>;
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;
			vdd-corner-ahb-mapping = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "cci0", "cci1", "csid0", "csid1", "csid2", "csid3", "ife0", "ife1", "ife2", "ife3", "ipe0", "cam-cdm-intf0", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "lrmecpas0";

			camera-bus-nodes {

				level3-nodes {
					level-index = <0x3>;

					level3-rt0-wr-sum {
						cell-index = <0x0>;
						node-name = "level3-rt0-wr-sum";
						traffic-merge-type = <0x0>;
						qcom,axi-port-name = "cam_hf_0";
						ib-bw-voting-needed;
						phandle = <0xd7>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_hf_0_mnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0xaa 0x200 0x0 0x0 0xaa 0x200 0x0 0x0>;
						};

						qcom,axi-port-camnoc {
							qcom,msm-bus,name = "cam_hf_0_camnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x0 0x0 0x92 0x30a 0x0 0x0>;
						};
					};

					level3-nrt0-rd-wr-sum {
						cell-index = <0x1>;
						node-name = "level3-nrt0-rd-wr-sum";
						traffic-merge-type = <0x0>;
						qcom,axi-port-name = "cam_sf_0";
						phandle = <0xd8>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_sf_0_mnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
						};

						qcom,axi-port-camnoc {
							qcom,msm-bus,name = "cam_sf_0_camnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x0 0x0 0x94 0x30a 0x0 0x0>;
						};
					};

					level3-nrt1-rd-wr-sum {
						cell-index = <0x2>;
						node-name = "level3-nrt1-rd-wr-sum";
						traffic-merge-type = <0x0>;
						qcom,axi-port-name = "cam_sf_icp";
						phandle = <0xd9>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_sf_icp_mnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0xab 0x200 0x0 0x0 0xab 0x200 0x0 0x0>;
						};

						qcom,axi-port-camnoc {
							qcom,msm-bus,name = "cam_sf_icp_camnoc";
							qcom,msm-bus-vector-dyn-vote;
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0xb6 0x30a 0x0 0x0 0xb6 0x30a 0x0 0x0>;
						};
					};
				};

				level2-nodes {
					level-index = <0x2>;

					level2-rt0-wr {
						cell-index = <0x3>;
						node-name = "level2-rt0-wr";
						parent-node = <0xd7>;
						traffic-merge-type = <0x1>;
						phandle = <0xda>;
					};

					level2-nrt0-rd-wr {
						cell-index = <0x4>;
						node-name = "level2-nrt0-rd-wr";
						parent-node = <0xd8>;
						traffic-merge-type = <0x0>;
						phandle = <0xdb>;
					};

					level2-nrt1-rd {
						cell-index = <0x5>;
						node-name = "level2-nrt1-rd";
						parent-node = <0xd9>;
						traffic-merge-type = <0x0>;
						bus-width-factor = <0x4>;
						phandle = <0xe0>;
					};
				};

				level1-nodes {
					level-index = <0x1>;

					level1-rt0-wr {
						cell-index = <0x6>;
						node-name = "level1-rt0-wr";
						parent-node = <0xda>;
						traffic-merge-type = <0x0>;
						phandle = <0xdc>;
					};

					level1-rt1-wr {
						cell-index = <0x7>;
						node-name = "level1-rt1-wr";
						parent-node = <0xda>;
						traffic-merge-type = <0x0>;
						phandle = <0xdd>;
					};

					level1-nrt0-wr {
						cell-index = <0x8>;
						node-name = "level1-nrt0-wr";
						parent-node = <0xdb>;
						traffic-merge-type = <0x0>;
						phandle = <0xde>;
					};

					level1-nrt0-rd {
						cell-index = <0x9>;
						node-name = "level1-nrt0-rd";
						parent-node = <0xdb>;
						traffic-merge-type = <0x0>;
						phandle = <0xdf>;
					};
				};

				level0-nodes {
					level-index = <0x0>;

					ife0-rdi-all-wr {
						cell-index = <0xa>;
						node-name = "ife0-rdi-all-wr";
						client-name = "ife0";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x4 0x5 0x6 0x7>;
						parent-node = <0xdc>;
						phandle = <0x36e>;
					};

					ife1-rdi-all-wr {
						cell-index = <0xb>;
						node-name = "ife1-rdi-all-wr";
						client-name = "ife1";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x4 0x5 0x6 0x7>;
						parent-node = <0xdc>;
						phandle = <0x36f>;
					};

					ife2-rdi-all-wr {
						cell-index = <0xc>;
						node-name = "ife2-rdi-all-wr";
						client-name = "ife2";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x4 0x5 0x6 0x7>;
						parent-node = <0xdd>;
						phandle = <0x370>;
					};

					ife3-rdi-all-wr {
						cell-index = <0xd>;
						node-name = "ife3-rdi-all-wr";
						client-name = "ife3";
						traffic-data = <0x105>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x4 0x5 0x6 0x7>;
						parent-node = <0xdd>;
						phandle = <0x371>;
					};

					ife0-pixelall-wr {
						cell-index = <0xe>;
						node-name = "ife0-pixelall-wr";
						client-name = "ife0";
						traffic-data = <0x103>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x0 0x8 0x1 0x2 0x3 0x9>;
						parent-node = <0xdc>;
						phandle = <0x372>;
					};

					ife1-pixelall-wr {
						cell-index = <0xf>;
						node-name = "ife1-pixelall-wr";
						client-name = "ife1";
						traffic-data = <0x103>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x0 0x8 0x1 0x2 0x3 0x9>;
						parent-node = <0xdc>;
						phandle = <0x373>;
					};

					ife2-pixelall-wr {
						cell-index = <0x10>;
						node-name = "ife2-pixelall-wr";
						client-name = "ife2";
						traffic-data = <0x103>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x0 0x8 0x1 0x2 0x3 0x9>;
						parent-node = <0xdd>;
						phandle = <0x374>;
					};

					bps0-all-wr {
						cell-index = <0x11>;
						node-name = "bps0-all-wr";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
						parent-node = <0xde>;
						phandle = <0x375>;
					};

					bps0-all-rd {
						cell-index = <0x12>;
						node-name = "bps0-all-rd";
						client-name = "bps0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						parent-node = <0xdf>;
						phandle = <0x376>;
					};

					ipe0-all-rd {
						cell-index = <0x13>;
						node-name = "ipe0-all-rd";
						client-name = "ipe0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						constituent-paths = <0x20 0x21>;
						parent-node = <0xdf>;
						phandle = <0x377>;
					};

					ipe0-all-wr {
						cell-index = <0x14>;
						node-name = "ipe0-all-wr";
						client-name = "ipe0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x22 0x23 0x24>;
						parent-node = <0xde>;
						phandle = <0x378>;
					};

					lrme0-all-rd {
						cell-index = <0x15>;
						node-name = "lrme0-all-rd";
						client-name = "lrmecpas0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						parent-node = <0xdf>;
						phandle = <0x379>;
					};

					lrme0-all-wr {
						cell-index = <0x16>;
						node-name = "lrme0-all-wr";
						client-name = "lrmecpas0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
						parent-node = <0xde>;
						phandle = <0x37a>;
					};

					cpas-cdm0-all-rd {
						cell-index = <0x17>;
						node-name = "cpas-cdm0-all-rd";
						client-name = "cpas-cdm0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						parent-node = <0xdb>;
						phandle = <0x37b>;
					};

					jpeg0-all-wr {
						cell-index = <0x18>;
						node-name = "jpeg0-all-wr";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
						parent-node = <0xdb>;
						phandle = <0x37c>;
					};

					jpeg0-all-rd {
						cell-index = <0x19>;
						node-name = "jpeg0-all-rd";
						client-name = "jpeg-enc0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						parent-node = <0xdb>;
						phandle = <0x37d>;
					};

					icp0-all-rd {
						cell-index = <0x1a>;
						node-name = "icp0-all-rd";
						client-name = "icp0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						parent-node = <0xe0>;
						phandle = <0x37e>;
					};
				};
			};
		};

		arm,smmu-kgsl@3d40000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			reg = <0x3d40000 0x10000>;
			#iommu-cells = <0x1>;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x2>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0xc3>;
			clock-names = "gcc_gpu_memnoc_gfx_clk";
			clocks = <0x1f 0x2d>;
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4 0x0 0x172 0x4 0x0 0x173 0x4>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x8 0x6794 0x28 0x6800 0x6 0x6900 0x3ff 0x6924 0x204 0x6928 0x11000 0x6930 0x800 0x6960 0xffffffff 0x6b64 0x1a5551 0x6b68 0x9a82a382>;
			phandle = <0xc7>;
		};

		apps-smmu@15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x2>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x1>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x41 0x4 0x0 0x5f 0x4 0x0 0x60 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x19a 0x4 0x0 0x19b 0x4 0x0 0x19c 0x4 0x0 0x19d 0x4>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
			qcom,actlr = <0x800 0x3ff 0x103 0xc00 0x3ff 0x103 0x1440 0x2f 0x103 0x1480 0xf 0x103>;
			phandle = <0x17>;

			anoc_1_tbu@15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15185000 0x1000 0x15182200 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x0 0x400>;
				interrupts = <0x0 0x18e 0x4>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x37f>;
			};

			anoc_2_tbu@15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15189000 0x1000 0x15182208 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				interrupts = <0x0 0x18f 0x4>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x380>;
			};

			mnoc_hf_0_tbu@1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1518d000 0x1000 0x15182210 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				interrupts = <0x0 0x190 0x4>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xe1>;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				phandle = <0x381>;
			};

			mnoc_sf_0_tbu@15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15191000 0x1000 0x15182218 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				interrupts = <0x0 0x24f 0x4>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xe2>;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x0 0x0 0x89 0x304 0x0 0x3e8>;
				phandle = <0x382>;
			};

			adsp_tbu@15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15195000 0x1000 0x15182220 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				interrupts = <0x0 0x250 0x4>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x383>;
			};

			compute_dsp_0_tbu@15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15199000 0x1000 0x15182228 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				interrupts = <0x0 0x251 0x4>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x335 0x0 0x0 0x9a 0x335 0x0 0x3e8>;
				phandle = <0x384>;
			};

			pcie_tbu@1519d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1519d000 0x1000 0x15182230 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				interrupts = <0x0 0x252 0x4>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x385>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
			iommus = <0xc7 0x7>;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
			iommus = <0x17 0x1 0x0>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			qcom,iommu-dma = "disabled";
			iommus = <0x17 0x3 0x0>;
			dma-coherent;
		};

		pinctrl@f100000 {
			compatible = "qcom,lagoon-pinctrl";
			reg = <0xf100000 0x300000>;
			interrupts = <0x0 0xd0 0x4 0x0 0xd1 0x4 0x0 0xd2 0x4 0x0 0xd3 0x4 0x0 0xd4 0x4 0x0 0xd5 0x4 0x0 0xd6 0x4 0x0 0xd7 0x4 0x0 0xd8 0x4>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			wakeup-parent = <0x27>;
			irqdomain-map = <0x3 0x0 0x27 0x7e 0x0 0x4 0x0 0x27 0x97 0x0 0x7 0x0 0x27 0x3a 0x0 0x8 0x0 0x27 0x71 0x0 0x9 0x0 0x27 0x42 0x0 0xb 0x0 0x27 0x6a 0x0 0xc 0x0 0x27 0x3b 0x0 0xd 0x0 0x27 0x70 0x0 0x10 0x0 0x27 0x49 0x0 0x11 0x0 0x27 0x4a 0x0 0x12 0x0 0x27 0x4b 0x0 0x13 0x0 0x27 0x4c 0x0 0x15 0x0 0x27 0x82 0x0 0x16 0x0 0x27 0x60 0x0 0x17 0x0 0x27 0x92 0x0 0x18 0x0 0x27 0x72 0x0 0x19 0x0 0x27 0x53 0x0 0x1b 0x0 0x27 0x54 0x0 0x1c 0x0 0x27 0x55 0x0 0x22 0x0 0x27 0x93 0x0 0x23 0x0 0x27 0x5c 0x0 0x24 0x0 0x27 0x5d 0x0 0x25 0x0 0x27 0x5e 0x0 0x26 0x0 0x27 0x44 0x0 0x30 0x0 0x27 0x64 0x0 0x32 0x0 0x27 0x39 0x0 0x33 0x0 0x27 0x51 0x0 0x34 0x0 0x27 0x50 0x0 0x35 0x0 0x27 0x45 0x0 0x36 0x0 0x27 0x47 0x0 0x37 0x0 0x27 0x46 0x0 0x39 0x0 0x27 0x98 0x0 0x3a 0x0 0x27 0x73 0x0 0x3b 0x0 0x27 0x74 0x0 0x3c 0x0 0x27 0x75 0x0 0x3d 0x0 0x27 0x76 0x0 0x3e 0x0 0x27 0x77 0x0 0x40 0x0 0x27 0x79 0x0 0x42 0x0 0x27 0x7f 0x0 0x43 0x0 0x27 0x80 0x0 0x45 0x0 0x27 0x3c 0x0 0x49 0x0 0x27 0x4e 0x0 0x4e 0x0 0x27 0x87 0x0 0x52 0x0 0x27 0x8a 0x0 0x53 0x0 0x27 0x8c 0x0 0x54 0x0 0x27 0x8d 0x0 0x55 0x0 0x27 0x62 0x0 0x57 0x0 0x27 0x58 0x0 0x58 0x0 0x27 0x6b 0x0 0x59 0x0 0x27 0x6d 0x0 0x5a 0x0 0x27 0x6e 0x0 0x5b 0x0 0x27 0x6f 0x0 0x5c 0x0 0x27 0x95 0x0 0x5d 0x0 0x27 0x65 0x0 0x5e 0x0 0x27 0x3d 0x0 0x5f 0x0 0x27 0x41 0x0 0x60 0x0 0x27 0x5f 0x0 0x61 0x0 0x27 0x48 0x0 0x62 0x0 0x27 0x91 0x0 0x63 0x0 0x27 0x96 0x0 0x64 0x0 0x27 0x6c 0x0 0x68 0x0 0x27 0x81 0x0 0x6b 0x0 0x27 0x83 0x0 0x6e 0x0 0x27 0x84 0x0 0x70 0x0 0x27 0x85 0x0 0x72 0x0 0x27 0x86 0x0 0x74 0x0 0x27 0x88 0x0 0x76 0x0 0x27 0x89 0x0 0x7a 0x0 0x27 0x61 0x0 0x7b 0x0 0x27 0x63 0x0 0x7c 0x0 0x27 0x94 0x0 0x7d 0x0 0x27 0x52 0x0 0x80 0x0 0x27 0x90 0x0 0x81 0x0 0x27 0x56 0x0 0x83 0x0 0x27 0x57 0x0 0x85 0x0 0x27 0x8e 0x0 0x86 0x0 0x27 0x8f 0x0 0x88 0x0 0x27 0x66 0x0 0x89 0x0 0x27 0x5b 0x0 0x8a 0x0 0x27 0x4d 0x0 0x8b 0x0 0x27 0x4f 0x0 0x8c 0x0 0x27 0x5a 0x0 0x8e 0x0 0x27 0x67 0x0 0x90 0x0 0x27 0x69 0x0 0x93 0x0 0x27 0x68 0x0 0x99 0x0 0x27 0x78 0x0 0x9b 0x0 0x27 0x43 0x0>;
			irqdomain-map-mask = <0xff 0x0>;
			irqdomain-map-pass-thru = <0x0 0xff>;
			phandle = <0x18>;

			trigout_a {
				phandle = <0x18b>;

				mux {
					pins = "gpio87";
					function = "qdss_cti";
				};

				config {
					pins = "gpio87";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			ufs_dev_reset_assert {
				phandle = <0x21>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x8>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x22>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x8>;
					output-high;
				};
			};

			qupv3_se7_2uart_pins {
				phandle = <0x386>;

				qupv3_se7_2uart_active {
					phandle = <0x1a4>;

					mux {
						pins = "gpio27", "gpio28";
						function = "qup11";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se7_2uart_sleep {
					phandle = <0x1a5>;

					mux {
						pins = "gpio27", "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se9_2uart_pins {
				phandle = <0x387>;

				qupv3_se9_2uart_active {
					phandle = <0x1aa>;

					mux {
						pins = "gpio25", "gpio26";
						function = "qup13_f2";
					};

					config {
						pins = "gpio25", "gpio26";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se9_2uart_sleep {
					phandle = <0x1ab>;

					mux {
						pins = "gpio25", "gpio26";
						function = "gpio";
					};

					config {
						pins = "gpio25", "gpio26";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se1_4uart_pins {
				phandle = <0x388>;

				qupv3_se1_default_ctsrtsrx {
					phandle = <0x195>;

					mux {
						pins = "gpio61", "gpio62", "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio61", "gpio62", "gpio64";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se1_default_tx {
					phandle = <0x196>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se1_ctsrx {
					phandle = <0x197>;

					mux {
						pins = "gpio61", "gpio64";
						function = "qup01";
					};

					config {
						pins = "gpio61", "gpio64";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se1_rts {
					phandle = <0x198>;

					mux {
						pins = "gpio62";
						function = "qup01";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se1_tx {
					phandle = <0x199>;

					mux {
						pins = "gpio63";
						function = "qup01";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x389>;

				qupv3_se0_i2c_active {
					phandle = <0x190>;

					mux {
						pins = "gpio0", "gpio1";
						function = "qup00";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x191>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x38a>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x38b>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x38c>;

					mux {
						pins = "gpio6", "gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio8";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x38d>;

					mux {
						pins = "gpio6", "gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio8";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x38e>;

					mux {
						pins = "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio7";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x38f>;

					mux {
						pins = "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x390>;

				qupv3_se2_i2c_active {
					phandle = <0x19a>;

					mux {
						pins = "gpio45", "gpio46";
						function = "qup02";
					};

					config {
						pins = "gpio45", "gpio46";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x19b>;

					mux {
						pins = "gpio45", "gpio46";
						function = "gpio";
					};

					config {
						pins = "gpio45", "gpio46";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x391>;

				qupv3_se6_i2c_active {
					phandle = <0x19f>;

					mux {
						pins = "gpio13", "gpio14";
						function = "qup10";
					};

					config {
						pins = "gpio13", "gpio14";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x1a0>;

					mux {
						pins = "gpio13", "gpio14";
						function = "gpio";
					};

					config {
						pins = "gpio13", "gpio14";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x392>;

				qupv3_se7_i2c_active {
					phandle = <0x1a6>;

					mux {
						pins = "gpio27", "gpio28";
						function = "qup11";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x1a7>;

					mux {
						pins = "gpio27", "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x393>;

				qupv3_se8_i2c_active {
					phandle = <0x1a8>;

					mux {
						pins = "gpio19", "gpio20";
						function = "qup12";
					};

					config {
						pins = "gpio19", "gpio20";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x1a9>;

					mux {
						pins = "gpio19", "gpio20";
						function = "gpio";
					};

					config {
						pins = "gpio19", "gpio20";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x394>;

				qupv3_se10_i2c_active {
					phandle = <0x1ac>;

					mux {
						pins = "gpio4", "gpio5";
						function = "qup14";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x1ad>;

					mux {
						pins = "gpio4", "gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x395>;

				qupv3_se0_spi_active {
					phandle = <0x193>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "qup00";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x194>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x396>;

				qupv3_se2_spi_active {
					phandle = <0x19c>;

					mux {
						pins = "gpio45", "gpio46", "gpio56", "gpio57";
						function = "qup02";
					};

					config {
						pins = "gpio45", "gpio46", "gpio56", "gpio57";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x19d>;

					mux {
						pins = "gpio45", "gpio46", "gpio56", "gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio45", "gpio46", "gpio56", "gpio57";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x397>;

				qupv3_se6_spi_active {
					phandle = <0x1a2>;

					mux {
						pins = "gpio13", "gpio14", "gpio15", "gpio16";
						function = "qup10";
					};

					config {
						pins = "gpio13", "gpio14", "gpio15", "gpio16";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x1a3>;

					mux {
						pins = "gpio13", "gpio14", "gpio15", "gpio16";
						function = "gpio";
					};

					config {
						pins = "gpio13", "gpio14", "gpio15", "gpio16";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x398>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x399>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x39a>;

					mux {
						pins = "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x39b>;

					mux {
						pins = "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd938x_reset_active {
				phandle = <0x39c>;

				mux {
					pins = "gpio83";
					function = "gpio";
				};

				config {
					pins = "gpio83";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x39d>;

				mux {
					pins = "gpio83";
					function = "gpio";
				};

				config {
					pins = "gpio83";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			sdc1_clk_on {
				phandle = <0x39e>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc1_clk_off {
				phandle = <0x39f>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc1_cmd_on {
				phandle = <0x3a0>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc1_cmd_off {
				phandle = <0x3a1>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc1_data_on {
				phandle = <0x3a2>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc1_data_off {
				phandle = <0x3a3>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc1_rclk_on {
				phandle = <0x3a4>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_rclk_off {
				phandle = <0x3a5>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_clk_on {
				phandle = <0x3a6>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {
				phandle = <0x3a7>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x3a8>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x3a9>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc2_data_on {
				phandle = <0x3aa>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_data_off {
				phandle = <0x3ab>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cd_on {
				phandle = <0x3ac>;

				mux {
					pins = "gpio94";
					function = "gpio";
				};

				config {
					pins = "gpio94";
					drive-strength = <0x2>;
					bias-pull-up;
				};
			};

			cd_off {
				phandle = <0x3ad>;

				mux {
					pins = "gpio94";
					function = "gpio";
				};

				config {
					pins = "gpio94";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			pm8008_interrupt {
				phandle = <0x1af>;

				mux {
					pins = "gpio59";
					function = "gpio";
				};

				config {
					pins = "gpio59";
					bias-disable;
					input-enable;
				};
			};

			pm8008_active {
				phandle = <0x1ae>;

				mux {
					pins = "gpio58";
					function = "gpio";
				};

				config {
					pins = "gpio58";
					bias-pull-up;
					output-high;
					drive-strength = <0x2>;
				};
			};

			cci0_active {
				phandle = <0xca>;

				mux {
					pins = "gpio39", "gpio40";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio39", "gpio40";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci0_suspend {
				phandle = <0xcc>;

				mux {
					pins = "gpio39", "gpio40";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio39", "gpio40";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cci1_active {
				phandle = <0xcb>;

				mux {
					pins = "gpio41", "gpio42";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio41", "gpio42";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci1_suspend {
				phandle = <0xcd>;

				mux {
					pins = "gpio41", "gpio42";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio41", "gpio42";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cci2_active {
				phandle = <0xce>;

				mux {
					pins = "gpio43", "gpio44";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio43", "gpio44";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci2_suspend {
				phandle = <0xcf>;

				mux {
					pins = "gpio43", "gpio44";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio43", "gpio44";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x3ae>;

				mux {
					pins = "gpio29";
					function = "CAM_MCLK0";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x3af>;

				mux {
					pins = "gpio29";
					function = "CAM_MCLK0";
				};

				config {
					pins = "gpio29";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x3b0>;

				mux {
					pins = "gpio30";
					function = "CAM_MCLK1";
				};

				config {
					pins = "gpio30";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x3b1>;

				mux {
					pins = "gpio30";
					function = "CAM_MCLK1";
				};

				config {
					pins = "gpio30";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x3b2>;

				mux {
					pins = "gpio31";
					function = "CAM_MCLK2";
				};

				config {
					pins = "gpio31";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x3b3>;

				mux {
					pins = "gpio31";
					function = "CAM_MCLK2";
				};

				config {
					pins = "gpio31";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x3b4>;

				mux {
					pins = "gpio32";
					function = "CAM_MCLK3";
				};

				config {
					pins = "gpio32";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x3b5>;

				mux {
					pins = "gpio32";
					function = "CAM_MCLK3";
				};

				config {
					pins = "gpio32";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x3b6>;

				mux {
					pins = "gpio33";
					function = "CAM_MCLK4";
				};

				config {
					pins = "gpio33";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x3b7>;

				mux {
					pins = "gpio33";
					function = "CAM_MCLK4";
				};

				config {
					pins = "gpio33";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_active_rear {
				phandle = <0x3b8>;

				mux {
					pins = "gpio34", "gpio50";
					function = "gpio";
				};

				config {
					pins = "gpio34", "gpio50";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_suspend_rear {
				phandle = <0x3b9>;

				mux {
					pins = "gpio34", "gpio50";
					function = "gpio";
				};

				config {
					pins = "gpio34", "gpio50";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_active_rear_aux {
				phandle = <0x3ba>;

				mux {
					pins = "gpio35";
					function = "gpio";
				};

				config {
					pins = "gpio35";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_suspend_rear_aux {
				phandle = <0x3bb>;

				mux {
					pins = "gpio35";
					function = "gpio";
				};

				config {
					pins = "gpio35";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_active_rear_aux2 {
				phandle = <0x3bc>;

				mux {
					pins = "gpio36";
					function = "gpio";
				};

				config {
					pins = "gpio36";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_suspend_rear_aux2 {
				phandle = <0x3bd>;

				mux {
					pins = "gpio36";
					function = "gpio";
				};

				config {
					pins = "gpio36";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_active_front {
				phandle = <0x3be>;

				mux {
					pins = "gpio37";
					function = "gpio";
				};

				config {
					pins = "gpio37";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_suspend_front {
				phandle = <0x3bf>;

				mux {
					pins = "gpio37";
					function = "gpio";
				};

				config {
					pins = "gpio37";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x3c0>;

					mux {
						pins = "gpio23";
						function = "MDP_VSYNC";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x3c1>;

					mux {
						pins = "gpio23";
						function = "MDP_VSYNC";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x3c2>;

					mux {
						pins = "gpio21", "gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio21", "gpio22";
						drive-strength = <0x8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x3c3>;

					mux {
						pins = "gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x3c4>;

					mux {
						pins = "gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio21";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				pmx_ts_release {
					phandle = <0x3c5>;

					mux {
						pins = "gpio21", "gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio21", "gpio22";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,pm-cluster@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-shift = <0x4>;
				qcom,psci-mode-mask = <0xfff>;

				qcom,pm-cluster-level@0 {
					reg = <0x0>;
					label = "l3-wfi";
					qcom,psci-mode = <0x1>;
					qcom,entry-latency-us = <0x294>;
					qcom,exit-latency-us = <0x258>;
					qcom,min-residency-us = <0x4ec>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x1>;
					label = "l3-pc";
					qcom,psci-mode = <0x4>;
					qcom,entry-latency-us = <0xac0>;
					qcom,exit-latency-us = <0xbe8>;
					qcom,min-residency-us = <0x17e6>;
					qcom,min-child-idx = <0x2>;
					qcom,is-reset;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x2>;
					label = "cx-ret";
					qcom,psci-mode = <0x124>;
					qcom,entry-latency-us = <0xe36>;
					qcom,exit-latency-us = <0x11d2>;
					qcom,min-residency-us = <0x2113>;
					qcom,min-child-idx = <0x2>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cluster-level@3 {
					reg = <0x3>;
					label = "llcc-off";
					qcom,psci-mode = <0xb24>;
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,min-residency-us = <0x2662>;
					qcom,min-child-idx = <0x2>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu@0 {
					reg = <0x0>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x1>;
					qcom,disable-ipi-prediction;
					qcom,cpu = <0xf 0x10 0x11 0x12 0x13 0x14>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x1>;
						qcom,entry-latency-us = <0x3d>;
						qcom,exit-latency-us = <0x3c>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						label = "pc";
						qcom,psci-cpu-mode = <0x3>;
						qcom,entry-latency-us = <0x225>;
						qcom,exit-latency-us = <0x385>;
						qcom,min-residency-us = <0x6ee>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x2>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x4>;
						qcom,entry-latency-us = <0x2be>;
						qcom,exit-latency-us = <0x393>;
						qcom,min-residency-us = <0xfa1>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};

				qcom,pm-cpu@1 {
					reg = <0x1>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					qcom,ref-stddev = <0x64>;
					qcom,tmr-add = <0x64>;
					qcom,ref-premature-cnt = <0x3>;
					qcom,cpu = <0x15 0x16>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x1>;
						qcom,entry-latency-us = <0x37>;
						qcom,exit-latency-us = <0x42>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						label = "pc";
						qcom,psci-cpu-mode = <0x3>;
						qcom,entry-latency-us = <0x20b>;
						qcom,exit-latency-us = <0x4dc>;
						qcom,min-residency-us = <0x89f>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x2>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x4>;
						qcom,entry-latency-us = <0x20e>;
						qcom,exit-latency-us = <0x73e>;
						qcom,min-residency-us = <0x15b3>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
			qcom,num-records = <0x3>;
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		qcom,ddr-stats@c3f001c {
			compatible = "qcom,ddr-stats";
			reg = <0xc300000 0x1000 0xc3f001c 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-kona-regulator";
			reg = <0x88e7000 0x60>;
			regulator-name = "refgen";
			regulator-enable-ramp-delay = <0x5>;
			phandle = <0xc9>;
		};

		hwevent {
			compatible = "qcom,coresight-hwevent";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0xe3>;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;
			phandle = <0x3c6>;

			port {

				endpoint {
					remote-endpoint = <0xe4>;
					phandle = <0x17c>;
				};
			};
		};

		tpdm@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c7>;

			port {

				endpoint {
					remote-endpoint = <0xe5>;
					phandle = <0x179>;
				};
			};
		};

		tpdm@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x3c8>;

			port {

				endpoint {
					remote-endpoint = <0xe6>;
					phandle = <0x17a>;
				};
			};
		};

		tpdm@6834000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6834000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3c9>;

			port {

				endpoint {
					remote-endpoint = <0xe7>;
					phandle = <0x13d>;
				};
			};
		};

		tpdm@6870000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ca>;

			port {

				endpoint {
					remote-endpoint = <0xe8>;
					phandle = <0x160>;
				};
			};
		};

		tpdm@684c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3cb>;

			port {

				endpoint {
					remote-endpoint = <0xe9>;
					phandle = <0x161>;
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3cc>;

			port {

				endpoint {
					remote-endpoint = <0xea>;
					phandle = <0x162>;
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3cd>;

			port {

				endpoint {
					remote-endpoint = <0xeb>;
					phandle = <0x13e>;
				};
			};
		};

		tpdm@6844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x3ce>;

			port {

				endpoint {
					remote-endpoint = <0xec>;
					phandle = <0x163>;
				};
			};
		};

		tpdm@6b26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			phandle = <0x3cf>;

			port {

				endpoint {
					remote-endpoint = <0xed>;
					phandle = <0x17d>;
				};
			};
		};

		tpdm@6c47000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c47000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-npu";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x120>;

			port {

				endpoint {
					remote-endpoint = <0xee>;
					phandle = <0x113>;
				};
			};
		};

		npu_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-npu-etm0";
			qcom,inst-id = <0xe>;
			phandle = <0x122>;

			port {

				endpoint {
					remote-endpoint = <0xef>;
					phandle = <0x114>;
				};
			};
		};

		tpdm@6c60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x6c60000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mdss";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x124>;

			port {

				endpoint {
					remote-endpoint = <0xf0>;
					phandle = <0x11d>;
				};
			};
		};

		tpdm@6ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-north";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x126>;

			port {

				endpoint {
					remote-endpoint = <0xf1>;
					phandle = <0x11e>;
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x128>;

			port {

				endpoint {
					remote-endpoint = <0xf2>;
					phandle = <0x12d>;
				};
			};
		};

		tpdm@6c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c29000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x12a>;

			port {

				endpoint {
					remote-endpoint = <0xf3>;
					phandle = <0x12e>;
				};
			};
		};

		tpdm@6c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct2";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d0>;

			port {

				endpoint {
					remote-endpoint = <0xf4>;
					phandle = <0x147>;
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d1>;

			port {

				endpoint {
					remote-endpoint = <0xf5>;
					phandle = <0x16f>;
				};
			};
		};

		tpdm@6940000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6940000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			status = "disabled";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d2>;

			port {

				endpoint {
					remote-endpoint = <0xf6>;
					phandle = <0x130>;
				};
			};
		};

		tpdm@6f80000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6f80000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			status = "disabled";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x3d3>;

			port {

				endpoint {
					remote-endpoint = <0xf7>;
					phandle = <0x132>;
				};
			};
		};

		tpdm@6980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x134>;

			port {

				endpoint {
					remote-endpoint = <0xf8>;
					phandle = <0x139>;
				};
			};
		};

		tpdm@6981000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6981000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing-llm";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x136>;

			port {

				endpoint {
					remote-endpoint = <0xf9>;
					phandle = <0x13a>;
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0xd>;
			phandle = <0x138>;

			port {

				endpoint {
					remote-endpoint = <0xfa>;
					phandle = <0x13b>;
				};
			};
		};

		tpdm@69a4000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x3d4>;

			port {

				endpoint {
					remote-endpoint = <0xfb>;
					phandle = <0x172>;
				};
			};
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0xf>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d5>;

			port {

				endpoint {
					remote-endpoint = <0xfc>;
					phandle = <0x149>;
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x10>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d6>;

			port {

				endpoint {
					remote-endpoint = <0xfd>;
					phandle = <0x14a>;
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x11>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d7>;

			port {

				endpoint {
					remote-endpoint = <0xfe>;
					phandle = <0x14b>;
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x12>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d8>;

			port {

				endpoint {
					remote-endpoint = <0xff>;
					phandle = <0x14c>;
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x13>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm4";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3d9>;

			port {

				endpoint {
					remote-endpoint = <0x100>;
					phandle = <0x14d>;
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x14>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm5";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3da>;

			port {

				endpoint {
					remote-endpoint = <0x101>;
					phandle = <0x14e>;
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x15>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm6";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3db>;

			port {

				endpoint {
					remote-endpoint = <0x102>;
					phandle = <0x14f>;
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x16>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm7";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3dc>;

			port {

				endpoint {
					remote-endpoint = <0x103>;
					phandle = <0x150>;
				};
			};
		};

		tpdm@7830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-olc";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3dd>;

			port {

				endpoint {
					remote-endpoint = <0x104>;
					phandle = <0x152>;
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3de>;

			port {

				endpoint {
					remote-endpoint = <0x105>;
					phandle = <0x154>;
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3df>;

			port {

				endpoint {
					remote-endpoint = <0x106>;
					phandle = <0x156>;
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3e0>;

			port {

				endpoint {
					remote-endpoint = <0x107>;
					phandle = <0x158>;
				};
			};
		};

		tpdm@6800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6800000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x3e1>;

			port {

				endpoint {
					remote-endpoint = <0x108>;
					phandle = <0x116>;
				};
			};
		};

		tpdm@6801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6801000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem1";
			status = "disabled";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x3e2>;

			port {

				endpoint {
					remote-endpoint = <0x109>;
					phandle = <0x117>;
				};
			};
		};

		funnel@680c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x680c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem-q6";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3e3>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x10a>;
						phandle = <0x10d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10b>;
						phandle = <0x110>;
					};
				};
			};
		};

		funnel_1@680c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x680b000 0x1000 0x680c000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-modem-q6_dup";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x3e4>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x10c>;
						phandle = <0x11b>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10d>;
						phandle = <0x10a>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x10e>;
						phandle = <0x10f>;
					};
				};
			};
		};

		dummy_source {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			phandle = <0x3e5>;

			port {

				endpoint {
					remote-endpoint = <0x10f>;
					phandle = <0x10e>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;
			phandle = <0x3e6>;

			port {

				endpoint {
					remote-endpoint = <0x110>;
					phandle = <0x10b>;
				};
			};
		};

		modem2_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0xb>;
			phandle = <0x3e7>;

			port {

				endpoint {
					remote-endpoint = <0x111>;
					phandle = <0x11a>;
				};
			};
		};

		funnel@6c44000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c44000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-npu";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3e8>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x112>;
						phandle = <0x12b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x113>;
						phandle = <0xee>;
					};
				};

				port@2 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x114>;
						phandle = <0xef>;
					};
				};
			};
		};

		tpda@6803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6803000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3e9>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x115>;
						phandle = <0x119>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x116>;
						phandle = <0x108>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x117>;
						phandle = <0x109>;
					};
				};
			};
		};

		funnel@6804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ea>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x118>;
						phandle = <0x174>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x119>;
						phandle = <0x115>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11a>;
						phandle = <0x111>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11b>;
						phandle = <0x10c>;
					};
				};
			};
		};

		funnel@6ac5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6ac5000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-north";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3eb>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x11c>;
						phandle = <0x12c>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11d>;
						phandle = <0xf0>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x11e>;
						phandle = <0xf1>;
					};
				};
			};
		};

		funnel@6c2d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c2d000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ec>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x11f>;
						source = <0x120>;
						phandle = <0x164>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x121>;
						source = <0x122>;
						phandle = <0x16c>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x123>;
						source = <0x124>;
						phandle = <0x165>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0x125>;
						source = <0x126>;
						phandle = <0x166>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0x127>;
						source = <0x128>;
						phandle = <0x167>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0x129>;
						source = <0x12a>;
						phandle = <0x168>;
					};
				};

				port@6 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x12b>;
						phandle = <0x112>;
					};
				};

				port@7 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x12c>;
						phandle = <0x11c>;
					};
				};

				port@8 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x12d>;
						phandle = <0xf2>;
					};
				};

				port@9 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x12e>;
						phandle = <0xf3>;
					};
				};
			};
		};

		funnel@6944000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6944000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gpu";
			status = "disabled";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ed>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x12f>;
						phandle = <0x13f>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x130>;
						phandle = <0xf6>;
					};
				};
			};
		};

		funnel@6f85000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6f85000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ee>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x131>;
						phandle = <0x140>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x132>;
						phandle = <0xf7>;
					};
				};
			};
		};

		funnel@6983000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6983000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ef>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x133>;
						source = <0x134>;
						phandle = <0x141>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x135>;
						source = <0x136>;
						phandle = <0x142>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x137>;
						source = <0x138>;
						phandle = <0x145>;
					};
				};

				port@3 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x139>;
						phandle = <0xf8>;
					};
				};

				port@4 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x13a>;
						phandle = <0xf9>;
					};
				};

				port@5 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x13b>;
						phandle = <0xfa>;
					};
				};
			};
		};

		tpda@6c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6c38000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl-center";
			qcom,tpda-atid = <0x4e>;
			qcom,dsb-elem-size = <0x0 0x20 0x3 0x20 0x5 0x20 0x10 0x20>;
			qcom,cmb-elem-size = <0x3 0x20 0x6 0x20 0x10 0x40>;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3f0>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x13c>;
						phandle = <0x144>;
					};
				};

				port@1 {
					reg = <0xb>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x13d>;
						phandle = <0xe7>;
					};
				};

				port@2 {
					reg = <0xd>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x13e>;
						phandle = <0xeb>;
					};
				};

				port@3 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x13f>;
						phandle = <0x12f>;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x140>;
						phandle = <0x131>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x141>;
						phandle = <0x133>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x142>;
						phandle = <0x135>;
					};
				};
			};
		};

		funnel@6c39000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c39000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3f1>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x143>;
						phandle = <0x171>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x144>;
						phandle = <0x13c>;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x145>;
						phandle = <0x137>;
					};
				};
			};
		};

		funnel@6c0d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6c0d000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct2";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3f2>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x146>;
						phandle = <0x169>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x147>;
						phandle = <0xf4>;
					};
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3f3>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x148>;
						phandle = <0x15a>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x149>;
						phandle = <0xfc>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14a>;
						phandle = <0xfd>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14b>;
						phandle = <0xfe>;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14c>;
						phandle = <0xff>;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14d>;
						phandle = <0x100>;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14e>;
						phandle = <0x101>;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x14f>;
						phandle = <0x102>;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x150>;
						phandle = <0x103>;
					};
				};
			};
		};

		tpda@7832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-olc";
			qcom,tpda-atid = <0x45>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3f4>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x151>;
						phandle = <0x15b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x152>;
						phandle = <0x104>;
					};
				};
			};
		};

		tpda@78c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3f5>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x153>;
						phandle = <0x15c>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x154>;
						phandle = <0x105>;
					};
				};
			};
		};

		tpda@78d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-gold";
			qcom,tpda-atid = <0x49>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3f6>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x155>;
						phandle = <0x15d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x156>;
						phandle = <0x106>;
					};
				};
			};
		};

		tpda@7862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x3 0x20>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x2 0x40>;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3f7>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x157>;
						phandle = <0x15e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x158>;
						phandle = <0x107>;
					};
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merge";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3f8>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x159>;
						phandle = <0x173>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15a>;
						phandle = <0x148>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15b>;
						phandle = <0x151>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15c>;
						phandle = <0x153>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15d>;
						phandle = <0x155>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x15e>;
						phandle = <0x157>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x10 0x20 0x18 0x20 0x19 0x20>;
			qcom,tc-elem-size = <0x10 0x20 0x19 0x20>;
			qcom,dsb-elem-size = <0x1 0x20 0x6 0x20 0x7 0x20 0xa 0x20 0xb 0x20 0xc 0x20 0xd 0x20 0xe 0x20 0x10 0x20 0x13 0x20 0x18 0x20 0x19 0x20>;
			qcom,cmb-elem-size = <0x7 0x40 0xd 0x20 0xf 0x20 0x10 0x20 0x11 0x20 0x12 0x40 0x14 0x40 0x15 0x40 0x16 0x20 0x17 0x20 0x19 0x40>;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3f9>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x15f>;
						phandle = <0x16b>;
					};
				};

				port@1 {
					reg = <0x18>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x160>;
						phandle = <0xe8>;
					};
				};

				port@2 {
					reg = <0x19>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x161>;
						phandle = <0xe9>;
					};
				};

				port@3 {
					reg = <0x1b>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x162>;
						phandle = <0xea>;
					};
				};

				port@4 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x163>;
						phandle = <0xec>;
					};
				};

				port@5 {
					reg = <0xd>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x164>;
						phandle = <0x11f>;
					};
				};

				port@6 {
					reg = <0x10>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x165>;
						phandle = <0x123>;
					};
				};

				port@7 {
					reg = <0x11>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x166>;
						phandle = <0x125>;
					};
				};

				port@8 {
					reg = <0x15>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x167>;
						phandle = <0x127>;
					};
				};

				port@9 {
					reg = <0x16>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x168>;
						phandle = <0x129>;
					};
				};

				port@10 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x169>;
						phandle = <0x146>;
					};
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3fa>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x16a>;
						phandle = <0x16e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16b>;
						phandle = <0x15f>;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16c>;
						phandle = <0x121>;
					};
				};
			};
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,perflsheot-set-support;
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x1>;
			phandle = <0xe3>;
		};

		csr@6b0c000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0c000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x1>;
			phandle = <0x182>;
		};

		funnel@6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3fb>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x16d>;
						phandle = <0x177>;
					};
				};

				port@1 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16e>;
						phandle = <0x16a>;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x16f>;
						phandle = <0xf5>;
					};
				};
			};
		};

		funnel@6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3fc>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x170>;
						phandle = <0x176>;
					};
				};

				port@1 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x171>;
						phandle = <0x143>;
					};
				};

				port@2 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x172>;
						phandle = <0xfb>;
					};
				};

				port@3 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x173>;
						phandle = <0x159>;
					};
				};

				port@4 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x174>;
						phandle = <0x118>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merge";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3fd>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x175>;
						phandle = <0x17f>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x176>;
						phandle = <0x170>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x177>;
						phandle = <0x16d>;
					};
				};
			};
		};

		tpda@6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,dsb-elem-size = <0x1 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3fe>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x178>;
						phandle = <0x17e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x179>;
						phandle = <0xe5>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x17a>;
						phandle = <0xe6>;
					};
				};
			};
		};

		funnel@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x6b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x3ff>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x17b>;
						phandle = <0x184>;
					};
				};

				port@1 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x17c>;
						phandle = <0xe4>;
					};
				};

				port@2 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x17d>;
						phandle = <0xed>;
					};
				};

				port@3 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x17e>;
						phandle = <0x178>;
					};
				};

				port@4 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x17f>;
						phandle = <0x175>;
					};
				};
			};
		};

		tmc@6b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x6b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-ctis = <0x180 0x181>;
			coresight-csr = <0x182>;
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x400>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x183>;
						phandle = <0x186>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x184>;
						phandle = <0x17b>;
					};
				};
			};
		};

		replicator@6b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x6b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x401>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x185>;
						phandle = <0x188>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x186>;
						phandle = <0x183>;
					};
				};
			};
		};

		replicator@6046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb909>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x402>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x187>;
						phandle = <0x18a>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x188>;
						phandle = <0x185>;
					};
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";
			qcom,iommu-dma = "bypass";
			iommus = <0x17 0x480 0x20 0x17 0x4a0 0x20>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			arm,buffer-size = <0x400000>;
			arm,scatter-gather;
			qcom,sw-usb;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0x189 0x181>;
			coresight-csr = <0xe3>;
			interrupts = <0x0 0x10e 0x1>;
			interrupt-names = "byte-cntr-irq";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x403>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x18a>;
						phandle = <0x187>;
					};
				};
			};
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x404>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x405>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x406>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x189>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x407>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x408>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x409>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x40a>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x40b>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x40c>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x40d>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <0x0>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x18b>;
			phandle = <0x40e>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x40f>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x410>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x411>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x412>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x413>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x414>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x415>;
		};

		cti@680b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x680b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mss";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x416>;
		};

		cti@6845000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6845000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass_dl_cti";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x417>;
		};

		cti@6941000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6941000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x418>;
		};

		cti@6942000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6942000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-gpu_cortex_m3";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x419>;
		};

		cti@6982000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6982000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_dl_cti";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41a>;
		};

		cti@698b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x698b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_q6_cti";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41b>;
		};

		cti@6ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dl-north_cti0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41c>;
		};

		cti@6ac2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dl-north_cti1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41d>;
		};

		cti@6ac3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6ac3000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dl-north_cti2";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41e>;
		};

		cti@6ac4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6ac4000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dl-north_cti3";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x41f>;
		};

		cti@6b00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b00000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x180>;
		};

		cti@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b01000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x420>;
		};

		cti@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti2";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x421>;
		};

		cti@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti3";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x181>;
		};

		cti@6b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b0e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-aop-m3";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x422>;
		};

		cti@6b21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b21000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-lpass_lpi_cti";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x423>;
		};

		cti@6b2B000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6b2b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-lpass_q6_cti";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x424>;
		};

		cti@6c09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct2_cti0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x425>;
		};

		cti@6c0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct2_cti1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x426>;
		};

		cti@6c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct2_cti2";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x427>;
		};

		cti@6c0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c0c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct2_cti3";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x428>;
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct0_cti0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x429>;
		};

		cti@6c2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct0_cti1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x42a>;
		};

		cti@6c2c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c2c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct0_cti2";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x42b>;
		};

		cti@6c42000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c42000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-npu_dl_cti_0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x42c>;
		};

		cti@6c43000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c43000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-npu_dl_cti_1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x42d>;
		};

		cti@6c4b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c4b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-npu_q6_cti";
			status = "disabled";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x42e>;
		};

		cti@6c13000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-sierra_a6_cti";
			status = "disabled";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x42f>;
		};

		cti@6c61000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6c61000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mdss_dl_cti";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x430>;
		};

		cti@6f82000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6f82000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x431>;
		};

		cti@6f83000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6f83000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x432>;
		};

		cti@6f84000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6f84000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x433>;
		};

		cti@6f90000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6f90000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x434>;
		};

		cti@6f91000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6f91000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x435>;
		};

		cti@6f92000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x6f92000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x436>;
		};

		cti@7831000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7831000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-olc";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x437>;
		};

		cti@7861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x7861000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dl-apss";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x438>;
		};

		tgu@6b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x6b0b000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x3>;
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-timer-counters = <0x8>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x1d 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x439>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x43a>;
			};

			qcom,ion-heap@9 {
				reg = <0x9>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				phandle = <0x43b>;
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0x23>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0x18c>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@14 {
				reg = <0xe>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";

				cdsp {
					memory-region = <0x18d>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@10 {
				reg = <0xa>;
				memory-region = <0x18e>;
				qcom,ion-heap-type = "HYP_CMA";
			};
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0xb0 0x337 0x97 0x200>;
			iommus = <0x17 0x43 0x0>;
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x192>;
		};

		qcom,gpi-dma@800000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x5>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4 0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4 0x0 0xfd 0x4>;
			qcom,max-num-gpii = <0xa>;
			qcom,gpii-mask = <0x1f>;
			qcom,ev-factor = <0x2>;
			iommus = <0x17 0x56 0x0>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			status = "ok";
			phandle = <0x18f>;
		};

		i2c@880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			interrupts = <0x0 0x259 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x47 0x1f 0x61 0x1f 0x62>;
			dmas = <0x18f 0x0 0x0 0x3 0x40 0x0 0x18f 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x190>;
			pinctrl-1 = <0x191>;
			qcom,wrapper-core = <0x192>;
			status = "disabled";
			phandle = <0x43c>;
		};

		spi@880000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x47 0x1f 0x61 0x1f 0x62>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x193>;
			pinctrl-1 = <0x194>;
			interrupts = <0x0 0x259 0x4>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x192>;
			dmas = <0x18f 0x0 0x0 0x1 0x40 0x0 0x18f 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x43d>;
		};

		qcom,qup_uart@884000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x49 0x1f 0x61 0x1f 0x62>;
			pinctrl-names = "default", "active", "sleep";
			pinctrl-0 = <0x195 0x196>;
			pinctrl-1 = <0x197 0x198 0x199>;
			pinctrl-2 = <0x197 0x198 0x199>;
			interrupts-extended = <0x1 0x0 0x25a 0x4 0x18 0x40 0x4>;
			qcom,wrapper-core = <0x192>;
			qcom,wakeup-byte = <0xfd>;
			status = "ok";
			phandle = <0x43e>;
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x0 0x25b 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x4b 0x1f 0x61 0x1f 0x62>;
			dmas = <0x18f 0x0 0x2 0x3 0x40 0x0 0x18f 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x19a>;
			pinctrl-1 = <0x19b>;
			qcom,wrapper-core = <0x192>;
			status = "disabled";
			phandle = <0x43f>;
		};

		spi@888000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x4b 0x1f 0x61 0x1f 0x62>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x19c>;
			pinctrl-1 = <0x19d>;
			interrupts = <0x0 0x25b 0x4>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x192>;
			dmas = <0x18f 0x0 0x2 0x1 0x40 0x0 0x18f 0x1 0x2 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x440>;
		};

		qcom,qupv3_1_geni_se@9c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x9c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0xb1 0x338 0x98 0x200>;
			iommus = <0x17 0x4c3 0x0>;
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,iommu-dma = "fastmap";
			phandle = <0x1a1>;
		};

		qcom,gpi-dma@900000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x5>;
			reg = <0x900000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x0 0x285 0x4 0x0 0x286 0x4 0x0 0x287 0x4 0x0 0x288 0x4 0x0 0x289 0x4 0x0 0x28a 0x4 0x0 0x28b 0x4 0x0 0x28c 0x4 0x0 0x28d 0x4 0x0 0x28e 0x4>;
			qcom,max-num-gpii = <0xa>;
			qcom,gpii-mask = <0x3f>;
			qcom,ev-factor = <0x2>;
			iommus = <0x17 0x4d6 0x0>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			status = "ok";
			phandle = <0x19e>;
		};

		i2c@980000 {
			compatible = "qcom,i2c-geni";
			reg = <0x980000 0x4000>;
			interrupts = <0x0 0x161 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x55 0x1f 0x63 0x1f 0x64>;
			dmas = <0x19e 0x0 0x0 0x3 0x40 0x0 0x19e 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x19f>;
			pinctrl-1 = <0x1a0>;
			qcom,wrapper-core = <0x1a1>;
			status = "disabled";
			phandle = <0x441>;
		};

		spi@980000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x980000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x55 0x1f 0x63 0x1f 0x64>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1a2>;
			pinctrl-1 = <0x1a3>;
			interrupts = <0x0 0x161 0x4>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x1a1>;
			dmas = <0x19e 0x0 0x0 0x1 0x40 0x0 0x19e 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x442>;
		};

		qcom,qup_uart@984000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x984000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x57 0x1f 0x63 0x1f 0x64>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1a4>;
			pinctrl-1 = <0x1a5>;
			interrupts = <0x0 0x162 0x4>;
			qcom,wrapper-core = <0x1a1>;
			status = "disabled";
			phandle = <0x443>;
		};

		i2c@984000 {
			compatible = "qcom,i2c-geni";
			reg = <0x984000 0x4000>;
			interrupts = <0x0 0x162 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x57 0x1f 0x63 0x1f 0x64>;
			dmas = <0x19e 0x0 0x1 0x3 0x40 0x0 0x19e 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1a6>;
			pinctrl-1 = <0x1a7>;
			qcom,wrapper-core = <0x1a1>;
			status = "disabled";
			phandle = <0x444>;
		};

		i2c@988000 {
			compatible = "qcom,i2c-geni";
			reg = <0x988000 0x4000>;
			interrupts = <0x0 0x163 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x59 0x1f 0x63 0x1f 0x64>;
			dmas = <0x19e 0x0 0x2 0x3 0x40 0x0 0x19e 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1a8>;
			pinctrl-1 = <0x1a9>;
			qcom,wrapper-core = <0x1a1>;
			status = "disabled";
			phandle = <0x445>;
		};

		qcom,qup_uart@98c000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x98c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x5b 0x1f 0x63 0x1f 0x64>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1aa>;
			pinctrl-1 = <0x1ab>;
			interrupts = <0x0 0x164 0x4>;
			qcom,wrapper-core = <0x1a1>;
			status = "ok";
			phandle = <0x446>;
		};

		i2c@990000 {
			compatible = "qcom,i2c-geni";
			reg = <0x990000 0x4000>;
			interrupts = <0x0 0x165 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1f 0x5d 0x1f 0x63 0x1f 0x64>;
			dmas = <0x19e 0x0 0x4 0x3 0x40 0x0 0x19e 0x1 0x4 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x1ac>;
			pinctrl-1 = <0x1ad>;
			qcom,wrapper-core = <0x1a1>;
			qcom,shared;
			status = "ok";
			phandle = <0x447>;

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x42>;
				pinctrl-names = "default";
				phandle = <0x204>;
			};

			qcom,pm8008@8 {
				compatible = "qcom,i2c-pmic";
				reg = <0x8>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				interrupt-controller;
				#interrupt-cells = <0x3>;
				interrupt-names = "pm8008";
				qcom,periph-map = <0x9 0x24 0xc0 0xc1>;
				interrupt-parent = <0x18>;
				interrupts = <0x3b 0x1>;
				pinctrl-names = "default";
				pinctrl-0 = <0x1ae 0x1af>;
				phandle = <0x448>;

				qcom,pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;
					interrupts = <0x9 0x4 0x1>;
					interrupt-names = "ocp";
					phandle = <0x449>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8008-chip-en";
						phandle = <0x1b1>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0x200>;
					interrupts = <0xc0 0x0 0x1 0xc1 0x0 0x1>;
					interrupt-names = "pm8008_gpio1", "pm8008_gpio2";
					gpio-controller;
					#gpio-cells = <0x2>;
					phandle = <0x44a>;

					pm8008_gpio1_active {
						pins = "gpio1";
						function = "func1";
						power-source = <0x1>;
						output-enable;
						input-disable;
						bias-disable;
						phandle = <0x1b0>;
					};
				};
			};

			qcom,pm8008@9 {
				compatible = "qcom,i2c-pmic";
				reg = <0x9>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				pinctrl-names = "default";
				pinctrl-0 = <0x1b0>;
				phandle = <0x44b>;

				qcom,pm8008-regulator {
					compatible = "qcom,pm8008-regulator";
					pm8008_en-supply = <0x1b1>;
					qcom,enable-ocp-broadcast;
					vdd_l1_l2-supply = <0x1b2>;
					vdd_l3_l4-supply = <0x1b3>;
					vdd_l5-supply = <0x1b3>;
					vdd_l6-supply = <0x1b4>;
					vdd_l7-supply = <0x1b3>;
					phandle = <0x44c>;

					qcom,pm8008-l1@4000 {
						reg = <0x4000>;
						regulator-name = "pm8008_l1";
						regulator-min-microvolt = <0x80e80>;
						regulator-max-microvolt = <0x101d00>;
						qcom,min-dropout-voltage = <0x33068>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x44d>;
					};

					qcom,pm8008-l2@4100 {
						reg = <0x4100>;
						regulator-name = "pm8008_l2";
						regulator-min-microvolt = <0x80e80>;
						regulator-max-microvolt = <0x124f80>;
						qcom,min-dropout-voltage = <0x17318>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x44e>;
					};

					qcom,pm8008-l3@4200 {
						reg = <0x4200>;
						regulator-name = "pm8008_l3";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,min-dropout-voltage = <0x1f400>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x44f>;
					};

					qcom,pm8008-l4@4300 {
						reg = <0x4300>;
						regulator-name = "pm8008_l4";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x2c4fc0>;
						qcom,min-dropout-voltage = <0x17700>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x450>;
					};

					qcom,pm8008-l5@4400 {
						reg = <0x4400>;
						regulator-name = "pm8008_l5";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,min-dropout-voltage = <0x493e0>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x451>;
					};

					qcom,pm8008-l6@4400 {
						reg = <0x4500>;
						regulator-name = "pm8008_l6";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,min-dropout-voltage = <0xdac0>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x452>;
					};

					qcom,pm8008-l7@4400 {
						reg = <0x4600>;
						regulator-name = "pm8008_l7";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,min-dropout-voltage = <0x1d4c0>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x453>;
					};
				};
			};
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x0>;
			phandle = <0x1b7>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x1c1>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x1c2>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x1b8>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x1b9>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x1c3>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x454>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x1bd>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x1ba>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x1bb>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x455>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x1bf>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x8>;
			phandle = <0x456>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x0>;
			phandle = <0x1c4>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x1>;
			phandle = <0x1c5>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x1bc>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x457>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x458>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x459>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x1c6>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x1c7>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x1c8>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x1c9>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x1ca>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x5>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x1cb>;
			};
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x45a>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x1ed>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x1ee>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x1ef>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x1f0>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x1f1>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x1f2>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x1f3>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x1f4>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x1f5>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x1f7>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x1f9>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x1fb>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x1fd>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x1ff>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x201>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x202>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x1f6>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x1f8>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x1fa>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x1fc>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x1fe>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x200>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x1c0>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
				phandle = <0x1de>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
				phandle = <0x1df>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
				phandle = <0x1e0>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x45b>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x45c>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x45d>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x45e>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x1d2>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x1d3>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x1d4>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x1d5>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x1d6>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x1d7>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x1d8>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x1d9>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x1da>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x1db>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x1dc>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x1dd>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x1be>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x45f>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x2>;
				qcom,smmu-enabled;
				iommus = <0x17 0x1001 0x0>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-sid-mask = <0x0 0xf>;
				phandle = <0x460>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x461>;

				vote_lpass_core_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x9>;
					#clock-cells = <0x1>;
					phandle = <0x1b5>;
				};

				vote_lpass_audio_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0xb>;
					#clock-cells = <0x1>;
					phandle = <0x1b6>;
				};

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
					clocks = <0x1b5 0x0 0x1b6 0x0>;
					phandle = <0x462>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					tx-macro@3220000 {
						phandle = <0x463>;

						tx_swr_master {
							phandle = <0x464>;
						};
					};

					rx-macro@3200000 {
						phandle = <0x465>;

						rx_swr_master {
							phandle = <0x466>;
						};
					};

					wsa-macro@3240000 {
						phandle = <0x467>;

						wsa_swr_master {
							phandle = <0x468>;
						};
					};
				};

				sound {
					compatible = "qcom,kona-asoc-snd";
					qcom,mi2s-audio-intf = <0x1>;
					qcom,auxpcm-audio-intf = <0x1>;
					qcom,wcn-btfm = <0x1>;
					qcom,ext-disp-audio-rx = <0x0>;
					qcom,afe-rxtx-lb = <0x0>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x1b6 0x0>;
					asoc-platform = <0x1b7 0x1b8 0x1b9 0x1ba 0x1bb 0x1bc 0x1bd 0x1be 0x1bf 0x1c0 0x1c1 0x1c2 0x1c3>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					asoc-cpu = <0x1c4 0x1c5 0x1c6 0x1c7 0x1c8 0x1c9 0x1ca 0x1cb 0x1cc 0x1cd 0x1ce 0x1cf 0x1d0 0x1d1 0x1d2 0x1d3 0x1d4 0x1d5 0x1d6 0x1d7 0x1d8 0x1d9 0x1da 0x1db 0x1dc 0x1dd 0x1de 0x1df 0x1e0 0x1e1 0x1e2 0x1e3 0x1e4 0x1e5 0x1e6 0x1e7 0x1e8 0x1e9 0x1ea 0x1eb 0x1ec 0x1ed 0x1ee 0x1ef 0x1f0 0x1f1 0x1f2 0x1f3 0x1f4 0x1f5 0x1f6 0x1f7 0x1f8 0x1f9 0x1fa 0x1fb 0x1fc 0x1fd 0x1fe 0x1ff 0x200 0x201 0x202 0x203>;
					asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-dp.1", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-auxpcm.6", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-q6-tdm.36944", "msm-dai-q6-tdm.36945", "msm-dai-cdc-dma-dev.45056", "msm-dai-cdc-dma-dev.45057", "msm-dai-cdc-dma-dev.45058", "msm-dai-cdc-dma-dev.45059", "msm-dai-cdc-dma-dev.45061", "msm-dai-cdc-dma-dev.45089", "msm-dai-cdc-dma-dev.45091", "msm-dai-cdc-dma-dev.45093", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118", "msm-dai-q6-dev.24577";
					fsa4480-i2c-handle = <0x204>;
					phandle = <0x469>;
				};
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x1cc>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x1cd>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x1ce>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x1cf>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x1d0>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x1d1>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x46a>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
			phandle = <0x46b>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x46c>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1e1>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x46d>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1e2>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x46e>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1e3>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x46f>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1e4>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x470>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1e5>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x471>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1e6>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x472>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1e7>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x473>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1e8>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x474>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1e9>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x475>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1ea>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x476>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1eb>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x477>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1ec>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x478>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x479>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x47a>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x47b>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x203>;
		};

		qcom,avtimer@39ef000 {
			compatible = "qcom,avtimer";
			reg = <0x39f000c 0x4 0x39f0010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0xa>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x91 0x8 0x2 0x4>;
			mboxes = <0x91 0x8 0x2>;
			phandle = <0x47c>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x91 0x6 0x3 0x4>;
			mboxes = <0x91 0x6 0x3>;
			phandle = <0x47d>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x91 0x3 0x3 0x4>;
			mboxes = <0x91 0x3 0x3>;
			phandle = <0x47e>;
		};

		ipcc-self-ping-npu {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x91 0x7 0x3 0x4>;
			mboxes = <0x57 0x7 0x3>;
			status = "disabled";
			phandle = <0x47f>;
		};

		qcom,vidc0 {
			compatible = "qcom,msm-vidc", "qcom,lagoon-vidc";
			status = "ok";
			sku-index = <0x0>;
			reg = <0xaa00000 0x100000>;
			interrupts = <0x0 0xae 0x4>;
			iris-ctl-supply = <0x97>;
			vcodec-supply = <0x205>;
			clock-names = "video_cc_mvsc_ctl_axi", "video_cc_mvs0_ctl_axi", "core_clk", "vcodec_clk", "iface_clk";
			clocks = <0x84 0x7 0x84 0x4 0x84 0x6 0x84 0x5 0x84 0xa>;
			qcom,proxy-clock-names = "video_cc_mvsc_ctl_axi", "video_cc_mvs0_ctl_axi", "core_clk", "vcodec_clk", "iface_clk";
			qcom,clock-configs = <0x0 0x0 0x1 0x1 0x0>;
			qcom,allowed-clock-rates = <0x7f13bd0 0xe4e1c00 0x11e1a300 0x16a65700 0x1b6b0b00>;
			qcom,reg-presets = <0xb0084 0x0 0xb0088 0x0>;
			qcom,cx-ipeak-data = <0xd2 0x5>;
			qcom,clock-freq-threshold = <0x1b6b0b00>;
			phandle = <0x480>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-slave = <0x254>;
				qcom,mode = "performance";
				qcom,bus-range-kbps = <0x2fa 0x2fa>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "venus-ddr";
				qcom,bus-range-kbps = <0x2fa 0xe4e1c0>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x17 0xc00 0x20>;
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x17 0xc04 0x20>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xb>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x17 0xc01 0x4>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x9>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x17 0xc03 0x0>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};
		};

		qcom,vidc1 {
			compatible = "qcom,msm-vidc", "qcom,lagoon-vidc";
			status = "ok";
			sku-index = <0x1>;
			reg = <0xaa00000 0x100000>;
			interrupts = <0x0 0xae 0x4>;
			iris-ctl-supply = <0x97>;
			vcodec-supply = <0x205>;
			clock-names = "video_cc_mvsc_ctl_axi", "video_cc_mvs0_ctl_axi", "core_clk", "vcodec_clk", "iface_clk";
			clocks = <0x84 0x7 0x84 0x4 0x84 0x6 0x84 0x5 0x84 0xa>;
			qcom,proxy-clock-names = "video_cc_mvsc_ctl_axi", "video_cc_mvs0_ctl_axi", "core_clk", "vcodec_clk", "iface_clk";
			qcom,clock-configs = <0x0 0x0 0x1 0x1 0x0>;
			qcom,allowed-clock-rates = <0x7f13bd0 0xe4e1c00 0x11e1a300 0x16a65700>;
			qcom,reg-presets = <0xb0084 0x0 0xb0088 0x0>;
			qcom,cx-ipeak-data = <0xd2 0x5>;
			qcom,clock-freq-threshold = <0x16a65700>;
			phandle = <0x481>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-slave = <0x254>;
				qcom,mode = "performance";
				qcom,bus-range-kbps = <0x2fa 0x2fa>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "venus-ddr";
				qcom,bus-range-kbps = <0x2fa 0xe4e1c0>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x17 0xc00 0x20>;
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x17 0xc04 0x20>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xb>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x17 0xc01 0x4>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x9>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x17 0xc03 0x0>;
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x16e0000 0x15080 0x1700000 0x1f880 0x1500000 0x28000 0x9160000 0x3200 0x9680000 0x3e200 0x1740000 0x1c100 0x1620000 0x17080 0x1700000 0x1f880 0x9990000 0x1600 0x1620000 0x4000>;
			reg-names = "aggre1_noc-base", "aggre2_noc-base", "config_noc-base", "dc_noc-base", "gem_noc-base", "mmss_noc-base", "system_noc-base", "compute_noc-base", "npu_noc-base", "clk_virt-base";
			phandle = <0x482>;

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x2>;
				phandle = <0x206>;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x2>;
				phandle = <0x207>;
			};

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x286>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x483>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				qcom,bcm-name = "CE0";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x20f>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				qcom,bcm-name = "CN0";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x246>;
			};

			bcm-cn1 {
				cell-id = <0x1b7d>;
				label = "CN1";
				qcom,bcm-name = "CN1";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x20b>;
			};

			bcm-co0 {
				cell-id = <0x1b81>;
				label = "CO0";
				qcom,bcm-name = "CO0";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x27a>;
			};

			bcm-co2 {
				cell-id = <0x1b83>;
				label = "CO2";
				qcom,bcm-name = "CO2";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x219>;
			};

			bcm-co3 {
				cell-id = <0x1b84>;
				label = "CO3";
				qcom,bcm-name = "CO3";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x21a>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				qcom,bcm-name = "IP0";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x278>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x285>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x288>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x212>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x28a>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x256>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x215>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x284>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				qcom,bcm-name = "SH2";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x24e>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				qcom,bcm-name = "SH3";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x252>;
			};

			bcm-sh4 {
				cell-id = <0x1b5f>;
				label = "SH4";
				qcom,bcm-name = "SH4";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x24d>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				qcom,bcm-name = "SN0";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x28f>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				qcom,bcm-name = "SN1";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x290>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				qcom,bcm-name = "SN2";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x28d>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				qcom,bcm-name = "SN3";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x291>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				qcom,bcm-name = "SN4";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x292>;
			};

			bcm-sn5 {
				cell-id = <0x1b6f>;
				label = "SN5";
				qcom,bcm-name = "SN5";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x26b>;
			};

			bcm-sn6 {
				cell-id = <0x1b70>;
				label = "SN6";
				qcom,bcm-name = "SN6";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x26d>;
			};

			bcm-sn10 {
				cell-id = <0x1b74>;
				label = "SN10";
				qcom,bcm-name = "SN10";
				qcom,rscs = <0x206>;
				qcom,bcm-dev;
				phandle = <0x26e>;
			};

			bcm-acv_display {
				cell-id = <0x697e>;
				label = "ACV_DISPLAY";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x207>;
				qcom,bcm-dev;
				phandle = <0x296>;
			};

			bcm-alc_display {
				cell-id = <0x697f>;
				label = "ALC_DISPLAY";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x207>;
				qcom,bcm-dev;
				phandle = <0x484>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x207>;
				qcom,bcm-dev;
				phandle = <0x295>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x207>;
				qcom,bcm-dev;
				phandle = <0x298>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x207>;
				qcom,bcm-dev;
				phandle = <0x275>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x207>;
				qcom,bcm-dev;
				phandle = <0x294>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				label = "fab-aggre1_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre1_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x209>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				label = "fab-aggre2_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre2_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x5000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x20d>;
			};

			fab-clk_virt {
				cell-id = <0x1812>;
				label = "fab-clk_virt";
				qcom,fab-dev;
				qcom,base-name = "clk_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x211>;
			};

			fab-compute_noc {
				cell-id = <0x180b>;
				label = "fab-compute_noc";
				qcom,fab-dev;
				qcom,base-name = "compute_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0xe000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x218>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x245>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				label = "fab-dc_noc";
				qcom,fab-dev;
				qcom,base-name = "dc_noc-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x249>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				label = "fab-gem_noc";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2e000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x24c>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				label = "fab-mmss_noc";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x255>;
			};

			fab-npu_noc {
				cell-id = <0x180d>;
				label = "fab-npu_noc";
				qcom,fab-dev;
				qcom,base-name = "npu_noc-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x25a>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				label = "fab-system_noc";
				qcom,fab-dev;
				qcom,base-name = "system_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0xb000>;
				qcom,sbm-offset = <0x0>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x264>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				label = "fab-gem_noc_display";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2e000>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x271>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				label = "fab-mmss_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x274>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x208>;
				qcom,bus-dev = <0x209>;
				phandle = <0x27b>;
			};

			mas-qhm-qup-0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup-0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x6>;
				qcom,connections = <0x20a>;
				qcom,bus-dev = <0x209>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x485>;
			};

			mas-xm-emmc {
				cell-id = <0x96>;
				label = "mas-xm-emmc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x20a>;
				qcom,bus-dev = <0x209>;
				qcom,bcms = <0x20b>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x486>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x4>;
				qcom,connections = <0x20a>;
				qcom,bus-dev = <0x209>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x487>;

				qcom,node-qos-clks {
					clocks = <0x1f 0xb>;
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
				};
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x20c>;
				qcom,bus-dev = <0x20d>;
				phandle = <0x27c>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x6>;
				qcom,connections = <0x20e>;
				qcom,bus-dev = <0x20d>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x488>;
			};

			mas-qhm-qup-1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup-1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x4>;
				qcom,connections = <0x20e>;
				qcom,bus-dev = <0x20d>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x489>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x1>;
				qcom,connections = <0x20e>;
				qcom,bus-dev = <0x20d>;
				qcom,bcms = <0x20f>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x48a>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x20e>;
				qcom,bus-dev = <0x20d>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x0 0x1>;
				phandle = <0x48b>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x7>;
				qcom,connections = <0x20e>;
				qcom,bus-dev = <0x20d>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x48c>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x13>;
				qcom,connections = <0x20e>;
				qcom,bus-dev = <0x20d>;
				qcom,bcms = <0x20b>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x48d>;
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x8>;
				qcom,connections = <0x20e>;
				qcom,bus-dev = <0x20d>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x48e>;

				qcom,node-qos-clks {
					clocks = <0x1f 0xc>;
					clock-names = "clk-aggre-usb3-prim-axi-no-rate";
				};
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,connections = <0x210>;
				qcom,bus-dev = <0x211>;
				qcom,bcms = <0x212>;
				phandle = <0x48f>;
			};

			mas-qxm-camnoc-icp-uncomp {
				cell-id = <0xb6>;
				label = "mas-qxm-camnoc-icp-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x210>;
				qcom,bus-dev = <0x211>;
				qcom,bcms = <0x212>;
				phandle = <0x490>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x210>;
				qcom,bus-dev = <0x211>;
				qcom,bcms = <0x212>;
				phandle = <0x491>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x213>;
				qcom,bus-dev = <0x211>;
				phandle = <0x492>;
			};

			mas-qup0-core-master {
				cell-id = <0xb0>;
				label = "mas-qup0-core-master";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x214>;
				qcom,bus-dev = <0x211>;
				qcom,bcms = <0x215>;
				phandle = <0x493>;
			};

			mas-qup1-core-master {
				cell-id = <0xb1>;
				label = "mas-qup1-core-master";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x216>;
				qcom,bus-dev = <0x211>;
				qcom,bcms = <0x215>;
				phandle = <0x494>;
			};

			mas-qnm-npu {
				cell-id = <0x9a>;
				label = "mas-qnm-npu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x1 0x3>;
				qcom,connections = <0x217>;
				qcom,bus-dev = <0x218>;
				qcom,bcms = <0x219>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x495>;
			};

			mas-qxm-npu-dsp {
				cell-id = <0xb7>;
				label = "mas-qxm-npu-dsp";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x5>;
				qcom,connections = <0x217>;
				qcom,bus-dev = <0x218>;
				qcom,bcms = <0x21a>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x496>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x21b 0x21c 0x21d 0x21e 0x21f 0x220 0x221 0x222 0x223 0x224 0x225 0x226 0x227 0x228 0x229 0x22a 0x22b 0x22c 0x22d 0x22e 0x22f 0x230 0x231 0x232 0x233 0x234 0x235 0x236 0x237 0x238 0x239 0x23a 0x23b 0x23c 0x23d 0x23e 0x23f 0x240 0x241 0x242 0x243 0x244>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x28b>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x21b 0x21c 0x21d 0x21e 0x21f 0x220 0x221 0x222 0x223 0x224 0x225 0x226 0x227 0x228 0x229 0x22a 0x22b 0x22c 0x22d 0x22e 0x22f 0x230 0x231 0x232 0x233 0x234 0x235 0x236 0x237 0x238 0x239 0x23a 0x23b 0x23c 0x23d 0x23e 0x23f 0x240 0x241 0x242 0x243 0x244>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x497>;
			};

			mas-qhm-cnoc-dc-noc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc-dc-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x247 0x248>;
				qcom,bus-dev = <0x249>;
				phandle = <0x27d>;
			};

			mas-acm-apps {
				cell-id = <0x1>;
				label = "mas-acm-apps";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x22 0x20>;
				qcom,connections = <0x24a 0x24b>;
				qcom,bus-dev = <0x24c>;
				qcom,bcms = <0x24d>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				phandle = <0x498>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xe0>;
				qcom,connections = <0x24a 0x24b>;
				qcom,bus-dev = <0x24c>;
				qcom,bcms = <0x24e>;
				qcom,ap-owned;
				qcom,prio = <0x6>;
				phandle = <0x499>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x24f 0x250 0x251>;
				qcom,bus-dev = <0x24c>;
				phandle = <0x281>;
			};

			mas-qnm-cmpnoc {
				cell-id = <0x9e>;
				label = "mas-qnm-cmpnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x24a 0x24b>;
				qcom,bus-dev = <0x24c>;
				qcom,bcms = <0x252>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x279>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x40>;
				qcom,connections = <0x24a 0x24b>;
				qcom,bus-dev = <0x24c>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x287>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x24a 0x24b>;
				qcom,bus-dev = <0x24c>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x289>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x80>;
				qcom,connections = <0x24a>;
				qcom,bus-dev = <0x24c>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x28c>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x60>;
				qcom,connections = <0x24a>;
				qcom,bus-dev = <0x24c>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x28e>;
			};

			mas-qxm-gpu {
				cell-id = <0x1a>;
				label = "mas-qxm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0xa0 0xa1>;
				qcom,connections = <0x24a 0x24b>;
				qcom,bus-dev = <0x24c>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				phandle = <0x49a>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,connections = <0x253>;
				qcom,bus-dev = <0x211>;
				phandle = <0x283>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x254>;
				qcom,bus-dev = <0x255>;
				qcom,bcms = <0x256>;
				phandle = <0x27e>;
			};

			mas-qnm-video0 {
				cell-id = <0x3f>;
				label = "mas-qnm-video0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x6>;
				qcom,connections = <0x257>;
				qcom,bus-dev = <0x255>;
				qcom,bcms = <0x256>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x49b>;
			};

			mas-qnm-video-cvp {
				cell-id = <0x8a>;
				label = "mas-qnm-video-cvp";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x5>;
				qcom,connections = <0x257>;
				qcom,bus-dev = <0x255>;
				qcom,bcms = <0x256>;
				qcom,ap-owned;
				qcom,prio = <0x5>;
				qcom,forwarding;
				phandle = <0x49c>;
			};

			mas-qxm-camnoc-hf {
				cell-id = <0xaa>;
				label = "mas-qxm-camnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x1 0x2>;
				qcom,connections = <0x258>;
				qcom,bus-dev = <0x255>;
				qcom,bcms = <0x212>;
				qcom,ap-owned;
				qcom,prio = <0x3>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x49d>;
			};

			mas-qxm-camnoc-icp {
				cell-id = <0xab>;
				label = "mas-qxm-camnoc-icp";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x4>;
				qcom,connections = <0x257>;
				qcom,bus-dev = <0x255>;
				qcom,ap-owned;
				qcom,prio = <0x5>;
				phandle = <0x49e>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x257>;
				qcom,bus-dev = <0x255>;
				qcom,bcms = <0x256>;
				qcom,ap-owned;
				qcom,prio = <0x3>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x49f>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x258>;
				qcom,bus-dev = <0x255>;
				qcom,bcms = <0x212>;
				qcom,ap-owned;
				qcom,prio = <0x3>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x4a0>;
			};

			mas-amm-npu-sys {
				cell-id = <0xac>;
				label = "mas-amm-npu-sys";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,connections = <0x259>;
				qcom,bus-dev = <0x25a>;
				phandle = <0x4a1>;
			};

			mas-qhm-npu-cfg {
				cell-id = <0xae>;
				label = "mas-qhm-npu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x25b 0x25c 0x25d 0x25e 0x25f 0x260 0x261 0x262>;
				qcom,bus-dev = <0x25a>;
				phandle = <0x27f>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x263>;
				qcom,bus-dev = <0x264>;
				phandle = <0x280>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x265 0x266 0x267 0x268 0x269 0x26a>;
				qcom,bus-dev = <0x264>;
				qcom,bcms = <0x26b>;
				phandle = <0x276>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x265 0x266 0x267 0x268 0x269 0x26c 0x26a>;
				qcom,bus-dev = <0x264>;
				qcom,bcms = <0x26d>;
				phandle = <0x277>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x266 0x267 0x268 0x269 0x26c 0x26a>;
				qcom,bus-dev = <0x264>;
				qcom,bcms = <0x26e>;
				phandle = <0x282>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x26f 0x267>;
				qcom,bus-dev = <0x264>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x4a2>;
			};

			mas-xm-gic {
				cell-id = <0x95>;
				label = "mas-xm-gic";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x26f>;
				qcom,bus-dev = <0x264>;
				qcom,ap-owned;
				qcom,prio = <0x3>;
				phandle = <0x4a3>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x40>;
				qcom,connections = <0x270>;
				qcom,bus-dev = <0x271>;
				phandle = <0x297>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x270>;
				qcom,bus-dev = <0x271>;
				phandle = <0x4a4>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,connections = <0x272>;
				qcom,bus-dev = <0x211>;
				phandle = <0x293>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x273>;
				qcom,bus-dev = <0x274>;
				qcom,bcms = <0x275>;
				phandle = <0x4a5>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x209>;
				qcom,connections = <0x276>;
				phandle = <0x20a>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x209>;
				phandle = <0x208>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x20d>;
				qcom,connections = <0x277>;
				phandle = <0x20e>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x20d>;
				phandle = <0x20c>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x211>;
				phandle = <0x210>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x211>;
				qcom,bcms = <0x278>;
				phandle = <0x213>;
			};

			slv-qup0-core-slave {
				cell-id = <0x337>;
				label = "slv-qup0-core-slave";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x211>;
				qcom,bcms = <0x215>;
				phandle = <0x214>;
			};

			slv-qup1-core-slave {
				cell-id = <0x338>;
				label = "slv-qup1-core-slave";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x211>;
				qcom,bcms = <0x215>;
				phandle = <0x216>;
			};

			slv-qns-cdsp-gemnoc {
				cell-id = <0x335>;
				label = "slv-qns-cdsp-gemnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x218>;
				qcom,connections = <0x279>;
				qcom,bcms = <0x27a>;
				phandle = <0x217>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,connections = <0x27b>;
				qcom,bcms = <0x246>;
				phandle = <0x23b>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,connections = <0x27c>;
				qcom,bcms = <0x246>;
				phandle = <0x225>;
			};

			slv-qhs-ahb2phy0 {
				cell-id = <0x2c7>;
				label = "slv-qhs-ahb2phy0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x22f>;
			};

			slv-qhs-ahb2phy2 {
				cell-id = <0x344>;
				label = "slv-qhs-ahb2phy2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x20b>;
				phandle = <0x4a6>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x23c>;
			};

			slv-qhs-boot-rom {
				cell-id = <0x276>;
				label = "slv-qhs-boot-rom";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x231>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x21b>;
			};

			slv-qhs-camera-nrt-thrott-cfg {
				cell-id = <0x33b>;
				label = "slv-qhs-camera-nrt-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x224>;
			};

			slv-qhs-camera-rt-throttle-cfg {
				cell-id = <0x33c>;
				label = "slv-qhs-camera-rt-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x228>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x244>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x23a>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x241>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x23f>;
			};

			slv-qhs-dcc-cfg {
				cell-id = <0x2aa>;
				label = "slv-qhs-dcc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x22b>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,connections = <0x27d>;
				qcom,bcms = <0x246>;
				phandle = <0x22c>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x229>;
			};

			slv-qhs-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-qhs-display-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x22d>;
			};

			slv-qhs-emmc-cfg {
				cell-id = <0x339>;
				label = "slv-qhs-emmc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x20b>;
				phandle = <0x23e>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x222>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x230>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x235>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x233>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,connections = <0x27e>;
				qcom,bcms = <0x246>;
				phandle = <0x21d>;
			};

			slv-qhs-mss-cfg {
				cell-id = <0x26d>;
				label = "slv-qhs-mss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x236>;
			};

			slv-qhs-npu-cfg {
				cell-id = <0x30e>;
				label = "slv-qhs-npu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,connections = <0x27f>;
				qcom,bcms = <0x246>;
				phandle = <0x22e>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x20b>;
				phandle = <0x223>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x240>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x23d>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x226>;
			};

			slv-qhs-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qhs-qm-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x21f>;
			};

			slv-qhs-qm-mpu-cfg {
				cell-id = <0x33f>;
				label = "slv-qhs-qm-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x221>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x242>;
			};

			slv-qhs-qup1 {
				cell-id = <0x312>;
				label = "slv-qhs-qup1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x243>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x20b>;
				phandle = <0x21c>;
			};

			slv-qhs-security {
				cell-id = <0x26e>;
				label = "slv-qhs-security";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x234>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,connections = <0x280>;
				qcom,bcms = <0x246>;
				phandle = <0x220>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x22a>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x21e>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x238>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x232>;
			};

			slv-qhs-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-qhs-venus-throttle-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x239>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x227>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x245>;
				qcom,bcms = <0x246>;
				phandle = <0x237>;
			};

			slv-qhs-gemnoc {
				cell-id = <0x314>;
				label = "slv-qhs-gemnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x249>;
				qcom,connections = <0x281>;
				phandle = <0x248>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x249>;
				phandle = <0x247>;
			};

			slv-qhs-mcdma-ms-mpu-cfg {
				cell-id = <0x336>;
				label = "slv-qhs-mcdma-ms-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x24c>;
				phandle = <0x24f>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x24c>;
				phandle = <0x251>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x24c>;
				qcom,connections = <0x282>;
				phandle = <0x24b>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x24c>;
				qcom,connections = <0x283>;
				qcom,bcms = <0x284>;
				phandle = <0x24a>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x24c>;
				phandle = <0x250>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x211>;
				qcom,bcms = <0x285 0x286>;
				phandle = <0x253>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x255>;
				qcom,connections = <0x287>;
				qcom,bcms = <0x288>;
				phandle = <0x258>;
			};

			slv-qns-mem-noc-sf {
				cell-id = <0x304>;
				label = "slv-qns-mem-noc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x255>;
				qcom,connections = <0x289>;
				qcom,bcms = <0x28a>;
				phandle = <0x257>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x255>;
				phandle = <0x254>;
			};

			slv-qhs-cal-dp0 {
				cell-id = <0x32b>;
				label = "slv-qhs-cal-dp0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x25a>;
				phandle = <0x261>;
			};

			slv-qhs-cp {
				cell-id = <0x32d>;
				label = "slv-qhs-cp";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x25a>;
				phandle = <0x25f>;
			};

			slv-qhs-dma-bwmon {
				cell-id = <0x32e>;
				label = "slv-qhs-dma-bwmon";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x25a>;
				phandle = <0x25e>;
			};

			slv-qhs-dpm {
				cell-id = <0x32f>;
				label = "slv-qhs-dpm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x25a>;
				phandle = <0x262>;
			};

			slv-qhs-isense {
				cell-id = <0x330>;
				label = "slv-qhs-isense";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x25a>;
				phandle = <0x25c>;
			};

			slv-qhs-llm {
				cell-id = <0x331>;
				label = "slv-qhs-llm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x25a>;
				phandle = <0x25d>;
			};

			slv-qhs-tcm {
				cell-id = <0x332>;
				label = "slv-qhs-tcm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x25a>;
				phandle = <0x260>;
			};

			slv-qns-npu-sys {
				cell-id = <0x333>;
				label = "slv-qns-npu-sys";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x25a>;
				phandle = <0x259>;
			};

			slv-srvc-noc {
				cell-id = <0x334>;
				label = "slv-srvc-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x25a>;
				phandle = <0x25b>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x264>;
				phandle = <0x268>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x264>;
				qcom,connections = <0x28b>;
				phandle = <0x269>;
			};

			slv-qns-gemnoc-gc {
				cell-id = <0x2758>;
				label = "slv-qns-gemnoc-gc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x264>;
				qcom,connections = <0x28c>;
				qcom,bcms = <0x28d>;
				phandle = <0x26f>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x264>;
				qcom,connections = <0x28e>;
				qcom,bcms = <0x28f>;
				phandle = <0x265>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x264>;
				qcom,bcms = <0x290>;
				phandle = <0x267>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x264>;
				qcom,bcms = <0x291>;
				phandle = <0x266>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x264>;
				phandle = <0x263>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x264>;
				qcom,bcms = <0x292>;
				phandle = <0x26a>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x264>;
				phandle = <0x26c>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x271>;
				qcom,connections = <0x293>;
				qcom,bcms = <0x294>;
				phandle = <0x270>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x211>;
				qcom,bcms = <0x295 0x296>;
				phandle = <0x272>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x274>;
				qcom,connections = <0x297>;
				qcom,bcms = <0x298>;
				phandle = <0x273>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x0>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x2>;
					phandle = <0x55>;
				};

				modem_pa_fr1 {
					qcom,qmi-dev-name = "pa_fr1";
					#cooling-cells = <0x2>;
					phandle = <0x6d>;
				};

				modem_tj {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x2>;
					phandle = <0x56>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x2>;
					phandle = <0x4a7>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x2>;
					phandle = <0x69>;
				};

				modem_mmw_skin0 {
					qcom,qmi-dev-name = "mmw_skin0";
					#cooling-cells = <0x2>;
					phandle = <0x4a8>;
				};

				modem_mmw_skin1 {
					qcom,qmi-dev-name = "mmw_skin1";
					#cooling-cells = <0x2>;
					phandle = <0x4a9>;
				};

				modem_mmw_skin2 {
					qcom,qmi-dev-name = "mmw_skin2";
					#cooling-cells = <0x2>;
					phandle = <0x4aa>;
				};

				modem_mmw_skin3 {
					qcom,qmi-dev-name = "mmw_skin3";
					#cooling-cells = <0x2>;
					phandle = <0x4ab>;
				};

				modem_mmw0 {
					qcom,qmi-dev-name = "mmw0";
					#cooling-cells = <0x2>;
					phandle = <0x4ac>;
				};

				modem_mmw1 {
					qcom,qmi-dev-name = "mmw1";
					#cooling-cells = <0x2>;
					phandle = <0x4ad>;
				};

				modem_mmw2 {
					qcom,qmi-dev-name = "mmw2";
					#cooling-cells = <0x2>;
					phandle = <0x4ae>;
				};

				modem_mmw3 {
					qcom,qmi-dev-name = "mmw3";
					#cooling-cells = <0x2>;
					phandle = <0x4af>;
				};

				modem_bcl {
					qcom,qmi-dev-name = "vbatt_low";
					#cooling-cells = <0x2>;
					phandle = <0x4b0>;
				};

				modem_charge_state {
					qcom,qmi-dev-name = "charge_state";
					#cooling-cells = <0x2>;
					phandle = <0x4b1>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x4b2>;
				};

				modem_wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x2>;
					phandle = <0x4b3>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x2>;
					phandle = <0x53>;
				};

				hvx {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x2>;
					phandle = <0x4b4>;
				};
			};
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x1>;
			phandle = <0x39>;

			modem {
				qcom,instance-id = <0x0>;
				qcom,qmi-sensor-names = "pa", "pa_1", "qfe_wtr0", "modem_tsens", "qfe_mmw0", "qfe_mmw1", "qfe_mmw2", "qfe_mmw3", "xo_therm", "qfe_mmw_streamer0", "qfe_mmw0_mod", "qfe_mmw1_mod", "qfe_mmw2_mod", "qfe_mmw3_mod", "qfe_ret_pa0", "qfe_wtr_pa0", "qfe_wtr_pa1", "qfe_wtr_pa2", "qfe_wtr_pa3", "sys_therm1", "sys_therm2", "modem_tsens1", "BEAMER_W_THERM", "BEAMER_N_THERM", "BEAMER_E_THERM";
			};
		};

		qcom,lmh-cpu-vdd@18358800 {
			compatible = "qcom,lmh-cpu-vdd";
			reg = <0x18358800 0x1000>;
			#cooling-cells = <0x2>;
			phandle = <0x60>;
		};

		qcom,lmh-cpu-vdd@18350800 {
			compatible = "qcom,lmh-cpu-vdd";
			reg = <0x18350800 0x1000>;
			#cooling-cells = <0x2>;
			phandle = <0x61>;
		};

		cxip-cdev@1fed000 {
			status = "disabled";
			compatible = "qcom,cxip-lm-cooling-device";
			reg = <0x1fed000 0x10060>;
			qcom,thermal-client-offset = <0x8000>;
			qcom,bypass-client-list = <0xe00c 0xf00c 0x1000c 0x1001c 0x1002c 0x1003c 0x1004c 0x1005c>;
			#cooling-cells = <0x2>;
			phandle = <0x51>;
		};

		qcom,mdss_mdp {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214 0xae8f000 0x30 0xaf50000 0x54>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys", "sid_phys", "swfuse_phys";
			clocks = <0x1f 0x1d 0x1f 0x1e 0x86 0x1 0x86 0x13 0x86 0x1d 0x86 0x15>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "core_clk", "vsync_clk", "lut_clk";
			clock-rate = <0x0 0x0 0x0 0x16409d55 0x124f800 0x16409d55>;
			clock-max-rate = <0x0 0x0 0x0 0x2160ec00 0x124f800 0x2160ec00>;
			qcom,dss-cx-ipeak = <0xd2 0x4>;
			interrupts = <0x0 0x53 0x4>;
			interrupt-controller;
			#interrupt-cells = <0x1>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x494>;
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none";
			qcom,sde-mixer-off = <0x45000 0x46000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary", "none";
			qcom,sde-mixer-cwb-pref = "none", "cwb";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-clk-ctrl = <0x2bc 0x10>;
			qcom,sde-intf-off = <0x6b000 0x6b800>;
			qcom,sde-intf-size = <0x2c0>;
			qcom,sde-intf-type = "dp", "dsi";
			qcom,sde-pp-off = <0x71000 0x71800>;
			qcom,sde-pp-slave = <0x0 0x0>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-off = <0x81000>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dsc-pair-mask = <0x0>;
			qcom,sde-dither-off = <0x30e0 0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig", "dma", "dma", "dma";
			qcom,sde-sspp-off = <0x5000 0x25000 0x27000 0x29000>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-xin-id = <0x0 0x1 0x5 0x9>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-smart-dma-priority = <0x4 0x1 0x2 0x3>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x2 0x1>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x2932e0 0x2932e0 0x2932e0 0x2932e0>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x2932e0 0x2932e0 0x2932e0 0x2932e0>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2ac 0x8 0x2b4 0x8 0x2c4 0x8>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-type = "qseedv3lite";
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-wb-linewidth = <0x780>;
			qcom,sde-mixer-blendstages = <0x7>;
			qcom,sde-highest-bank-bit = <0x1>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-ubwc-swizzle = <0x6>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-ubwc-static = <0x1e>;
			qcom,sde-macrotile-mode = <0x0>;
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-max-bw-low-kbps = <0x401640>;
			qcom,sde-max-bw-high-kbps = <0x4dd1e0>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-dspp-ltm-version = <0x10000>;
			qcom,sde-dspp-ltm-off = <0x2a000>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-size = <0x1044>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-cwb-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x3>;
			qcom,sde-vbif-qos-lutdma-remap = <0x3 0x3 0x3 0x3 0x4 0x4 0x4 0x4>;
			qcom,sde-danger-lut = <0xffff 0xffff 0x0 0x0 0xffff 0x3ffff 0x3ffff 0x0 0x0 0x3ffff>;
			qcom,sde-safe-lut-linear = <0x0 0xff00 0x0 0xfe00>;
			qcom,sde-safe-lut-macrotile = <0x0 0xff00 0x0 0xfe00>;
			qcom,sde-safe-lut-macrotile-qseed = <0x0 0xff00 0x0 0xfe00>;
			qcom,sde-safe-lut-nrt = <0x0 0xffff 0x0 0xffff>;
			qcom,sde-safe-lut-cwb = <0x0 0x3ff 0x3ff>;
			qcom,sde-qos-lut-linear = <0x0 0x112233 0x44556677 0x0 0x112234 0x45566777>;
			qcom,sde-qos-lut-macrotile = <0x0 0x112233 0x44556677 0x0 0x112234 0x45566777>;
			qcom,sde-qos-lut-macrotile-qseed = <0x0 0x112233 0x66777777 0x0 0x112236 0x67777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,sde-qos-lut-cwb = <0x0 0x66666541 0x0 0x0 0x66666541 0x0>;
			qcom,sde-qos-refresh-rates = <0x3c 0x78>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-reg-dma-off = <0x0>;
			qcom,sde-reg-dma-version = <0x10002>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-xin-id = <0x7>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-secure-sid-mask = <0x801>;
			phandle = <0x299>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-gamut = <0x1d00 0x60000>;
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x200>;
				};

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1200>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40002>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,smmu_sde_unsec_cb {
				compatible = "qcom,smmu_sde_unsec";
				iommus = <0x17 0x800 0x2>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-earlymap;
				phandle = <0x4b5>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x17 0x801 0x0>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				phandle = <0x4b6>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};

			qcom,sde-limits {

				qcom,sde-linewidth-limits {
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-cases = "vig", "dma", "scale", "inline_rot";
					qcom,sde-limit-ids = <0x1 0x2 0x4 0x8>;
					qcom,sde-limit-values = <0x1 0x1000 0x5 0xa00 0x2 0x870 0x9 0x440>;
				};

				qcom,sde-bw-limits {
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-cases = "per_vig_pipe", "per_dma_pipe", "total_max_bw", "camera_concurrency", "cwb_concurrency";
					qcom,sde-limit-ids = <0x1 0x2 0x4 0x8 0x10>;
					qcom,sde-limit-values = <0x1 0x2932e0 0x11 0x2932e0 0x9 0x2932e0 0x19 0x2932e0 0x2 0x2932e0 0x12 0x2932e0 0xa 0x2932e0 0x1a 0x2932e0 0x4 0x4dd1e0 0x14 0x4dd1e0 0xc 0x432380 0x1c 0x401640>;
				};
			};
		};

		qcom,sde_rscc {
			cell-index = <0x0>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x3c50 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			qcom,sde-rsc-version = <0x3>;
			qcom,sde-dram-channels = <0x2>;
			vdd-supply = <0xb5>;
			clocks = <0x86 0x1c 0x86 0x16 0x86 0x1b>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			phandle = <0x4b7>;

			qcom,sde-data-bus {
				qcom,msm-bus,name = "disp_rsc_mnoc_llcc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5021 0x0 0x0 0x4e23 0x5021 0x0 0x61a800 0x4e23 0x5021 0x0 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x0 0x0 0x4e20 0x5020 0x0 0x61a800 0x4e20 0x5020 0x0 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "disp_rsc_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};
		};

		qcom,mdss_dsi0_ctrl {
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			label = "dsi-ctrl-0";
			cell-index = <0x0>;
			frame-threshold-time-us = <0x3e8>;
			reg = <0xae94000 0x400 0xaf08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			interrupt-parent = <0x299>;
			interrupts = <0x4 0x0>;
			vdda-1p2-supply = <0xbf>;
			refgen-supply = <0xc9>;
			clocks = <0x86 0x3 0x86 0x4 0x86 0x6 0x86 0x17 0x86 0x18 0x86 0x11>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			phandle = <0x4b8>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0 {
			compatible = "qcom,dsi-phy-v3.0";
			label = "dsi-phy-0";
			cell-index = <0x0>;
			reg = <0xae94400 0x800 0xae94200 0x100>;
			reg-names = "dsi_phy", "dyn_refresh_base";
			vdda-0p9-supply = <0x2b>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0x0 0x0 0x0 0x0 0x80>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,panel-allow-phy-poweroff;
			phandle = <0x4b9>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0x100>;
					qcom,supply-max-voltage = <0x1a0>;
					qcom,supply-off-min-voltage = <0x10>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,dp_display@ae90000 {
			status = "ok";
			cell-index = <0x0>;
			compatible = "qcom,dp-display";
			vdda-1p2-supply = <0xbf>;
			vdda-0p9-supply = <0xc0>;
			reg = <0xae90000 0x200 0xae90200 0x200 0xae90400 0xc00 0xae91000 0x400 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf01000 0x2d0 0x780000 0x6228 0x88ea030 0x10 0x88e8000 0x20 0xaee1000 0x2a 0xae91400 0x400>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "qfprom_physical", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1";
			interrupt-parent = <0x299>;
			interrupts = <0xc 0x0>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = [28 24];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 bb];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0x5265c>;
			qcom,no-mst-encoder;
			clocks = <0x86 0x7 0x1f 0x85 0x1e 0x14 0x1f 0x80 0x1f 0x85 0x86 0xb 0x86 0xe 0x86 0x10 0x29a 0x5 0x86 0xf>;
			clock-names = "core_aux_clk", "core_usb_pipe_clk", "core_usb_ref_clk_src", "core_usb_ref_clk", "core_usb_pipe_clk", "link_clk", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "strm0_pixel_clk";
			phandle = <0x4ba>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xe2900>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi0_pll {
			compatible = "qcom,mdss_dsi_pll_10nm";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0xae94a00 0x1e0 0xae94400 0x800 0xaf03000 0x8 0xae94200 0x100>;
			reg-names = "pll_base", "phy_base", "gdsc_base", "dynamic_pll_base";
			clocks = <0x86 0x1>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			memory-region = <0x29b>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x4bb>;
		};

		qcom,mdss_dp_pll@ae90000 {
			compatible = "qcom,mdss_dp_pll_10nm";
			label = "MDSS DP PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "ln_tx0_base", "ln_tx1_base", "gdsc_base";
			clocks = <0x86 0x1 0x1e 0x14 0x1f 0x80 0x1f 0x85>;
			clock-names = "iface_clk", "ref_clk_src", "ref_clk", "pipe_clk";
			clock-rate = <0x0>;
			phandle = <0x29a>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x29c 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x29d 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x29e 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x29f 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		phandle = <0x4bc>;

		hyp_region@80000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x80000000 0x0 0x600000>;
			phandle = <0x4bd>;
		};

		xbl_aop_mem@80700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x80700000 0x0 0x160000>;
			phandle = <0x4be>;
		};

		sec_apps_region@808ff000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x808ff000 0x0 0x1000>;
			phandle = <0x4bf>;
		};

		smem@80900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x80900000 0x0 0x200000>;
			phandle = <0x8c>;
		};

		cdsp_sec_regions@80b00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x80b00000 0x0 0x1e00000>;
			phandle = <0x18d>;
		};

		camera_region@86000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x86000000 0x0 0x500000>;
			phandle = <0xd0>;
		};

		pil_npu_region@86500000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x86500000 0x0 0x500000>;
			phandle = <0x99>;
		};

		pil_video_region@86a00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x86a00000 0x0 0x500000>;
			phandle = <0x98>;
		};

		cdsp_regions@86f00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x86f00000 0x0 0x1e00000>;
			phandle = <0x2c>;
		};

		pil_adsp_region@88d00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x88d00000 0x0 0x2800000>;
			phandle = <0x26>;
		};

		wlan_fw_region@8b500000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8b500000 0x0 0x200000>;
			phandle = <0xad>;
		};

		ipa_fw_region@8b700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8b700000 0x0 0x10000>;
			phandle = <0xb2>;
		};

		ipa_gsi_region@8b710000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8b710000 0x0 0x5400>;
			phandle = <0x4c0>;
		};

		gpu_region@8b715400 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8b715400 0x0 0x2000>;
			phandle = <0x4c1>;
		};

		crash_info_region@8B717400 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8b717400 0x0 0x1000>;
			phandle = <0x4c2>;
		};

		modem_region@8b800000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8b800000 0x0 0xf800000>;
			phandle = <0x30>;
		};

		removed_region@c0000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0xc0000000 0x0 0x4900000>;
			phandle = <0x4c3>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1400000>;
			phandle = <0x23>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1000000>;
			phandle = <0x18c>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x8c00000>;
			phandle = <0x18e>;
		};

		cont_splash_region {
			reg = <0x0 0xa0000000 0x0 0x2300000>;
			label = "cont_splash_region";
			phandle = <0x4c4>;
		};

		disp_rdump_region@0xa0000000 {
			reg = <0x0 0xa0000000 0x0 0x2300000>;
			label = "disp_rdump_region";
			phandle = <0x4c5>;
		};

		dfps_data_region {
			reg = <0x0 0xa2300000 0x0 0x100000>;
			label = "dfps_data_region";
			phandle = <0x29b>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			size = <0x0 0x2800000>;
			phandle = <0xb1>;
		};

		reserved-memory@80860000 {
			reg = <0x0 0x80860000 0x0 0x20000>;
			compatible = "qcom,cmd-db";
			no-map;
			phandle = <0x4c6>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0x90>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x2000000>;
			linux,cma-default;
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		CPU1 = "/cpus/cpu@100";
		L2_100 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		CPU2 = "/cpus/cpu@200";
		L2_200 = "/cpus/cpu@200/l2-cache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		CPU3 = "/cpus/cpu@300";
		L2_300 = "/cpus/cpu@300/l2-cache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		CPU4 = "/cpus/cpu@400";
		L2_400 = "/cpus/cpu@400/l2-cache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		CPU5 = "/cpus/cpu@500";
		L2_500 = "/cpus/cpu@500/l2-cache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		CPU6 = "/cpus/cpu@600";
		L2_600 = "/cpus/cpu@600/l2-cache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		CPU7 = "/cpus/cpu@700";
		L2_700 = "/cpus/cpu@700/l2-cache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		firmware = "/firmware";
		soc = "/soc";
		slim_aud = "/soc/slim@3ac0000";
		btfmslim_codec = "/soc/slim@3ac0000/wcn3990";
		bluetooth = "/soc/bt_wcn3990";
		intc = "/soc/interrupt-controller@17a00000";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		ipcc_mproc = "/soc/qcom,ipcc@408000";
		pdc = "/soc/interrupt-controller@b220000";
		apps_rsc = "/soc/rsc@18200000";
		rpmhcc = "/soc/rsc@18200000/qcom,rpmhclk";
		S1A = "/soc/rsc@18200000/rpmh-regulator-smpa1/regulator-pm6350-s1";
		pm6350_s1 = "/soc/rsc@18200000/rpmh-regulator-smpa1/regulator-pm6350-s1";
		S2A = "/soc/rsc@18200000/rpmh-regulator-smpa2/regulator-pm6350-s2";
		pm6350_s2 = "/soc/rsc@18200000/rpmh-regulator-smpa2/regulator-pm6350-s2";
		VDD_GFX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm6350-s3-level";
		S3A_LEVEL = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm6350-s3-level";
		pm6350_s3_level = "/soc/rsc@18200000/rpmh-regulator-gfxlvl/regulator-pm6350-s3-level";
		VDD_MX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm6350-s5-level";
		S5A_LEVEL = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm6350-s5-level";
		pm6350_s5_level = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm6350-s5-level";
		VDD_MX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm6350-s5-level-ao";
		S5A_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm6350-s5-level-ao";
		pm6350_s5_level_ao = "/soc/rsc@18200000/rpmh-regulator-mxlvl/regulator-pm6350-s5-level-ao";
		L1A_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm6350-l1-level";
		pm6350_l1_level = "/soc/rsc@18200000/rpmh-regulator-lcxlvl/regulator-pm6350-l1-level";
		L2A = "/soc/rsc@18200000/rpmh-regulator-ldoa2/regulator-pm6350-l2";
		pm6350_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoa2/regulator-pm6350-l2";
		L3A = "/soc/rsc@18200000/rpmh-regulator-ldoa3/regulator-pm6350-l3";
		pm6350_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoa3/regulator-pm6350-l3";
		L4A = "/soc/rsc@18200000/rpmh-regulator-ldoa4/regulator-pm6350-l4";
		pm6350_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoa4/regulator-pm6350-l4";
		L5A = "/soc/rsc@18200000/rpmh-regulator-ldoa5/regulator-pm6350-l5";
		pm6350_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoa5/regulator-pm6350-l5";
		L6A = "/soc/rsc@18200000/rpmh-regulator-ldoa6/regulator-pm6350-l6";
		pm6350_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoa6/regulator-pm6350-l6";
		L7A = "/soc/rsc@18200000/rpmh-regulator-ldoa7/regulator-pm6350-l7";
		pm6350_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoa7/regulator-pm6350-l7";
		L8A = "/soc/rsc@18200000/rpmh-regulator-ldoa8/regulator-pm6350-l8";
		pm6350_l8 = "/soc/rsc@18200000/rpmh-regulator-ldoa8/regulator-pm6350-l8";
		L9A = "/soc/rsc@18200000/rpmh-regulator-ldoa9/regulator-pm6350-l9";
		pm6350_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoa9/regulator-pm6350-l9";
		L11A = "/soc/rsc@18200000/rpmh-regulator-ldoa11/regulator-pm6350-l11";
		pm6350_l11 = "/soc/rsc@18200000/rpmh-regulator-ldoa11/regulator-pm6350-l11";
		L12A = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm6350-l12";
		pm6350_l12 = "/soc/rsc@18200000/rpmh-regulator-ldoa12/regulator-pm6350-l12";
		L13A = "/soc/rsc@18200000/rpmh-regulator-ldoa13/regulator-pm6350-l13";
		pm6350_l13 = "/soc/rsc@18200000/rpmh-regulator-ldoa13/regulator-pm6350-l13";
		L14A = "/soc/rsc@18200000/rpmh-regulator-ldoa14/regulator-pm6350-l14";
		pm6350_l14 = "/soc/rsc@18200000/rpmh-regulator-ldoa14/regulator-pm6350-l14";
		L15A = "/soc/rsc@18200000/rpmh-regulator-ldoa15/regulator-pm6350-l15";
		pm6350_l15 = "/soc/rsc@18200000/rpmh-regulator-ldoa15/regulator-pm6350-l15";
		L16A = "/soc/rsc@18200000/rpmh-regulator-ldoa16/regulator-pm6350-l16";
		pm6350_l16 = "/soc/rsc@18200000/rpmh-regulator-ldoa16/regulator-pm6350-l16";
		L17A_LEVEL = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm6350-l17-level";
		pm6350_l17_level = "/soc/rsc@18200000/rpmh-regulator-lmxlvl/regulator-pm6350-l17-level";
		L18A = "/soc/rsc@18200000/rpmh-regulator-ldoa18/regulator-pm6350-l18";
		pm6350_l18 = "/soc/rsc@18200000/rpmh-regulator-ldoa18/regulator-pm6350-l18";
		L19A = "/soc/rsc@18200000/rpmh-regulator-ldoa19/regulator-pm6350-l19";
		pm6350_l19 = "/soc/rsc@18200000/rpmh-regulator-ldoa19/regulator-pm6350-l19";
		L20A = "/soc/rsc@18200000/rpmh-regulator-ldoa20/regulator-pm6350-l20";
		pm6350_l20 = "/soc/rsc@18200000/rpmh-regulator-ldoa20/regulator-pm6350-l20";
		L21A = "/soc/rsc@18200000/rpmh-regulator-ldoa21/regulator-pm6350-l21";
		pm6350_l21 = "/soc/rsc@18200000/rpmh-regulator-ldoa21/regulator-pm6350-l21";
		L22A = "/soc/rsc@18200000/rpmh-regulator-ldoa22/regulator-pm6350-l22";
		pm6350_l22 = "/soc/rsc@18200000/rpmh-regulator-ldoa22/regulator-pm6350-l22";
		VDD_CX_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm6150a-s1-level";
		S1E_LEVEL = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm6150a-s1-level";
		pm6150a_s1_level = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm6150a-s1-level";
		VDD_CX_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm6150a-s1-level-ao";
		S1E_LEVEL_AO = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm6150a-s1-level-ao";
		pm6150a_s1_level_ao = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-pm6150a-s1-level-ao";
		cx_cdev = "/soc/rsc@18200000/rpmh-regulator-cxlvl/regulator-cdev";
		VDD_MSS_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm6150a-s6-level";
		S6E_LEVEL = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm6150a-s6-level";
		pm6150a_s6_level = "/soc/rsc@18200000/rpmh-regulator-msslvl/regulator-pm6150a-s6-level";
		S8E = "/soc/rsc@18200000/rpmh-regulator-smpe8/regulator-pm6150a-s8";
		pm6150a_s8 = "/soc/rsc@18200000/rpmh-regulator-smpe8/regulator-pm6150a-s8";
		L1E = "/soc/rsc@18200000/rpmh-regulator-ldoe1/regulator-pm6150a-l1";
		pm6150a_l1 = "/soc/rsc@18200000/rpmh-regulator-ldoe1/regulator-pm6150a-l1";
		L2E = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pm6150a-l2";
		pm6150a_l2 = "/soc/rsc@18200000/rpmh-regulator-ldoe2/regulator-pm6150a-l2";
		L3E = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pm6150a-l3";
		pm6150a_l3 = "/soc/rsc@18200000/rpmh-regulator-ldoe3/regulator-pm6150a-l3";
		L4E = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pm6150a-l4";
		pm6150a_l4 = "/soc/rsc@18200000/rpmh-regulator-ldoe4/regulator-pm6150a-l4";
		L5E = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pm6150a-l5";
		pm6150a_l5 = "/soc/rsc@18200000/rpmh-regulator-ldoe5/regulator-pm6150a-l5";
		L6E = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pm6150a-l6";
		pm6150a_l6 = "/soc/rsc@18200000/rpmh-regulator-ldoe6/regulator-pm6150a-l6";
		L7E = "/soc/rsc@18200000/rpmh-regulator-ldoe7/regulator-pm6150a-l7";
		pm6150a_l7 = "/soc/rsc@18200000/rpmh-regulator-ldoe7/regulator-pm6150a-l7";
		L8E = "/soc/rsc@18200000/rpmh-regulator-ldoe8/regulator-pm6150a-l8";
		pm6150a_l8 = "/soc/rsc@18200000/rpmh-regulator-ldoe8/regulator-pm6150a-l8";
		L9E = "/soc/rsc@18200000/rpmh-regulator-ldoe9/regulator-pm6150a-l9";
		pm6150a_l9 = "/soc/rsc@18200000/rpmh-regulator-ldoe9/regulator-pm6150a-l9";
		L10E = "/soc/rsc@18200000/rpmh-regulator-ldoe10/regulator-pm6150a-l10";
		pm6150a_l10 = "/soc/rsc@18200000/rpmh-regulator-ldoe10/regulator-pm6150a-l10";
		L11E = "/soc/rsc@18200000/rpmh-regulator-ldoe11/regulator-pm6150a-l11";
		pm6150a_l11 = "/soc/rsc@18200000/rpmh-regulator-ldoe11/regulator-pm6150a-l11";
		BOB = "/soc/rsc@18200000/rpmh-regulator-bobe1/regulator-pm6150a-bob";
		pm6150a_bob = "/soc/rsc@18200000/rpmh-regulator-bobe1/regulator-pm6150a-bob";
		BOB_AO = "/soc/rsc@18200000/rpmh-regulator-bobe1/regulator-pm6150a-bob-ao";
		pm6150a_bob_ao = "/soc/rsc@18200000/rpmh-regulator-bobe1/regulator-pm6150a-bob-ao";
		disp_rsc = "/soc/rsc@af20000";
		cpu_pmu = "/soc/cpu-pmu";
		msm_imem = "/soc/qcom,msm-imem@146aa000";
		dcc = "/soc/dcc_v2@109f000";
		qcom_seecom = "/soc/qseecom@c1700000";
		qcom_smcinvoke = "/soc/smcinvoke@c1700000";
		qcom_rng = "/soc/qrng@793000";
		qcom_tzlog = "/soc/tz-log@146aa720";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		wdog = "/soc/qcom,wdt@17c10000";
		pil_modem = "/soc/qcom,mss@4080000";
		thermal_zones = "/soc/thermal-zones";
		pm6350_trip0 = "/soc/thermal-zones/pm6350_tz/trips/trip0";
		pm6350_trip1 = "/soc/thermal-zones/pm6350_tz/trips/trip1";
		pm6350_trip2 = "/soc/thermal-zones/pm6350_tz/trips/trip2";
		pm7250b_temp_alarm = "/soc/thermal-zones/pm7250b-tz";
		pm7250b_trip0 = "/soc/thermal-zones/pm7250b-tz/trips/trip0";
		pm7250b_trip1 = "/soc/thermal-zones/pm7250b-tz/trips/trip1";
		ibat_lvl0 = "/soc/thermal-zones/pm7250b-ibat-lvl0/trips/ibat-lvl0";
		ibat_lvl1 = "/soc/thermal-zones/pm7250b-ibat-lvl1/trips/ibat-lvl1";
		vbat_lvl0 = "/soc/thermal-zones/pm7250b-vbat-lvl0/trips/vbat-lvl0";
		vbat_lvl1 = "/soc/thermal-zones/pm7250b-vbat-lvl1/trips/vbat-lvl1";
		vbat_lvl2 = "/soc/thermal-zones/pm7250b-vbat-lvl2/trips/vbat-lvl2";
		b_bcl_lvl0 = "/soc/thermal-zones/pm7250b-bcl-lvl0/trips/b-bcl-lvl0";
		b_bcl_lvl1 = "/soc/thermal-zones/pm7250b-bcl-lvl1/trips/b-bcl-lvl1";
		b_bcl_lvl2 = "/soc/thermal-zones/pm7250b-bcl-lvl2/trips/b-bcl-lvl2";
		soc_trip = "/soc/thermal-zones/soc/trips/soc-trip";
		pm6150l_temp_alarm = "/soc/thermal-zones/pm6150l-tz";
		pm6150l_trip0 = "/soc/thermal-zones/pm6150l-tz/trips/trip0";
		pm6150l_trip1 = "/soc/thermal-zones/pm6150l-tz/trips/trip1";
		vph_lvl0 = "/soc/thermal-zones/pm6150l-vph-lvl0/trips/vph-lvl0";
		vph_lvl1 = "/soc/thermal-zones/pm6150l-vph-lvl1/trips/vph-lvl1";
		vph_lvl2 = "/soc/thermal-zones/pm6150l-vph-lvl2/trips/vph-lvl2";
		l_bcl_lvl0 = "/soc/thermal-zones/pm6150l-bcl-lvl0/trips/l-bcl-lvl0";
		l_bcl_lvl1 = "/soc/thermal-zones/pm6150l-bcl-lvl1/trips/l-bcl-lvl1";
		l_bcl_lvl2 = "/soc/thermal-zones/pm6150l-bcl-lvl2/trips/l-bcl-lvl2";
		gpu_trip0 = "/soc/thermal-zones/gpuss-max-step/trips/gpu-trip0";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu04_config = "/soc/thermal-zones/cpu-0-4-step/trips/cpu04-config";
		cpu05_config = "/soc/thermal-zones/cpu-0-5-step/trips/cpu05-config";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		cxip_trip = "/soc/thermal-zones/q6-hvx-step/trips/cxip-trip";
		q6_hvx_trip0 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip0";
		q6_hvx_trip1 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip1";
		npu_trip0 = "/soc/thermal-zones/npu-step/trips/npu-trip0";
		min_temp_0_lowf = "/soc/thermal-zones/min-temp-0-lowf/trips/active-config0";
		min_temp_0_lowc = "/soc/thermal-zones/min-temp-0-lowc/trips/active-config0";
		min_temp_1_lowf = "/soc/thermal-zones/min-temp-1-lowf/trips/active-config0";
		min_temp_1_lowc = "/soc/thermal-zones/min-temp-1-lowc/trips/active-config0";
		modem_skin_trip0 = "/soc/thermal-zones/quiet-therm-step/trips/modem-skin-trip0";
		modem_skin_trip1 = "/soc/thermal-zones/quiet-therm-step/trips/modem-skin-trip1";
		skin_batt_trip0 = "/soc/thermal-zones/quiet-therm-step/trips/batt-skin-trip0";
		modem_skin_trip2 = "/soc/thermal-zones/quiet-therm-step/trips/modem-skin-trip2";
		gold_trip = "/soc/thermal-zones/quiet-therm-step/trips/gold-trip";
		skin_batt_modem_trip = "/soc/thermal-zones/quiet-therm-step/trips/batt-modem-skin-trip";
		skin_batt_trip2 = "/soc/thermal-zones/quiet-therm-step/trips/batt-skin-trip2";
		gpu_skin_trip = "/soc/thermal-zones/quiet-therm-step/trips/gpu-skin-trip";
		skin_batt_trip3 = "/soc/thermal-zones/quiet-therm-step/trips/batt-skin-trip3";
		silver_trip = "/soc/thermal-zones/quiet-therm-step/trips/silver-trip";
		skin_batt_trip4 = "/soc/thermal-zones/quiet-therm-step/trips/batt-skin-trip4";
		cx_emer_trip = "/soc/thermal-zones/quiet-therm-step/trips/cx-emer-trip";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		spmi_bus = "/soc/qcom,spmi@c440000";
		pm6350_revid = "/soc/qcom,spmi@c440000/qcom,pm6350@0/qcom,revid@100";
		pm6350_tz = "/soc/qcom,spmi@c440000/qcom,pm6350@0/qcom,temp-alarm@2400";
		pm6350_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6350@0/clock-controller@5b00";
		pm6350_gpios = "/soc/qcom,spmi@c440000/qcom,pm6350@0/pinctrl@c000";
		pm6350_pwm = "/soc/qcom,spmi@c440000/qcom,pm6350@1/qcom,pwms@6000";
		pm7250b_revid = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/qcom,revid@100";
		pm7250b_charger = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/qcom,qpnp-smb5";
		smb5_vbus = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/qcom,qpnp-smb5/qcom,smb5-vbus";
		smb5_vconn = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/qcom,qpnp-smb5/qcom,smb5-vconn";
		pm7250b_pdphy = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/qcom,usb-pdphy@1700";
		pm7250b_tz = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/qcom,temp-alarm@2400";
		pm7250b_qg = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/qpnp,qg";
		pm7250b_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/clock-controller@5b00";
		pm7250b_gpios = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/pinctrl@c000";
		pm7250b_vadc = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/vadc@3100";
		pm7250b_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/adc_tm@3500";
		pm7250b_bcl = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/bcl@1d00";
		bcl_soc = "/soc/qcom,spmi@c440000/qcom,pm7250b@2/bcl-soc";
		pm7250b_vib = "/soc/qcom,spmi@c440000/qcom,pm7250b@3/qcom,vibrator@5300";
		pm6150l_revid = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/qcom,revid@100";
		pm6150l_tz = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/qcom,temp-alarm@2400";
		pm6150l_bcl = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/bcl@3d00";
		pm6150l_vadc = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/vadc@3100";
		pm6150l_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/adc_tm@3500";
		pm6150l_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/clock-controller@5b00";
		pm6150l_gpios = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000";
		rfc_cam_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/rfc_cam_therm/rfc_cam_therm_default";
		rear_cam_flash_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/rear_cam_flash_therm/rear_cam_flash_therm_default";
		quiet_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/quiet_therm/quiet_therm_default";
		pm6150l_adc_tm_iio = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/adc_tm@3400";
		pm6150l_pwm_1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,pwms@bc00";
		pm6150l_lcdb = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00";
		lcdb_ldo_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/ldo";
		lcdb_ncp_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/ncp";
		lcdb_bst_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/bst";
		flash_led = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300";
		pm6150l_flash0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_0";
		pm6150l_flash1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_1";
		pm6150l_flash2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_2";
		pm6150l_torch0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_0";
		pm6150l_torch1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_1";
		pm6150l_torch2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_2";
		pm6150l_switch0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_0";
		pm6150l_switch1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_1";
		pm6150l_switch2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_2";
		pm6150l_wled = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800";
		wled_flash = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-flash";
		wled_torch = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-torch";
		wled_switch = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-switch";
		pm6150l_lpg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,pwms@b100";
		pm6150l_rgb_led = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d000";
		pm6150a_amoled = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled";
		oledb_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/oledb@e000";
		ab_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/ab@de00";
		ibb_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/ibb@dc00";
		pmk8350_revid = "/soc/qcom,spmi@c440000/qcom,pmk8350@6/qcom,revid@100";
		pmk8350_vadc = "/soc/qcom,spmi@c440000/qcom,pmk8350@6/vadc@3100";
		pmk8350_adc_tm = "/soc/qcom,spmi@c440000/qcom,pmk8350@6/adc_tm@3400";
		pmk8350_rtc = "/soc/qcom,spmi@c440000/qcom,pmk8350@6/rtc@6100";
		pmk8350_gpios = "/soc/qcom,spmi@c440000/qcom,pmk8350@6/pinctrl@b000";
		xo_board = "/soc/clocks/xo-board";
		sleep_clk = "/soc/clocks/sleep-clk";
		aopcc = "/soc/qcom,aopcc";
		gcc = "/soc/qcom,gcc@100000";
		camcc = "/soc/qcom,camcc@ad00000";
		dispcc = "/soc/qcom,dispcc@af00000";
		gpucc = "/soc/qcom,gpucc@3d90000";
		npucc = "/soc/qcom,npucc@9980000";
		videocc = "/soc/qcom,videocc@aaf0000";
		cpucc = "/soc/syscon@182a0018";
		mccc = "/soc/syscon@90b0000";
		debugcc = "/soc/qcom,cc-debug";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu4_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu4-isolate";
		cpu5_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu5-isolate";
		cpu6_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu6-isolate";
		cpu7_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu7-isolate";
		lmh_dcvs0 = "/soc/qcom,cpufreq-hw/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpufreq-hw/qcom,limits-dcvs@18350800";
		cpu0_l3 = "/soc/qcom,devfreq-l3/qcom,cpu0-cpu-l3-lat";
		cpu6_l3 = "/soc/qcom,devfreq-l3/qcom,cpu6-cpu-l3-lat";
		cdsp_l3 = "/soc/qcom,devfreq-l3/qcom,cdsp-cdsp-l3-lat";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock";
		smem = "/soc/qcom,smem";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		glink_npu = "/soc/qcom,glink/npu";
		mpss_smp2p_out = "/soc/qcom,smp2p-mpss/master-kernel";
		mpss_smp2p_in = "/soc/qcom,smp2p-mpss/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-mpss/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-mpss/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-mpss/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		npu_smp2p_out = "/soc/qcom,smp2p-npu/master-kernel";
		npu_smp2p_in = "/soc/qcom,smp2p-npu/slave-kernel";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		cx_ipeak_lm = "/soc/cx_ipeak@1fed000";
		eud = "/soc/qcom,msm-eud@88e0000";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		suspendable_llcc_bw_opp_table = "/soc/suspendable-llcc-bw-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		npu_npu_llcc_bw = "/soc/qcom,npu-npu-llcc-bw";
		npu_npu_llcc_bwmon = "/soc/qcom,npu-npu-llcc-bwmon@9960300";
		npu_llcc_ddr_bw = "/soc/qcom,npu-llcc-ddr-bw";
		npu_llcc_ddr_bwmon = "/soc/qcom,npu-llcc-ddr-bwmon@90CE000";
		npudsp_npu_ddr_bw = "/soc/qcom,npudsp-npu-ddr-bw";
		npudsp_npu_ddr_bwmon = "/soc/qcom,npudsp-npu-ddr-bwmon@70200";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_memlat_cpugrp = "/soc/qcom,cpu0-cpugrp";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-l3-latmon";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-llcc-latmon";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-llcc-ddr-latmon";
		cpu0_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-computemon";
		cpu6_cpu_llcc_lat = "/soc/qcom,cpu6-cpu-llcc-lat";
		cpu6_llcc_ddr_lat = "/soc/qcom,cpu6-llcc-ddr-lat";
		cpu6_cpu_ddr_latfloor = "/soc/qcom,cpu6-cpu-ddr-latfloor";
		cpu6_memlat_cpugrp = "/soc/qcom,cpu6-cpugrp";
		cpu6_cpu_l3_latmon = "/soc/qcom,cpu6-cpugrp/qcom,cpu6-cpu-l3-latmon";
		cpu6_cpu_llcc_latmon = "/soc/qcom,cpu6-cpugrp/qcom,cpu6-cpu-llcc-latmon";
		cpu6_llcc_ddr_latmon = "/soc/qcom,cpu6-cpugrp/qcom,cpu6-llcc-ddr-latmon";
		cpu6_computemon = "/soc/qcom,cpu6-cpugrp/qcom,cpu6-computemon";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		sdhc_1 = "/soc/sdhci@7c4000";
		sdhc_2 = "/soc/sdhci@8804000";
		icnss = "/soc/qcom,icnss@18800000";
		qfprom = "/soc/qfprom@780000";
		gpu_speed_bin = "/soc/qfprom@780000/gpu_speed_bin@6015";
		feat_conf8 = "/soc/qfprom@780000/feat_conf8@6024";
		gpu_gaming_bin = "/soc/qfprom@780000/gpu_gaming_bin@6026";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@13a004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@11a004";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@1b7040";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@1b7044";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@ad06004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@ad09004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@ad0a004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@ad0b004";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@ad07004";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@ad14004";
		mdss_core_gdsc = "/soc/qcom,gdsc@af01004";
		gpu_gx_domain_addr = "/soc/syscon@3d91508";
		gpu_gx_sw_reset = "/soc/syscon@3d91008";
		gpu_cx_hw_ctrl = "/soc/syscon@3d91540";
		gpu_cx_gdsc = "/soc/qcom,gdsc@3d9106c";
		gpu_gx_gdsc = "/soc/qcom,gdsc@3d9100c";
		npu_cc_core_gdsc = "/soc/qcom,gdsc@9981004";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf3004";
		video_cc_mvsc_gdsc = "/soc/qcom,gdsc@aaf2004";
		usb0 = "/soc/ssusb@a600000";
		usb_nop_phy = "/soc/usb_nop_phy";
		qusb_phy0 = "/soc/qusb@88e3000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		gpubw = "/soc/qcom,gpubw";
		gpu_opp_table = "/soc/gpu-opp-table";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3d40000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3d40000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3d40000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@3d6a000";
		gmu_user = "/soc/qcom,gmu@3d6a000/gmu_user";
		gmu_kernel = "/soc/qcom,gmu@3d6a000/gmu_kernel";
		msm_npu = "/soc/qcom,msm_npu@9800000";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_csiphy2 = "/soc/qcom,csiphy2";
		cam_csiphy3 = "/soc/qcom,csiphy3";
		cam_cci0 = "/soc/qcom,cci0";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		cam_cci1 = "/soc/qcom,cci1";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1/qcom,i2c_fast_plus_mode";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_csid2 = "/soc/qcom,csid2@acc1000";
		cam_vfe2 = "/soc/qcom,vfe2@acbd000";
		cam_csid_lite = "/soc/qcom,csid-lite@acc8000";
		cam_vfe_lite = "/soc/qcom,vfe-lite@acc4000";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_bps = "/soc/qcom,bps";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_jpeg_dma = "/soc/qcom,jpegdma@0xac52000";
		cam_lrme = "/soc/qcom,lrme@ac6b000";
		level3_rt0_wr_sum = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level3-nodes/level3-rt0-wr-sum";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level2_rt0_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level2-nodes/level2-rt0-wr";
		level2_nrt0_rd_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level2-nodes/level2-nrt0-rd-wr";
		level2_nrt1_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level2-nodes/level2-nrt1-rd";
		level1_rt0_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-rt0-wr";
		level1_rt1_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-rt1-wr";
		level1_nrt0_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-nrt0-wr";
		level1_nrt0_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level1-nodes/level1-nrt0-rd";
		ife0_rdi_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife0-rdi-all-wr";
		ife1_rdi_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife1-rdi-all-wr";
		ife2_rdi_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife2-rdi-all-wr";
		ife3_rdi_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife3-rdi-all-wr";
		ife0_pixelall_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife0-pixelall-wr";
		ife1_pixelall_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife1-pixelall-wr";
		ife2_pixelall_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ife2-pixelall-wr";
		bps0_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/bps0-all-wr";
		bps0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/bps0-all-rd";
		ipe0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ipe0-all-rd";
		ipe0_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		lrme0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/lrme0-all-rd";
		lrme0_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/lrme0-all-wr";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		jpeg0_all_wr = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/jpeg0-all-wr";
		jpeg0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/jpeg0-all-rd";
		icp0_all_rd = "/soc/qcom,cam-cpas@ac40000/camera-bus-nodes/level0-nodes/icp0-all-rd";
		kgsl_smmu = "/soc/arm,smmu-kgsl@3d40000";
		apps_smmu = "/soc/apps-smmu@15000000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@15185000";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@15189000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@15000000/mnoc_hf_0_tbu@1518d000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@15000000/mnoc_sf_0_tbu@15191000";
		adsp_tbu = "/soc/apps-smmu@15000000/adsp_tbu@15195000";
		compute_dsp_0_tbu = "/soc/apps-smmu@15000000/compute_dsp_0_tbu@15199000";
		pcie_tbu = "/soc/apps-smmu@15000000/pcie_tbu@1519d000";
		tlmm = "/soc/pinctrl@f100000";
		trigout_a = "/soc/pinctrl@f100000/trigout_a";
		ufs_dev_reset_assert = "/soc/pinctrl@f100000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@f100000/ufs_dev_reset_deassert";
		qupv3_se7_2uart_pins = "/soc/pinctrl@f100000/qupv3_se7_2uart_pins";
		qupv3_se7_2uart_active = "/soc/pinctrl@f100000/qupv3_se7_2uart_pins/qupv3_se7_2uart_active";
		qupv3_se7_2uart_sleep = "/soc/pinctrl@f100000/qupv3_se7_2uart_pins/qupv3_se7_2uart_sleep";
		qupv3_se9_2uart_pins = "/soc/pinctrl@f100000/qupv3_se9_2uart_pins";
		qupv3_se9_2uart_active = "/soc/pinctrl@f100000/qupv3_se9_2uart_pins/qupv3_se9_2uart_active";
		qupv3_se9_2uart_sleep = "/soc/pinctrl@f100000/qupv3_se9_2uart_pins/qupv3_se9_2uart_sleep";
		qupv3_se1_4uart_pins = "/soc/pinctrl@f100000/qupv3_se1_4uart_pins";
		qupv3_se1_default_ctsrtsrx = "/soc/pinctrl@f100000/qupv3_se1_4uart_pins/qupv3_se1_default_ctsrtsrx";
		qupv3_se1_default_tx = "/soc/pinctrl@f100000/qupv3_se1_4uart_pins/qupv3_se1_default_tx";
		qupv3_se1_ctsrx = "/soc/pinctrl@f100000/qupv3_se1_4uart_pins/qupv3_se1_ctsrx";
		qupv3_se1_rts = "/soc/pinctrl@f100000/qupv3_se1_4uart_pins/qupv3_se1_rts";
		qupv3_se1_tx = "/soc/pinctrl@f100000/qupv3_se1_4uart_pins/qupv3_se1_tx";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f100000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@f100000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f100000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@f100000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f100000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@f100000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f100000/nfc/nfc_enable_suspend";
		nfc_clk_req_active = "/soc/pinctrl@f100000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@f100000/nfc/nfc_clk_req_suspend";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f100000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@f100000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f100000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f100000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@f100000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f100000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@f100000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@f100000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@f100000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f100000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@f100000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f100000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f100000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@f100000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f100000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@f100000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@f100000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f100000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@f100000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@f100000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f100000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@f100000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@f100000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f100000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f100000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f100000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f100000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@f100000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd938x_reset_active = "/soc/pinctrl@f100000/wcd938x_reset_active";
		wcd938x_reset_sleep = "/soc/pinctrl@f100000/wcd938x_reset_sleep";
		sdc1_clk_on = "/soc/pinctrl@f100000/sdc1_clk_on";
		sdc1_clk_off = "/soc/pinctrl@f100000/sdc1_clk_off";
		sdc1_cmd_on = "/soc/pinctrl@f100000/sdc1_cmd_on";
		sdc1_cmd_off = "/soc/pinctrl@f100000/sdc1_cmd_off";
		sdc1_data_on = "/soc/pinctrl@f100000/sdc1_data_on";
		sdc1_data_off = "/soc/pinctrl@f100000/sdc1_data_off";
		sdc1_rclk_on = "/soc/pinctrl@f100000/sdc1_rclk_on";
		sdc1_rclk_off = "/soc/pinctrl@f100000/sdc1_rclk_off";
		sdc2_clk_on = "/soc/pinctrl@f100000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@f100000/sdc2_clk_off";
		sdc2_cmd_on = "/soc/pinctrl@f100000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@f100000/sdc2_cmd_off";
		sdc2_data_on = "/soc/pinctrl@f100000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@f100000/sdc2_data_off";
		sdc2_cd_on = "/soc/pinctrl@f100000/cd_on";
		sdc2_cd_off = "/soc/pinctrl@f100000/cd_off";
		pm8008_interrupt = "/soc/pinctrl@f100000/pm8008_interrupt";
		pm8008_active = "/soc/pinctrl@f100000/pm8008_active";
		cci0_active = "/soc/pinctrl@f100000/cci0_active";
		cci0_suspend = "/soc/pinctrl@f100000/cci0_suspend";
		cci1_active = "/soc/pinctrl@f100000/cci1_active";
		cci1_suspend = "/soc/pinctrl@f100000/cci1_suspend";
		cci2_active = "/soc/pinctrl@f100000/cci2_active";
		cci2_suspend = "/soc/pinctrl@f100000/cci2_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@f100000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f100000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f100000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f100000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f100000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f100000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f100000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f100000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f100000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f100000/cam_sensor_mclk4_suspend";
		cam_sensor_active_rear = "/soc/pinctrl@f100000/cam_sensor_active_rear";
		cam_sensor_suspend_rear = "/soc/pinctrl@f100000/cam_sensor_suspend_rear";
		cam_sensor_active_rear_aux = "/soc/pinctrl@f100000/cam_sensor_active_rear_aux";
		cam_sensor_suspend_rear_aux = "/soc/pinctrl@f100000/cam_sensor_suspend_rear_aux";
		cam_sensor_active_rear_aux2 = "/soc/pinctrl@f100000/cam_sensor_active_rear_aux2";
		cam_sensor_suspend_rear_aux2 = "/soc/pinctrl@f100000/cam_sensor_suspend_rear_aux2";
		cam_sensor_active_front = "/soc/pinctrl@f100000/cam_sensor_active_front";
		cam_sensor_suspend_front = "/soc/pinctrl@f100000/cam_sensor_suspend_front";
		sde_te_active = "/soc/pinctrl@f100000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@f100000/pmx_sde_te/sde_te_suspend";
		ts_active = "/soc/pinctrl@f100000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@f100000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@f100000/pmx_ts_reset_suspend/ts_reset_suspend";
		pmx_ts_release = "/soc/pinctrl@f100000/pmx_ts_release/pmx_ts_release";
		refgen = "/soc/refgen-regulator@88e7000";
		audio_etm0 = "/soc/audio_etm0";
		audio_etm0_out_funnel_swao = "/soc/audio_etm0/port/endpoint";
		tpdm_swao_0 = "/soc/tpdm@6b09000";
		tpdm_swao_0_out_tpda_swao0 = "/soc/tpdm@6b09000/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@6b0a000";
		tpdm_swao_1_out_tpda_swao1 = "/soc/tpdm@6b0a000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6834000";
		tpdm_vsense_out_tpda_dl_center11 = "/soc/tpdm@6834000/port/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda24 = "/soc/tpdm@6870000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda25 = "/soc/tpdm@684c000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda27 = "/soc/tpdm@6850000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda_dl_center13 = "/soc/tpdm@69d0000/port/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_out_tpda0 = "/soc/tpdm@6844000/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm@6b26000";
		tpdm_lpass_lpi_out_funnel_swao = "/soc/tpdm@6b26000/port/endpoint";
		tpdm_npu = "/soc/tpdm@6c47000";
		tpdm_npu_out_funnel_npu = "/soc/tpdm@6c47000/port/endpoint";
		npu_etm0 = "/soc/npu_etm0";
		npu_etm0_out_funnel_npu = "/soc/npu_etm0/port/endpoint";
		tpdm_mdss = "/soc/tpdm@6c60000";
		tpdm_mdss_out_funnel_dl_north = "/soc/tpdm@6c60000/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		tpdm_dl_north_out_funnel_dl_north = "/soc/tpdm@6ac0000/port/endpoint";
		tpdm_dlct = "/soc/tpdm@6c28000";
		tpdm_dlct0_0_out_funnel_dlct0 = "/soc/tpdm@6c28000/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@6c29000";
		tpdm_dlct0_1_out_funnel_dlct0 = "/soc/tpdm@6c29000/port/endpoint";
		tpdm_dlct2 = "/soc/tpdm@6c08000";
		tpdm_dlct2_out_funnel_dlct2 = "/soc/tpdm@6c08000/port/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		tpdm_gpu = "/soc/tpdm@6940000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@6940000/port/endpoint";
		tpdm_ddr = "/soc/tpdm@6f80000";
		tpdm_ddr_out_funnel_ddr0 = "/soc/tpdm@6f80000/port/endpoint";
		tpdm_turing = "/soc/tpdm@6980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6980000/port/endpoint";
		tpdm_turing_llm = "/soc/tpdm@6981000";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm@6981000/port/endpoint";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing = "/soc/turing_etm0/port/endpoint";
		tpdm_wcss = "/soc/tpdm@69a4000";
		tpdm_wcss_out_funnel_in1 = "/soc/tpdm@69a4000/port/endpoint";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc0 = "/soc/tpdm@7830000/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver0 = "/soc/tpdm@78a0000/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold0 = "/soc/tpdm@78b0000/port/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss0 = "/soc/tpdm@7860000/port/endpoint";
		tpdm_modem0 = "/soc/tpdm@6800000";
		tpdm_modem0_out_tpda_modem0 = "/soc/tpdm@6800000/port/endpoint";
		tpdm_modem1 = "/soc/tpdm@6801000";
		tpdm_modem1_out_tpda_modem1 = "/soc/tpdm@6801000/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@680c000";
		funnel_modem_q6_out_funnel_mq6_dup = "/soc/funnel@680c000/ports/port@0/endpoint";
		funnel_modem_q6_in_modem_etm0 = "/soc/funnel@680c000/ports/port@1/endpoint";
		funnel_mq6_dup = "/soc/funnel_1@680c000";
		funnel_mq6_dup_out_funnel_modem = "/soc/funnel_1@680c000/ports/port@0/endpoint";
		funnel_mq6_dup_in_funnel_modem_q6 = "/soc/funnel_1@680c000/ports/port@1/endpoint";
		funnel_mq6_dup_in_modem_diag = "/soc/funnel_1@680c000/ports/port@2/endpoint";
		modem_diag = "/soc/dummy_source";
		modem_diag_out_funnel_mq6_dup = "/soc/dummy_source/port/endpoint";
		modem_etm0 = "/soc/modem_etm0";
		modem_etm0_out_funnel_modem_q6 = "/soc/modem_etm0/port/endpoint";
		modem2_etm0 = "/soc/modem2_etm0";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/port/endpoint";
		funnel_npu = "/soc/funnel@6c44000";
		funnel_npu_out_funnel_dlct0 = "/soc/funnel@6c44000/ports/port@0/endpoint";
		funnel_npu_in_tpdm_npu = "/soc/funnel@6c44000/ports/port@1/endpoint";
		funnel_npu_in_npu_etm0 = "/soc/funnel@6c44000/ports/port@2/endpoint";
		tpda_modem = "/soc/tpda@6803000";
		tpda_modem_out_funnel_modem = "/soc/tpda@6803000/ports/port@0/endpoint";
		tpda_modem0_in_tpdm_modem0 = "/soc/tpda@6803000/ports/port@1/endpoint";
		tpda_modem1_in_tpdm_modem1 = "/soc/tpda@6803000/ports/port@2/endpoint";
		funnel_modem = "/soc/funnel@6804000";
		funnel_modem_out_funnel_in1 = "/soc/funnel@6804000/ports/port@0/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@6804000/ports/port@1/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@6804000/ports/port@2/endpoint";
		funnel_modem_in_funnel_mq6_dup = "/soc/funnel@6804000/ports/port@3/endpoint";
		funnel_dl_north = "/soc/funnel@6ac5000";
		funnel_dl_north_out_funnel_dlct0 = "/soc/funnel@6ac5000/ports/port@0/endpoint";
		funnel_dl_north_in_tpdm_mdss = "/soc/funnel@6ac5000/ports/port@1/endpoint";
		funnel_dl_north_in_tpdm_dl_north = "/soc/funnel@6ac5000/ports/port@2/endpoint";
		funnel_dlct0 = "/soc/funnel@6c2d000";
		funnel_dlct0_out_tpda13 = "/soc/funnel@6c2d000/ports/port@0/endpoint";
		funnel_dlct0_out_funnel_qatb4 = "/soc/funnel@6c2d000/ports/port@1/endpoint";
		funnel_dlct0_out_tpda16 = "/soc/funnel@6c2d000/ports/port@2/endpoint";
		funnel_dlct0_out_tpda17 = "/soc/funnel@6c2d000/ports/port@3/endpoint";
		funnel_dlct0_out_tpda21 = "/soc/funnel@6c2d000/ports/port@4/endpoint";
		funnel_dlct0_out_tpda22 = "/soc/funnel@6c2d000/ports/port@5/endpoint";
		funnel_dlct0_in_funnel_npu = "/soc/funnel@6c2d000/ports/port@6/endpoint";
		funnel_dlct0_in_funnel_dl_north = "/soc/funnel@6c2d000/ports/port@7/endpoint";
		funnel_dlct0_in_tpdm_dlct0_0 = "/soc/funnel@6c2d000/ports/port@8/endpoint";
		funnel_dlct0_in_tpdm_dlct0_1 = "/soc/funnel@6c2d000/ports/port@9/endpoint";
		funnel_gpu = "/soc/funnel@6944000";
		funnel_gpu_out_tpda_dl_center0 = "/soc/funnel@6944000/ports/port@0/endpoint";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@6944000/ports/port@1/endpoint";
		funnel_ddr0 = "/soc/funnel@6f85000";
		funnel_ddr0_out_tpda_dl_center3 = "/soc/funnel@6f85000/ports/port@0/endpoint";
		funnel_ddr0_in_tpdm_ddr = "/soc/funnel@6f85000/ports/port@1/endpoint";
		funnel_turing = "/soc/funnel@6983000";
		funnel_turing_out_tpda_dl_center5 = "/soc/funnel@6983000/ports/port@0/endpoint";
		funnel_turing_out_tpda_dl_center6 = "/soc/funnel@6983000/ports/port@1/endpoint";
		funnel_turing_out_funnel_dlct1 = "/soc/funnel@6983000/ports/port@2/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6983000/ports/port@3/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@6983000/ports/port@4/endpoint";
		funnel_turing_in_turing_etm0 = "/soc/funnel@6983000/ports/port@5/endpoint";
		tpda_dl_center = "/soc/tpda@6c38000";
		tpda_dl_center_out_funnel_dlct1 = "/soc/tpda@6c38000/ports/port@0/endpoint";
		tpda_dl_center11_in_tpdm_vsense = "/soc/tpda@6c38000/ports/port@1/endpoint";
		tpda_dl_center13_in_tpdm_qm = "/soc/tpda@6c38000/ports/port@2/endpoint";
		tpda_dl_center0_in_funnel_gpu = "/soc/tpda@6c38000/ports/port@3/endpoint";
		tpda_dl_center3_in_funnel_ddr0 = "/soc/tpda@6c38000/ports/port@4/endpoint";
		tpda_dl_center5_in_funnel_turing = "/soc/tpda@6c38000/ports/port@5/endpoint";
		tpda_dl_center6_in_funnel_turing = "/soc/tpda@6c38000/ports/port@6/endpoint";
		funnel_dlct1 = "/soc/funnel@6c39000";
		funnel_dlct1_out_funnel_in1 = "/soc/funnel@6c39000/ports/port@0/endpoint";
		funnel_dlct1_in_tpda_dl_center = "/soc/funnel@6c39000/ports/port@1/endpoint";
		funnel_dlct1_in_funnel_turing = "/soc/funnel@6c39000/ports/port@2/endpoint";
		funnel_dlct2 = "/soc/funnel@6c0d000";
		funnel_dlct2_out_tpda2 = "/soc/funnel@6c0d000/ports/port@0/endpoint";
		funnel_dlct2_in_tpdm_dlct2 = "/soc/funnel@6c0d000/ports/port@1/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merge = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc_out_funnel_apss_merge = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_olc0_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_llm_silver_out_funnel_apss_merge = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_llm_silver0_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold_out_funnel_apss_merge = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_gold0_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss_out_funnel_apss_merge = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_apss0_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		funnel_apss_merge = "/soc/funnel@7810000";
		funnel_apss_merge_out_funnel_in1 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_merge_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merge_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merge_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merge_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merge_in_tpda_apss = "/soc/funnel@7810000/ports/port@5/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda24_in_tpdm_dcc = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda25_in_tpdm_prng = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda27_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda0_in_tpdm_lpass = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda13_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda16_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda17_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda21_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda22_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda2_in_funnel_dlct2 = "/soc/tpda@6004000/ports/port@10/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb4_in_funnel_dlct0 = "/soc/funnel@6005000/ports/port@2/endpoint";
		csr = "/soc/csr@6001000";
		swao_csr = "/soc/csr@6b0c000";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_out_funnel_merge = "/soc/funnel@6041000/ports/port@0/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/ports/port@2/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_out_funnel_merge = "/soc/funnel@6042000/ports/port@0/endpoint";
		funnel_in1_in_funnel_dlct1 = "/soc/funnel@6042000/ports/port@1/endpoint";
		funnel_in1_in_tpdm_wcss = "/soc/funnel@6042000/ports/port@2/endpoint";
		funnel_in1_in_funnel_apss_merge = "/soc/funnel@6042000/ports/port@3/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@6042000/ports/port@4/endpoint";
		funnel_merge = "/soc/funnel@6045000";
		funnel_merge_out_funnel_swao = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_merge_in_funnel_in1 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merge_in_funnel_in0 = "/soc/funnel@6045000/ports/port@2/endpoint";
		tpda_swao = "/soc/tpda@6b08000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b08000/ports/port@0/endpoint";
		tpda_swao0_in_tpdm_swao_0 = "/soc/tpda@6b08000/ports/port@1/endpoint";
		tpda_swao1_in_tpdm_swao_1 = "/soc/tpda@6b08000/ports/port@2/endpoint";
		funnel_swao = "/soc/funnel@6b04000";
		funnel_swao_out_tmc_etf = "/soc/funnel@6b04000/ports/port@0/endpoint";
		funnel_swao_in_audio_etm0 = "/soc/funnel@6b04000/ports/port@1/endpoint";
		funnel_swao_in_tpdm_lpass_lpi = "/soc/funnel@6b04000/ports/port@2/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b04000/ports/port@3/endpoint";
		funnel_swao_in_funnel_merge = "/soc/funnel@6b04000/ports/port@4/endpoint";
		tmc_etf = "/soc/tmc@6b05000";
		tmc_etf_out_replicator_swao = "/soc/tmc@6b05000/ports/port@0/endpoint";
		tmc_etf_in_funnel_swao = "/soc/tmc@6b05000/ports/port@1/endpoint";
		replicator_swao = "/soc/replicator@6b06000";
		replicator_swao_out_replicator_qdss = "/soc/replicator@6b06000/ports/port@0/endpoint";
		replicator_swao_in_tmc_etf = "/soc/replicator@6b06000/ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_qdss_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator_qdss_in_replicator_swao = "/soc/replicator@6046000/ports/port@1/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator_qdss = "/soc/tmc@6048000/ports/port@0/endpoint";
		cti_apss_cti0 = "/soc/cti@78e0000";
		cti_apss_cti1 = "/soc/cti@78f0000";
		cti_apss_cti2 = "/soc/cti@7900000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti_mss = "/soc/cti@680b000";
		cti_lpass_dl_cti = "/soc/cti@6845000";
		cti_gpu_isdb_cti = "/soc/cti@6941000";
		cti_gpu_cortex_m3 = "/soc/cti@6942000";
		cti_turing_dl_cti = "/soc/cti@6982000";
		cti_turing_q6_cti = "/soc/cti@698b000";
		cti_dl_north_cti0 = "/soc/cti@6ac1000";
		cti_dl_north_cti1 = "/soc/cti@6ac2000";
		cti_dl_north_cti2 = "/soc/cti@6ac3000";
		cti_dl_north_cti3 = "/soc/cti@6ac4000";
		cti_swao_cti0 = "/soc/cti@6b00000";
		cti_swao_cti1 = "/soc/cti@6b01000";
		cti_swao_cti2 = "/soc/cti@6b02000";
		cti_swao_cti3 = "/soc/cti@6b03000";
		cti_aop_m3 = "/soc/cti@6b0e000";
		cti_lpass_lpi_cti = "/soc/cti@6b21000";
		cti_lpass_q6_cti = "/soc/cti@6b2B000";
		cti_dlct2_cti0 = "/soc/cti@6c09000";
		cti_dlct2_cti1 = "/soc/cti@6c0a000";
		cti_dlct2_cti2 = "/soc/cti@6c0b000";
		cti_dlct2_cti3 = "/soc/cti@6c0c000";
		cti_dlct0_cti0 = "/soc/cti@6c2a000";
		cti_dlct0_cti1 = "/soc/cti@6c2b000";
		cti_dlct0_cti2 = "/soc/cti@6c2c000";
		cti_npu_dl_cti_0 = "/soc/cti@6c42000";
		cti_npu_dl_cti_1 = "/soc/cti@6c43000";
		cti_npu_q6_cti = "/soc/cti@6c4b000";
		cti_sierra_a6_cti = "/soc/cti@6c13000";
		cti_mdss_dl_cti = "/soc/cti@6c61000";
		cti_ddr_dl_0_cti_0 = "/soc/cti@6f82000";
		cti_ddr_dl_0_cti_1 = "/soc/cti@6f83000";
		cti_ddr_dl_0_cti_2 = "/soc/cti@6f84000";
		cti_ddr_dl_1_cti_0 = "/soc/cti@6f90000";
		cti_ddr_dl_1_cti_1 = "/soc/cti@6f91000";
		cti_ddr_dl_1_cti_2 = "/soc/cti@6f92000";
		cti_olc = "/soc/cti@7831000";
		cti_dl_apss = "/soc/cti@7861000";
		ipcb_tgu = "/soc/tgu@6b0b000";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		gpi_dma0 = "/soc/qcom,gpi-dma@800000";
		qupv3_se0_i2c = "/soc/i2c@880000";
		qupv3_se0_spi = "/soc/spi@880000";
		qupv3_se1_4uart = "/soc/qcom,qup_uart@884000";
		qupv3_se2_i2c = "/soc/i2c@888000";
		qupv3_se2_spi = "/soc/spi@888000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@9c0000";
		gpi_dma1 = "/soc/qcom,gpi-dma@900000";
		qupv3_se6_i2c = "/soc/i2c@980000";
		qupv3_se6_spi = "/soc/spi@980000";
		qupv3_se7_2uart = "/soc/qcom,qup_uart@984000";
		qupv3_se7_i2c = "/soc/i2c@984000";
		qupv3_se8_i2c = "/soc/i2c@988000";
		qupv3_se9_2uart = "/soc/qcom,qup_uart@98c000";
		qupv3_se10_i2c = "/soc/i2c@990000";
		fsa4480 = "/soc/i2c@990000/fsa4480@42";
		pm8008_8 = "/soc/i2c@990000/qcom,pm8008@8";
		pm8008_chip = "/soc/i2c@990000/qcom,pm8008@8/qcom,pm8008-chip@900";
		PM8008_EN = "/soc/i2c@990000/qcom,pm8008@8/qcom,pm8008-chip@900/qcom,pm8008-chip-en";
		pm8008_gpios = "/soc/i2c@990000/qcom,pm8008@8/pinctrl@c000";
		pm8008_gpio1_active = "/soc/i2c@990000/qcom,pm8008@8/pinctrl@c000/pm8008_gpio1_active";
		pm8008_9 = "/soc/i2c@990000/qcom,pm8008@9";
		pm8008_regulators = "/soc/i2c@990000/qcom,pm8008@9/qcom,pm8008-regulator";
		L1P = "/soc/i2c@990000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l1@4000";
		L2P = "/soc/i2c@990000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l2@4100";
		L3P = "/soc/i2c@990000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l3@4200";
		L4P = "/soc/i2c@990000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l4@4300";
		L5P = "/soc/i2c@990000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l5@4400";
		L6P = "/soc/i2c@990000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l6@4400";
		L7P = "/soc/i2c@990000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l7@4400";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@3220000/tx_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@3200000/rx_swr_master";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@3240000/wsa_swr_master";
		lagoon_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_npu = "/soc/ipcc-self-ping-npu";
		msm_vidc0 = "/soc/qcom,vidc0";
		msm_vidc1 = "/soc/qcom,vidc1";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_cn1 = "/soc/ad-hoc-bus/bcm-cn1";
		bcm_co0 = "/soc/ad-hoc-bus/bcm-co0";
		bcm_co2 = "/soc/ad-hoc-bus/bcm-co2";
		bcm_co3 = "/soc/ad-hoc-bus/bcm-co3";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_mm3 = "/soc/ad-hoc-bus/bcm-mm3";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_sh4 = "/soc/ad-hoc-bus/bcm-sh4";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn5 = "/soc/ad-hoc-bus/bcm-sn5";
		bcm_sn6 = "/soc/ad-hoc-bus/bcm-sn6";
		bcm_sn10 = "/soc/ad-hoc-bus/bcm-sn10";
		bcm_acv_display = "/soc/ad-hoc-bus/bcm-acv_display";
		bcm_alc_display = "/soc/ad-hoc-bus/bcm-alc_display";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_clk_virt = "/soc/ad-hoc-bus/fab-clk_virt";
		fab_compute_noc = "/soc/ad-hoc-bus/fab-compute_noc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_npu_noc = "/soc/ad-hoc-bus/fab-npu_noc";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_qup_0 = "/soc/ad-hoc-bus/mas-qhm-qup-0";
		mas_xm_emmc = "/soc/ad-hoc-bus/mas-xm-emmc";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qup_1 = "/soc/ad-hoc-bus/mas-qhm-qup-1";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_icp_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-icp-uncomp";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_qup0_core_master = "/soc/ad-hoc-bus/mas-qup0-core-master";
		mas_qup1_core_master = "/soc/ad-hoc-bus/mas-qup1-core-master";
		mas_qnm_npu = "/soc/ad-hoc-bus/mas-qnm-npu";
		mas_qxm_npu_dsp = "/soc/ad-hoc-bus/mas-qxm-npu-dsp";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_qhm_cnoc_dc_noc = "/soc/ad-hoc-bus/mas-qhm-cnoc-dc-noc";
		mas_acm_apps = "/soc/ad-hoc-bus/mas-acm-apps";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qnm_cmpnoc = "/soc/ad-hoc-bus/mas-qnm-cmpnoc";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_qxm_gpu = "/soc/ad-hoc-bus/mas-qxm-gpu";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qnm_video0 = "/soc/ad-hoc-bus/mas-qnm-video0";
		mas_qnm_video_cvp = "/soc/ad-hoc-bus/mas-qnm-video-cvp";
		mas_qxm_camnoc_hf = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf";
		mas_qxm_camnoc_icp = "/soc/ad-hoc-bus/mas-qxm-camnoc-icp";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_amm_npu_sys = "/soc/ad-hoc-bus/mas-amm-npu-sys";
		mas_qhm_npu_cfg = "/soc/ad-hoc-bus/mas-qhm-npu-cfg";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_xm_gic = "/soc/ad-hoc-bus/mas-xm-gic";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_qup0_core_slave = "/soc/ad-hoc-bus/slv-qup0-core-slave";
		slv_qup1_core_slave = "/soc/ad-hoc-bus/slv-qup1-core-slave";
		slv_qns_cdsp_gemnoc = "/soc/ad-hoc-bus/slv-qns-cdsp-gemnoc";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_ahb2phy0 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy0";
		slv_qhs_ahb2phy2 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy2";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_boot_rom = "/soc/ad-hoc-bus/slv-qhs-boot-rom";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_camera_nrt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-nrt-thrott-cfg";
		slv_qhs_camera_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-rt-throttle-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_dcc_cfg = "/soc/ad-hoc-bus/slv-qhs-dcc-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_display_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-throttle-cfg";
		slv_qhs_emmc_cfg = "/soc/ad-hoc-bus/slv-qhs-emmc-cfg";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_mss_cfg = "/soc/ad-hoc-bus/slv-qhs-mss-cfg";
		slv_qhs_npu_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-cfg";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qm_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-cfg";
		slv_qhs_qm_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-mpu-cfg";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_qup1 = "/soc/ad-hoc-bus/slv-qhs-qup1";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_security = "/soc/ad-hoc-bus/slv-qhs-security";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-throttle-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_qhs_gemnoc = "/soc/ad-hoc-bus/slv-qhs-gemnoc";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_mcdma_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mcdma-ms-mpu-cfg";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_qns_mem_noc_sf = "/soc/ad-hoc-bus/slv-qns-mem-noc-sf";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_qhs_cal_dp0 = "/soc/ad-hoc-bus/slv-qhs-cal-dp0";
		slv_qhs_cp = "/soc/ad-hoc-bus/slv-qhs-cp";
		slv_qhs_dma_bwmon = "/soc/ad-hoc-bus/slv-qhs-dma-bwmon";
		slv_qhs_dpm = "/soc/ad-hoc-bus/slv-qhs-dpm";
		slv_qhs_isense = "/soc/ad-hoc-bus/slv-qhs-isense";
		slv_qhs_llm = "/soc/ad-hoc-bus/slv-qhs-llm";
		slv_qhs_tcm = "/soc/ad-hoc-bus/slv-qhs-tcm";
		slv_qns_npu_sys = "/soc/ad-hoc-bus/slv-qns-npu-sys";
		slv_srvc_noc = "/soc/ad-hoc-bus/slv-srvc-noc";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_gemnoc_gc = "/soc/ad-hoc-bus/slv-qns-gemnoc-gc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_pa_fr1 = "/soc/qmi-tmd-devices/modem/modem_pa_fr1";
		modem_tj = "/soc/qmi-tmd-devices/modem/modem_tj";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_mmw_skin0 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0";
		modem_mmw_skin1 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1";
		modem_mmw_skin2 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2";
		modem_mmw_skin3 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3";
		modem_mmw0 = "/soc/qmi-tmd-devices/modem/modem_mmw0";
		modem_mmw1 = "/soc/qmi-tmd-devices/modem/modem_mmw1";
		modem_mmw2 = "/soc/qmi-tmd-devices/modem/modem_mmw2";
		modem_mmw3 = "/soc/qmi-tmd-devices/modem/modem_mmw3";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		modem_charge_state = "/soc/qmi-tmd-devices/modem/modem_charge_state";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/hvx";
		qmi_sensor = "/soc/qmi-ts-sensors";
		lmh_cpu_vdd0 = "/soc/qcom,lmh-cpu-vdd@18358800";
		lmh_cpu_vdd1 = "/soc/qcom,lmh-cpu-vdd@18350800";
		cxip_cdev = "/soc/cxip-cdev@1fed000";
		mdss_mdp = "/soc/qcom,mdss_mdp";
		smmu_sde_unsec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_unsec_cb";
		smmu_sde_sec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_sec_cb";
		sde_rscc = "/soc/qcom,sde_rscc";
		mdss_dsi0 = "/soc/qcom,mdss_dsi0_ctrl";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi0_pll";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@ae90000";
		reserved_memory = "/reserved-memory";
		hyp_region = "/reserved-memory/hyp_region@80000000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@80700000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@808ff000";
		smem_region = "/reserved-memory/smem@80900000";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@80b00000";
		pil_camera_mem = "/reserved-memory/camera_region@86000000";
		pil_npu_mem = "/reserved-memory/pil_npu_region@86500000";
		pil_video_mem = "/reserved-memory/pil_video_region@86a00000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@86f00000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@88d00000";
		wlan_fw_mem = "/reserved-memory/wlan_fw_region@8b500000";
		pil_ipa_fw_mem = "/reserved-memory/ipa_fw_region@8b700000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@8b710000";
		pil_gpu_mem = "/reserved-memory/gpu_region@8b715400";
		crash_info_mem = "/reserved-memory/crash_info_region@8B717400";
		pil_modem_mem = "/reserved-memory/modem_region@8b800000";
		removed_region = "/reserved-memory/removed_region@c0000000";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		cont_splash_memory = "/reserved-memory/cont_splash_region";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@0xa0000000";
		dfps_data_memory = "/reserved-memory/dfps_data_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		cmd_db = "/reserved-memory/reserved-memory@80860000";
		adsp_mem = "/reserved-memory/adsp_region";
	};
};
