

================================================================
== Vivado HLS Report for 'one_stage30'
================================================================
* Date:           Thu May  5 03:03:17 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_task_pipeline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.365 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_output_theta_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_output_sin_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_output_cos_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_current_theta_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_current_sin_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecInterface(i10* %s_current_cos_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%tmp_V_44 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %s_current_cos_V_V)" [cordic_task_pipeline/cordic.cpp:15]   --->   Operation 9 'read' 'tmp_V_44' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%tmp_V_45 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %s_current_sin_V_V)" [cordic_task_pipeline/cordic.cpp:16]   --->   Operation 10 'read' 'tmp_V_45' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%tmp_V_43 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %s_current_theta_V_V)" [cordic_task_pipeline/cordic.cpp:17]   --->   Operation 11 'read' 'tmp_V_43' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_V_44, i32 9)" [cordic_task_pipeline/cordic.cpp:19]   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.99ns)   --->   "%r_V = select i1 %tmp, i10 -1, i10 0" [cordic_task_pipeline/cordic.cpp:19]   --->   Operation 13 'select' 'r_V' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_V_45, i32 9)" [cordic_task_pipeline/cordic.cpp:20]   --->   Operation 14 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.99ns)   --->   "%r_V_5 = select i1 %tmp_9, i10 -1, i10 0" [cordic_task_pipeline/cordic.cpp:20]   --->   Operation 15 'select' 'r_V_5' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_V_43, i32 9)" [cordic_task_pipeline/cordic.cpp:22]   --->   Operation 16 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %_ZN13ap_fixed_baseILi11ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi10ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i71, label %_ZN13ap_fixed_baseILi11ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi10ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i94" [cordic_task_pipeline/cordic.cpp:22]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%c_V = sub i10 %tmp_V_44, %r_V_5" [cordic_task_pipeline/cordic.cpp:24]   --->   Operation 18 'sub' 'c_V' <Predicate = (!tmp_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%s_V = add i10 %tmp_V_45, %r_V" [cordic_task_pipeline/cordic.cpp:25]   --->   Operation 19 'add' 's_V' <Predicate = (!tmp_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_cos_V_V, i10 %c_V)" [cordic_task_pipeline/cordic.cpp:27]   --->   Operation 20 'write' <Predicate = (!tmp_10)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_sin_V_V, i10 %s_V)" [cordic_task_pipeline/cordic.cpp:28]   --->   Operation 21 'write' <Predicate = (!tmp_10)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_theta_V_V, i10 %tmp_V_43)" [cordic_task_pipeline/cordic.cpp:29]   --->   Operation 22 'write' <Predicate = (!tmp_10)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %0" [cordic_task_pipeline/cordic.cpp:31]   --->   Operation 23 'br' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%c_V_5 = add i10 %tmp_V_44, %r_V_5" [cordic_task_pipeline/cordic.cpp:32]   --->   Operation 24 'add' 'c_V_5' <Predicate = (tmp_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%s_V_5 = sub i10 %tmp_V_45, %r_V" [cordic_task_pipeline/cordic.cpp:33]   --->   Operation 25 'sub' 's_V_5' <Predicate = (tmp_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_cos_V_V, i10 %c_V_5)" [cordic_task_pipeline/cordic.cpp:35]   --->   Operation 26 'write' <Predicate = (tmp_10)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_sin_V_V, i10 %s_V_5)" [cordic_task_pipeline/cordic.cpp:36]   --->   Operation 27 'write' <Predicate = (tmp_10)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %s_output_theta_V_V, i10 %tmp_V_43)" [cordic_task_pipeline/cordic.cpp:37]   --->   Operation 28 'write' <Predicate = (tmp_10)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 29 'br' <Predicate = (tmp_10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [cordic_task_pipeline/cordic.cpp:40]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_current_cos_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_current_sin_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_current_theta_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_output_cos_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_output_sin_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_output_theta_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty      (specinterface) [ 000]
empty_26   (specinterface) [ 000]
empty_27   (specinterface) [ 000]
empty_28   (specinterface) [ 000]
empty_29   (specinterface) [ 000]
empty_30   (specinterface) [ 000]
tmp_V_44   (read         ) [ 001]
tmp_V_45   (read         ) [ 001]
tmp_V_43   (read         ) [ 001]
tmp        (bitselect    ) [ 000]
r_V        (select       ) [ 001]
tmp_9      (bitselect    ) [ 000]
r_V_5      (select       ) [ 001]
tmp_10     (bitselect    ) [ 001]
br_ln22    (br           ) [ 000]
c_V        (sub          ) [ 000]
s_V        (add          ) [ 000]
write_ln27 (write        ) [ 000]
write_ln28 (write        ) [ 000]
write_ln29 (write        ) [ 000]
br_ln31    (br           ) [ 000]
c_V_5      (add          ) [ 000]
s_V_5      (sub          ) [ 000]
write_ln35 (write        ) [ 000]
write_ln36 (write        ) [ 000]
write_ln37 (write        ) [ 000]
br_ln0     (br           ) [ 000]
ret_ln40   (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_current_cos_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_current_cos_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_current_sin_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_current_sin_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_current_theta_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_current_theta_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_output_cos_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_output_cos_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_output_sin_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_output_sin_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_output_theta_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_output_theta_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="tmp_V_44_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="10" slack="0"/>
<pin id="38" dir="0" index="1" bw="10" slack="0"/>
<pin id="39" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_44/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_V_45_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="10" slack="0"/>
<pin id="44" dir="0" index="1" bw="10" slack="0"/>
<pin id="45" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_45/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_V_43_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="10" slack="0"/>
<pin id="50" dir="0" index="1" bw="10" slack="0"/>
<pin id="51" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_43/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="10" slack="0"/>
<pin id="57" dir="0" index="2" bw="10" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/2 write_ln35/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_write_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="0" slack="0"/>
<pin id="63" dir="0" index="1" bw="10" slack="0"/>
<pin id="64" dir="0" index="2" bw="10" slack="0"/>
<pin id="65" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/2 write_ln36/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="0" index="2" bw="10" slack="1"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/2 write_ln37/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="tmp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="10" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="r_V_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_9_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="10" slack="0"/>
<pin id="94" dir="0" index="2" bw="5" slack="0"/>
<pin id="95" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="r_V_5_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_10_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="10" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="c_V_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="1"/>
<pin id="117" dir="0" index="1" bw="10" slack="1"/>
<pin id="118" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="c_V/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="s_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="1"/>
<pin id="122" dir="0" index="1" bw="10" slack="1"/>
<pin id="123" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_V/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="c_V_5_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="1"/>
<pin id="127" dir="0" index="1" bw="10" slack="1"/>
<pin id="128" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_V_5/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="s_V_5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="1"/>
<pin id="132" dir="0" index="1" bw="10" slack="1"/>
<pin id="133" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_V_5/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="tmp_V_44_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="1"/>
<pin id="137" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_44 "/>
</bind>
</comp>

<comp id="141" class="1005" name="tmp_V_45_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="1"/>
<pin id="143" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_45 "/>
</bind>
</comp>

<comp id="147" class="1005" name="tmp_V_43_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="1"/>
<pin id="149" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_43 "/>
</bind>
</comp>

<comp id="152" class="1005" name="r_V_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="1"/>
<pin id="154" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="158" class="1005" name="r_V_5_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="1"/>
<pin id="160" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_10_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="24" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="36" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="88"><net_src comp="75" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="42" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="104"><net_src comp="91" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="48" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="115" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="124"><net_src comp="120" pin="2"/><net_sink comp="61" pin=2"/></net>

<net id="129"><net_src comp="125" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="134"><net_src comp="130" pin="2"/><net_sink comp="61" pin=2"/></net>

<net id="138"><net_src comp="36" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="144"><net_src comp="42" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="150"><net_src comp="48" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="155"><net_src comp="83" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="161"><net_src comp="99" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="167"><net_src comp="107" pin="3"/><net_sink comp="164" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_output_cos_V_V | {2 }
	Port: s_output_sin_V_V | {2 }
	Port: s_output_theta_V_V | {2 }
 - Input state : 
	Port: one_stage30 : s_current_cos_V_V | {1 }
	Port: one_stage30 : s_current_sin_V_V | {1 }
	Port: one_stage30 : s_current_theta_V_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		r_V_5 : 1
		br_ln22 : 1
	State 2
		write_ln27 : 1
		write_ln28 : 1
		write_ln35 : 1
		write_ln36 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    sub   |      c_V_fu_115     |    0    |    14   |
|          |     s_V_5_fu_130    |    0    |    14   |
|----------|---------------------|---------|---------|
|    add   |      s_V_fu_120     |    0    |    14   |
|          |     c_V_5_fu_125    |    0    |    14   |
|----------|---------------------|---------|---------|
|  select  |      r_V_fu_83      |    0    |    2    |
|          |     r_V_5_fu_99     |    0    |    2    |
|----------|---------------------|---------|---------|
|          | tmp_V_44_read_fu_36 |    0    |    0    |
|   read   | tmp_V_45_read_fu_42 |    0    |    0    |
|          | tmp_V_43_read_fu_48 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   grp_write_fu_54   |    0    |    0    |
|   write  |   grp_write_fu_61   |    0    |    0    |
|          |   grp_write_fu_68   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      tmp_fu_75      |    0    |    0    |
| bitselect|     tmp_9_fu_91     |    0    |    0    |
|          |    tmp_10_fu_107    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    60   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  r_V_5_reg_158 |   10   |
|   r_V_reg_152  |   10   |
| tmp_10_reg_164 |    1   |
|tmp_V_43_reg_147|   10   |
|tmp_V_44_reg_135|   10   |
|tmp_V_45_reg_141|   10   |
+----------------+--------+
|      Total     |   51   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_54 |  p2  |   2  |  10  |   20   ||    9    |
| grp_write_fu_61 |  p2  |   2  |  10  |   20   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   40   ||  3.538  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   51   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   51   |   78   |
+-----------+--------+--------+--------+
