

================================================================
== Vitis HLS Report for 'Loop_Col_DCT_Loop_proc'
================================================================
* Date:           Fri Feb 14 14:38:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution6
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.669 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       72|       72|  0.720 us|  0.720 us|   64|   64|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop_DCT_Outer_Loop  |       70|       70|         8|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    5|       -|      -|    -|
|Expression       |        -|    -|       0|    191|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     18|    -|
|Memory           |        0|    -|     119|     16|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     567|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     686|    370|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_14ns_29_1_1_U49  |mul_16s_14ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U50   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U51   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   3|  0|  18|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15s_13ns_29_4_1_U53  |mac_muladd_16s_15s_13ns_29_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_15s_29ns_29_4_1_U56  |mac_muladd_16s_15s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U52   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U54   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U55   |mac_muladd_16s_15s_29s_29_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory           |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_1d_dct_coeff_table_0_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_02_ROM_AUTO_1R  |        0|  14|   2|    0|     8|   14|     1|          112|
    |dct_1d_dct_coeff_table_1_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_13_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_2_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_24_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_3_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_35_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_4_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_46_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_5_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_57_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_6_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_68_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_1d_dct_coeff_table_7_U  |Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_79_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    +----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                       |                                                              |        0| 119|  16|    0|    64|  119|     8|          952|
    +----------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln46_13_fu_510_p2      |         +|   0|  0|  36|          29|          29|
    |add_ln46_14_fu_518_p2      |         +|   0|  0|  29|          29|          29|
    |add_ln46_15_fu_543_p2      |         +|   0|  0|  14|           6|           6|
    |add_ln46_9_fu_514_p2       |         +|   0|  0|  29|          29|          29|
    |add_ln75_1_fu_403_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln75_fu_347_p2         |         +|   0|  0|  13|           4|           1|
    |k_fu_397_p2                |         +|   0|  0|  13|           4|           1|
    |ap_condition_238           |       and|   0|  0|   2|           1|           1|
    |ap_condition_645           |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_409_p2        |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln75_fu_415_p2        |      icmp|   0|  0|  14|           6|           2|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |i_fu_361_p3                |    select|   0|  0|   4|           1|           4|
    |select_ln57_fu_353_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 191|         123|         113|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln394_phi_fu_316_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten1_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_k3_load               |   9|          2|    4|          8|
    |i2_fu_84                               |   9|          2|    4|          8|
    |indvar_flatten1_fu_80                  |   9|          2|    6|         12|
    |k3_fu_88                               |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   31|         62|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln46_10_reg_827               |  29|   0|   29|          0|
    |add_ln46_13_reg_837               |  29|   0|   29|          0|
    |add_ln46_8_reg_822                |  29|   0|   29|          0|
    |add_ln46_8_reg_822_pp0_iter5_reg  |  29|   0|   29|          0|
    |add_ln46_reg_817                  |  29|   0|   29|          0|
    |add_ln46_reg_817_pp0_iter5_reg    |  29|   0|   29|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |coeff_11_reg_772                  |  15|   0|   15|          0|
    |coeff_13_reg_782                  |  15|   0|   15|          0|
    |coeff_9_reg_762                   |  15|   0|   15|          0|
    |coeff_reg_752                     |  14|   0|   14|          0|
    |col_inbuf_i_0_load_reg_712        |  16|   0|   16|          0|
    |col_inbuf_i_2_load_reg_717        |  16|   0|   16|          0|
    |col_inbuf_i_4_load_reg_722        |  16|   0|   16|          0|
    |col_inbuf_i_6_load_reg_727        |  16|   0|   16|          0|
    |i2_fu_84                          |   4|   0|    4|          0|
    |icmp_ln39_reg_703                 |   1|   0|    1|          0|
    |icmp_ln75_reg_708                 |   1|   0|    1|          0|
    |indvar_flatten1_fu_80             |   6|   0|    6|          0|
    |k3_fu_88                          |   4|   0|    4|          0|
    |mul_ln46_11_reg_807               |  29|   0|   29|          0|
    |mul_ln46_13_reg_812               |  29|   0|   29|          0|
    |mul_ln46_9_reg_802                |  29|   0|   29|          0|
    |select_ln57_reg_613               |   4|   0|    4|          0|
    |trunc_ln75_reg_618                |   3|   0|    3|          0|
    |trunc_ln_reg_842                  |  16|   0|   16|          0|
    |select_ln57_reg_613               |  64|  32|    4|          0|
    |trunc_ln75_reg_618                |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 567|  64|  446|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Loop_Col_DCT_Loop_proc|  return value|
|col_inbuf_i_0_address0  |  out|    3|   ap_memory|           col_inbuf_i_0|         array|
|col_inbuf_i_0_ce0       |  out|    1|   ap_memory|           col_inbuf_i_0|         array|
|col_inbuf_i_0_q0        |   in|   16|   ap_memory|           col_inbuf_i_0|         array|
|col_inbuf_i_1_address0  |  out|    3|   ap_memory|           col_inbuf_i_1|         array|
|col_inbuf_i_1_ce0       |  out|    1|   ap_memory|           col_inbuf_i_1|         array|
|col_inbuf_i_1_q0        |   in|   16|   ap_memory|           col_inbuf_i_1|         array|
|col_inbuf_i_2_address0  |  out|    3|   ap_memory|           col_inbuf_i_2|         array|
|col_inbuf_i_2_ce0       |  out|    1|   ap_memory|           col_inbuf_i_2|         array|
|col_inbuf_i_2_q0        |   in|   16|   ap_memory|           col_inbuf_i_2|         array|
|col_inbuf_i_3_address0  |  out|    3|   ap_memory|           col_inbuf_i_3|         array|
|col_inbuf_i_3_ce0       |  out|    1|   ap_memory|           col_inbuf_i_3|         array|
|col_inbuf_i_3_q0        |   in|   16|   ap_memory|           col_inbuf_i_3|         array|
|col_inbuf_i_4_address0  |  out|    3|   ap_memory|           col_inbuf_i_4|         array|
|col_inbuf_i_4_ce0       |  out|    1|   ap_memory|           col_inbuf_i_4|         array|
|col_inbuf_i_4_q0        |   in|   16|   ap_memory|           col_inbuf_i_4|         array|
|col_inbuf_i_5_address0  |  out|    3|   ap_memory|           col_inbuf_i_5|         array|
|col_inbuf_i_5_ce0       |  out|    1|   ap_memory|           col_inbuf_i_5|         array|
|col_inbuf_i_5_q0        |   in|   16|   ap_memory|           col_inbuf_i_5|         array|
|col_inbuf_i_6_address0  |  out|    3|   ap_memory|           col_inbuf_i_6|         array|
|col_inbuf_i_6_ce0       |  out|    1|   ap_memory|           col_inbuf_i_6|         array|
|col_inbuf_i_6_q0        |   in|   16|   ap_memory|           col_inbuf_i_6|         array|
|col_inbuf_i_7_address0  |  out|    3|   ap_memory|           col_inbuf_i_7|         array|
|col_inbuf_i_7_ce0       |  out|    1|   ap_memory|           col_inbuf_i_7|         array|
|col_inbuf_i_7_q0        |   in|   16|   ap_memory|           col_inbuf_i_7|         array|
|col_outbuf_i_address0   |  out|    6|   ap_memory|            col_outbuf_i|         array|
|col_outbuf_i_ce0        |  out|    1|   ap_memory|            col_outbuf_i|         array|
|col_outbuf_i_we0        |  out|    1|   ap_memory|            col_outbuf_i|         array|
|col_outbuf_i_d0         |  out|   16|   ap_memory|            col_outbuf_i|         array|
+------------------------+-----+-----+------------+------------------------+--------------+

