{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511483376160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511483376170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 00:29:36 2017 " "Processing started: Fri Nov 24 00:29:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511483376170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511483376170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC_Decoder -c CRC_Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRC_Decoder -c CRC_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511483376170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511483376380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511483376380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC_ENCODER_STD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CRC_ENCODER_STD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_ENCODER_STD-Structure " "Found design unit 1: CRC_ENCODER_STD-Structure" {  } { { "CRC_ENCODER_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_ENCODER_STD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389953 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC_ENCODER_STD " "Found entity 1: CRC_ENCODER_STD" {  } { { "CRC_ENCODER_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_ENCODER_STD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511483389953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC_Encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CRC_Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_ENCODER-Structural " "Found design unit 1: CRC_ENCODER-Structural" {  } { { "CRC_Encoder.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Encoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389954 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC_ENCODER " "Found entity 1: CRC_ENCODER" {  } { { "CRC_Encoder.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Encoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511483389954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arith_xor3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Arith_xor3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arith_xor3to1-Structure " "Found design unit 1: Arith_xor3to1-Structure" {  } { { "Arith_xor3to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/Arith_xor3to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389954 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arith_xor3to1 " "Found entity 1: Arith_xor3to1" {  } { { "Arith_xor3to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/Arith_xor3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511483389954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arith_xor4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Arith_xor4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arith_xor4to1-Structure " "Found design unit 1: Arith_xor4to1-Structure" {  } { { "Arith_xor4to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/Arith_xor4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arith_xor4to1 " "Found entity 1: Arith_xor4to1" {  } { { "Arith_xor4to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/Arith_xor4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511483389955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arith_xor2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Arith_xor2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arith_xor2to1-logicFUNCTION " "Found design unit 1: Arith_xor2to1-logicFUNCTION" {  } { { "Arith_xor2to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/Arith_xor2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389955 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arith_xor2to1 " "Found entity 1: Arith_xor2to1" {  } { { "Arith_xor2to1.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/Arith_xor2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511483389955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC_Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CRC_Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_Decoder-Structure " "Found design unit 1: CRC_Decoder-Structure" {  } { { "CRC_Decoder.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389956 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC_Decoder " "Found entity 1: CRC_Decoder" {  } { { "CRC_Decoder.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511483389956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC_Decoder_STD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CRC_Decoder_STD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_Decoder_STD-Structure " "Found design unit 1: CRC_Decoder_STD-Structure" {  } { { "CRC_Decoder_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389957 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC_Decoder_STD " "Found entity 1: CRC_Decoder_STD" {  } { { "CRC_Decoder_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511483389957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511483389957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRC_Decoder_STD " "Elaborating entity \"CRC_Decoder_STD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511483390012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Decoder CRC_Decoder:crc_e " "Elaborating entity \"CRC_Decoder\" for hierarchy \"CRC_Decoder:crc_e\"" {  } { { "CRC_Decoder_STD.vhd" "crc_e" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511483390020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_ENCODER CRC_Decoder:crc_e\|CRC_ENCODER:crc_16to8 " "Elaborating entity \"CRC_ENCODER\" for hierarchy \"CRC_Decoder:crc_e\|CRC_ENCODER:crc_16to8\"" {  } { { "CRC_Decoder.vhd" "crc_16to8" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511483390024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arith_xor2to1 CRC_Decoder:crc_e\|CRC_ENCODER:crc_16to8\|Arith_xor2to1:d8_and10 " "Elaborating entity \"Arith_xor2to1\" for hierarchy \"CRC_Decoder:crc_e\|CRC_ENCODER:crc_16to8\|Arith_xor2to1:d8_and10\"" {  } { { "CRC_Encoder.vhd" "d8_and10" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Encoder.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511483390025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arith_xor3to1 CRC_Decoder:crc_e\|CRC_ENCODER:crc_16to8\|Arith_xor3to1:d12o_14_17 " "Elaborating entity \"Arith_xor3to1\" for hierarchy \"CRC_Decoder:crc_e\|CRC_ENCODER:crc_16to8\|Arith_xor3to1:d12o_14_17\"" {  } { { "CRC_Encoder.vhd" "d12o_14_17" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Encoder.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511483390030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arith_xor4to1 CRC_Decoder:crc_e\|CRC_ENCODER:crc_16to8\|Arith_xor4to1:x0 " "Elaborating entity \"Arith_xor4to1\" for hierarchy \"CRC_Decoder:crc_e\|CRC_ENCODER:crc_16to8\|Arith_xor4to1:x0\"" {  } { { "CRC_Encoder.vhd" "x0" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Encoder.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511483390032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511483390556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511483390911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511483390911 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dIN\[24\] " "No output dependent on input pin \"dIN\[24\]\"" {  } { { "CRC_Decoder_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511483390947 "|CRC_Decoder_STD|dIN[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CRC_test\[0\] " "No output dependent on input pin \"CRC_test\[0\]\"" {  } { { "CRC_Decoder_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511483390947 "|CRC_Decoder_STD|CRC_test[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CRC_test\[1\] " "No output dependent on input pin \"CRC_test\[1\]\"" {  } { { "CRC_Decoder_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511483390947 "|CRC_Decoder_STD|CRC_test[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CRC_test\[2\] " "No output dependent on input pin \"CRC_test\[2\]\"" {  } { { "CRC_Decoder_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511483390947 "|CRC_Decoder_STD|CRC_test[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CRC_test\[3\] " "No output dependent on input pin \"CRC_test\[3\]\"" {  } { { "CRC_Decoder_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511483390947 "|CRC_Decoder_STD|CRC_test[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CRC_test\[4\] " "No output dependent on input pin \"CRC_test\[4\]\"" {  } { { "CRC_Decoder_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511483390947 "|CRC_Decoder_STD|CRC_test[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CRC_test\[5\] " "No output dependent on input pin \"CRC_test\[5\]\"" {  } { { "CRC_Decoder_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511483390947 "|CRC_Decoder_STD|CRC_test[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CRC_test\[6\] " "No output dependent on input pin \"CRC_test\[6\]\"" {  } { { "CRC_Decoder_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511483390947 "|CRC_Decoder_STD|CRC_test[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CRC_test\[7\] " "No output dependent on input pin \"CRC_test\[7\]\"" {  } { { "CRC_Decoder_STD.vhd" "" { Text "/home/planck/Desktop/ACA/ACA_CRC/src/CRC_Decoder/CRC_Decoder_STD.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511483390947 "|CRC_Decoder_STD|CRC_test[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511483390947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511483390947 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511483390947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511483390947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511483390947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1045 " "Peak virtual memory: 1045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511483390954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 00:29:50 2017 " "Processing ended: Fri Nov 24 00:29:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511483390954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511483390954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511483390954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511483390954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511483396754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511483396760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 00:29:56 2017 " "Processing started: Fri Nov 24 00:29:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511483396760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511483396760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp CRC_Decoder -c CRC_Decoder --netlist_type=sgate " "Command: quartus_npp CRC_Decoder -c CRC_Decoder --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511483396760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1511483396858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511483396872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 00:29:56 2017 " "Processing ended: Fri Nov 24 00:29:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511483396872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511483396872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511483396872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1511483396872 ""}
