// Seed: 1375866260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_21;
  wire id_22;
  wire id_23;
  wire id_24;
  wire id_25;
  assign #id_26 id_18 = id_6;
  wire id_27;
  id_28(
      1, 1, id_12
  );
  tri0 id_29 = 1'b0, id_30;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    output wand id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply1 id_9,
    output wor id_10,
    input supply1 id_11,
    input uwire id_12,
    output tri0 id_13,
    output tri id_14,
    input tri1 id_15,
    input tri1 id_16,
    input tri id_17,
    input supply1 id_18,
    output wire id_19,
    input tri0 id_20,
    input tri1 id_21,
    output wire id_22,
    input supply0 id_23,
    input tri id_24,
    input tri0 id_25,
    input wand id_26,
    output wire id_27,
    input wire id_28,
    input tri0 id_29,
    output wire id_30,
    input wire id_31
);
  wire id_33;
  module_0(
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33
  );
  always @(posedge 1) $display(1);
endmodule
