verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module spi_adc /home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/01-verilator-lint/_deps.vlt /home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/tmp/b6c9aa02597540078f417631e8ccbfc8.bb.v /home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/verilog/spi_adc.v /home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/verilog/adc_controller.v /home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/verilog/adc_spi_slave.v --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__librelane__ +define+__pnr__ +define+USE_POWER_PINS
