Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Sources/Main FPGA/calc_rsin_15_165_30.v" in library work
Compiling verilog file "../Sources/Main FPGA/triangle.v" in library work
Module <calc_rsin_15_165_30> compiled
Compiling verilog file "../Sources/Main FPGA/polar_to_cartesian.v" in library work
Module <triangle> compiled
Compiling verilog file "../Sources/Main FPGA/median_3.v" in library work
Module <polar_to_cartesian> compiled
Compiling verilog file "../Sources/Main FPGA/grid.v" in library work
Module <median_3> compiled
Compiling verilog file "../Sources/Main FPGA/blob.v" in library work
Module <grid> compiled
Compiling verilog file "../Sources/Shared/debounce.v" in library work
Module <blob> compiled
Compiling verilog file "../Sources/Main FPGA/xvga.v" in library work
Module <debounce> compiled
Compiling verilog file "../Sources/Main FPGA/vga_writer.v" in library work
Module <xvga> compiled
Compiling verilog file "../Sources/Main FPGA/ultrasound_location_calculator.v" in library work
Module <vga_writer> compiled
Compiling verilog file "../Sources/Main FPGA/edge_detect.v" in library work
Module <ultrasound_location_calculator> compiled
Compiling verilog file "../Sources/Main FPGA/display_8hex_labkit.v" in library work
Module <edge_detect> compiled
Compiling verilog file "../Sources/Main FPGA/labkit_mainFPGA.v" in library work
Module <display_16hex_labkit> compiled
Module <labkit> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	DELAY = "00000000000001000001111010110000"

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <edge_detect> in library <work>.

Analyzing hierarchy for module <ultrasound_location_calculator> in library <work> with parameters.
	DISTANCE_MAX = "00000000000100000000000000000000"
	ERROR_CORRECT_REPEAT = "111"
	IDLE = "000"
	NUM_REPEATS = "00000000000000000000000000000011"
	POWER_CYCLE = "110"
	POWER_CYCLE_TIME = "00000001100110111111110011000000"
	REPEAT = "100"
	REPORT = "101"
	TOTAL_ULTRASOUNDS = "00000000000000000000000000000001"
	TRIGGER = "001"
	TRIGGER_TARGET = "00000000000000000000000100010011"
	WAIT_FOR0 = "011"
	WAIT_FOR1 = "010"

Analyzing hierarchy for module <vga_writer> in library <work> with parameters.
	ALPHA_M = "00000000000000000000000000000010"
	ALPHA_N = "00000000000000000000000000000100"
	ALPHA_N_LOG_2 = "00000000000000000000000000000010"
	BLANK_COLOR = "000000000000000000000000"
	GRID_BOTTOM_BORDER = "00000000000000000000000100000000"
	GRID_COLOR = "111111111111111111111111"
	GRID_HEIGHT = "00000000000000000000000100000000"
	GRID_LEFT_BORDER = "11111111111111111111111100000000"
	GRID_LINE_WIDTH = "00000000000000000000000000000001"
	GRID_RIGHT_BORDER = "00000000000000000000000100000000"
	GRID_TOP_BORDER = "00000000000000000000001000000000"
	GRID_WIDTH = "00000000000000000000001000000000"
	PIXEL_ALL_1S = "111111111111111111111111"
	ROVER_COLOR = "111111110000000000000000"
	ROVER_HEIGHT = "00000000000000000000000000010000"
	ROVER_ORIENTED_COLOR = "000000000000000011111111"
	ROVER_WIDTH = "00000000000000000000000000010000"
	TARGET_COLOR = "000000001111111100000000"
	TARGET_HEIGHT = "00000000000000000000000000010000"
	TARGET_WIDTH = "00000000000000000000000000010000"
	TOTAL_HEIGHT = "00000000000000000000001100000000"
	TOTAL_WIDTH = "00000000000000000000010000000000"

Analyzing hierarchy for module <display_16hex_labkit> in library <work>.

Analyzing hierarchy for module <median_3> in library <work>.

Analyzing hierarchy for module <polar_to_cartesian> in library <work> with parameters.
	NEG = "1"
	POS = "0"

Analyzing hierarchy for module <grid> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	BORDER_WIDTH = "00000000000000000000000000000011"
	BOTTOM_BORDER = "00000000000000000000000100000000"
	GRID_COLOR = "111111111111111111111111"
	LEFT_BORDER = "11111111111111111111111100000000"
	LINE_WIDTH = "00000000000000000000000000000001"
	RADIAL_ROUNDING_FACTOR = "00000000000000000000000000000011"
	RIGHT_BORDER = "00000000000000000000000100000000"
	ROUNDING_FACTOR = "00000000000000000000000001000000"
	ROUNDING_FACTOR_2 = "00000000000000000000000010000000"
	ROUNDING_FACTOR_4 = "00000000000000000000000100000000"
	R_1 = "00000000000000000000010000000000"
	R_2 = "00000000000000000001000000000000"
	R_3 = "00000000000000000010010000000000"
	R_4 = "00000000000000000100000000000000"
	R_5 = "00000000000000000110010000000000"
	R_6 = "00000000000000001001000000000000"
	R_7 = "00000000000000001100010000000000"
	TOP_BORDER = "00000000000000000000001000000000"

Analyzing hierarchy for module <blob> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "000000001111111100000000"
	HEIGHT = "00000000000000000000000000010000"
	HEIGHT_D2 = "00000000000000000000000000001000"
	WIDTH = "00000000000000000000000000010000"
	WIDTH_D2 = "00000000000000000000000000001000"

Analyzing hierarchy for module <blob> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "111111110000000000000000"
	HEIGHT = "00000000000000000000000000010000"
	HEIGHT_D2 = "00000000000000000000000000001000"
	WIDTH = "00000000000000000000000000010000"
	WIDTH_D2 = "00000000000000000000000000001000"

Analyzing hierarchy for module <triangle> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "000000000000000011111111"
	HEIGHT = "00000000000000000000000000010000"
	HEIGHT_D2 = "00000000000000000000000000001000"
	HEIGHT_D3 = "00000000000000000000000000000101"
	HEIGHT_D6 = "00000000000000000000000000000010"
	INDICATOR_COLOR = "111111110000000000000000"
	ROUNDING_FACTOR = "00000000000000000000000000000000"
	ROUNDING_FACTOR_2 = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000010000"
	WIDTH_D2 = "00000000000000000000000000001000"
	WIDTH_D3 = "00000000000000000000000000000101"
	WIDTH_D6 = "00000000000000000000000000000010"

Analyzing hierarchy for module <calc_rsin_15_165_30> in library <work>.

WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <labkit>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <labkit>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <labkit>.
Analyzing module <debounce> in library <work>.
	DELAY = 32'sb00000000000001000001111010110000
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <edge_detect> in library <work>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <ultrasound_location_calculator> in library <work>.
	DISTANCE_MAX = 32'sb00000000000100000000000000000000
	ERROR_CORRECT_REPEAT = 3'b111
	IDLE = 3'b000
	NUM_REPEATS = 32'sb00000000000000000000000000000011
	POWER_CYCLE = 3'b110
	POWER_CYCLE_TIME = 32'sb00000001100110111111110011000000
	REPEAT = 3'b100
	REPORT = 3'b101
	TOTAL_ULTRASOUNDS = 32'sb00000000000000000000000000000001
	TRIGGER = 3'b001
	TRIGGER_TARGET = 32'sb00000000000000000000000100010011
	WAIT_FOR0 = 3'b011
	WAIT_FOR1 = 3'b010
Module <ultrasound_location_calculator> is correct for synthesis.
 
Analyzing module <median_3> in library <work>.
Module <median_3> is correct for synthesis.
 
Analyzing module <vga_writer> in library <work>.
	ALPHA_M = 32'sb00000000000000000000000000000010
	ALPHA_N = 32'sb00000000000000000000000000000100
	ALPHA_N_LOG_2 = 32'sb00000000000000000000000000000010
	BLANK_COLOR = 24'b000000000000000000000000
	GRID_BOTTOM_BORDER = 32'sb00000000000000000000000100000000
	GRID_COLOR = 24'b111111111111111111111111
	GRID_HEIGHT = 32'sb00000000000000000000000100000000
	GRID_LEFT_BORDER = 32'sb11111111111111111111111100000000
	GRID_LINE_WIDTH = 32'sb00000000000000000000000000000001
	GRID_RIGHT_BORDER = 32'sb00000000000000000000000100000000
	GRID_TOP_BORDER = 32'sb00000000000000000000001000000000
	GRID_WIDTH = 32'sb00000000000000000000001000000000
	PIXEL_ALL_1S = 24'b111111111111111111111111
	ROVER_COLOR = 24'b111111110000000000000000
	ROVER_HEIGHT = 32'sb00000000000000000000000000010000
	ROVER_ORIENTED_COLOR = 24'b000000000000000011111111
	ROVER_WIDTH = 32'sb00000000000000000000000000010000
	TARGET_COLOR = 24'b000000001111111100000000
	TARGET_HEIGHT = 32'sb00000000000000000000000000010000
	TARGET_WIDTH = 32'sb00000000000000000000000000010000
	TOTAL_HEIGHT = 32'sb00000000000000000000001100000000
	TOTAL_WIDTH = 32'sb00000000000000000000010000000000
Module <vga_writer> is correct for synthesis.
 
Analyzing module <polar_to_cartesian> in library <work>.
	NEG = 1'b1
	POS = 1'b0
Module <polar_to_cartesian> is correct for synthesis.
 
Analyzing module <calc_rsin_15_165_30> in library <work>.
Module <calc_rsin_15_165_30> is correct for synthesis.
 
Analyzing module <grid> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	BORDER_WIDTH = 32'sb00000000000000000000000000000011
	BOTTOM_BORDER = 32'sb00000000000000000000000100000000
	GRID_COLOR = 24'b111111111111111111111111
	LEFT_BORDER = 32'sb11111111111111111111111100000000
	LINE_WIDTH = 32'sb00000000000000000000000000000001
	RADIAL_ROUNDING_FACTOR = 32'sb00000000000000000000000000000011
	RIGHT_BORDER = 32'sb00000000000000000000000100000000
	ROUNDING_FACTOR = 32'sb00000000000000000000000001000000
	ROUNDING_FACTOR_2 = 32'sb00000000000000000000000010000000
	ROUNDING_FACTOR_4 = 32'sb00000000000000000000000100000000
	R_1 = 32'sb00000000000000000000010000000000
	R_2 = 32'sb00000000000000000001000000000000
	R_3 = 32'sb00000000000000000010010000000000
	R_4 = 32'sb00000000000000000100000000000000
	R_5 = 32'sb00000000000000000110010000000000
	R_6 = 32'sb00000000000000001001000000000000
	R_7 = 32'sb00000000000000001100010000000000
	TOP_BORDER = 32'sb00000000000000000000001000000000
Module <grid> is correct for synthesis.
 
Analyzing module <blob.1> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b000000001111111100000000
	HEIGHT = 32'sb00000000000000000000000000010000
	HEIGHT_D2 = 32'sb00000000000000000000000000001000
	WIDTH = 32'sb00000000000000000000000000010000
	WIDTH_D2 = 32'sb00000000000000000000000000001000
Module <blob.1> is correct for synthesis.
 
Analyzing module <blob.2> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b111111110000000000000000
	HEIGHT = 32'sb00000000000000000000000000010000
	HEIGHT_D2 = 32'sb00000000000000000000000000001000
	WIDTH = 32'sb00000000000000000000000000010000
	WIDTH_D2 = 32'sb00000000000000000000000000001000
Module <blob.2> is correct for synthesis.
 
Analyzing module <triangle> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b000000000000000011111111
	HEIGHT = 32'sb00000000000000000000000000010000
	HEIGHT_D2 = 32'sb00000000000000000000000000001000
	HEIGHT_D3 = 32'sb00000000000000000000000000000101
	HEIGHT_D6 = 32'sb00000000000000000000000000000010
	INDICATOR_COLOR = 24'b111111110000000000000000
	ROUNDING_FACTOR = 32'sb00000000000000000000000000000000
	ROUNDING_FACTOR_2 = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000010000
	WIDTH_D2 = 32'sb00000000000000000000000000001000
	WIDTH_D3 = 32'sb00000000000000000000000000000101
	WIDTH_D6 = 32'sb00000000000000000000000000000010
Module <triangle> is correct for synthesis.
 
Analyzing module <display_16hex_labkit> in library <work>.
INFO:Xst:1433 - Contents of array <dots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <display_16hex_labkit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.

Synthesizing Unit <debounce>.
    Related source file is "../Sources/Shared/debounce.v".
    Found 1-bit register for signal <clean>.
    Found 19-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 19.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "../Sources/Main FPGA/xvga.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is "../Sources/Main FPGA/edge_detect.v".
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <prev_in>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edge_detect> synthesized.


Synthesizing Unit <display_16hex_labkit>.
    Related source file is "../Sources/Main FPGA/display_8hex_labkit.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | dreset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x40-bit ROM for signal <dots>.
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 160.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 166.
    Found 1-bit register for signal <clock>.
    Found 32-bit register for signal <control>.
    Found 5-bit up counter for signal <count>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 95.
    Found 4-bit 16-to-1 multiplexer for signal <nibble>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <display_16hex_labkit> synthesized.


Synthesizing Unit <median_3>.
    Related source file is "../Sources/Main FPGA/median_3.v".
    Found 20-bit comparator greater for signal <comp23>.
    Found 20-bit comparator less for signal <max1$cmp_lt0000> created at line 21.
    Found 20-bit comparator less for signal <max1$cmp_lt0001> created at line 21.
    Found 20-bit comparator greater for signal <min1$cmp_gt0000> created at line 20.
    Found 20-bit comparator greater for signal <min1$cmp_gt0001> created at line 20.
    Summary:
	inferred   5 Comparator(s).
Unit <median_3> synthesized.


Synthesizing Unit <grid>.
    Related source file is "../Sources/Main FPGA/grid.v".
    Found 32-bit adder for signal <comp15neg$add0000> created at line 78.
    Found 33-bit adder for signal <comp15neg$add0001> created at line 78.
    Found 34-bit comparator greatequal for signal <comp15neg$cmp_ge0000> created at line 78.
    Found 33-bit comparator lessequal for signal <comp15neg$cmp_le0000> created at line 78.
    Found 33-bit subtractor for signal <comp15neg$sub0001> created at line 78.
    Found 33-bit subtractor for signal <comp15neg$sub0002> created at line 78.
    Found 33-bit adder for signal <comp15pos$add0000> created at line 76.
    Found 34-bit adder for signal <comp15pos$add0001> created at line 76.
    Found 35-bit comparator greatequal for signal <comp15pos$cmp_ge0000> created at line 76.
    Found 34-bit comparator lessequal for signal <comp15pos$cmp_le0000> created at line 76.
    Found 33-bit subtractor for signal <comp15pos$sub0000> created at line 76.
    Found 34-bit subtractor for signal <comp15pos$sub0001> created at line 76.
    Found 32-bit adder for signal <comp45neg$add0000> created at line 82.
    Found 33-bit adder for signal <comp45neg$add0001> created at line 82.
    Found 34-bit comparator greatequal for signal <comp45neg$cmp_ge0000> created at line 82.
    Found 33-bit comparator lessequal for signal <comp45neg$cmp_le0000> created at line 82.
    Found 33-bit subtractor for signal <comp45neg$sub0001> created at line 82.
    Found 33-bit subtractor for signal <comp45neg$sub0002> created at line 82.
    Found 33-bit adder for signal <comp45pos$add0000> created at line 80.
    Found 34-bit adder for signal <comp45pos$add0001> created at line 80.
    Found 35-bit comparator greatequal for signal <comp45pos$cmp_ge0000> created at line 80.
    Found 34-bit comparator lessequal for signal <comp45pos$cmp_le0000> created at line 80.
    Found 33-bit subtractor for signal <comp45pos$sub0000> created at line 80.
    Found 34-bit subtractor for signal <comp45pos$sub0001> created at line 80.
    Found 32-bit adder for signal <comp75neg$add0000> created at line 89.
    Found 33-bit adder for signal <comp75neg$add0001> created at line 89.
    Found 34-bit comparator greatequal for signal <comp75neg$cmp_ge0000> created at line 89.
    Found 33-bit comparator lessequal for signal <comp75neg$cmp_le0000> created at line 89.
    Found 33-bit subtractor for signal <comp75neg$sub0001> created at line 89.
    Found 33-bit subtractor for signal <comp75neg$sub0002> created at line 89.
    Found 33-bit adder for signal <comp75pos$add0000> created at line 87.
    Found 34-bit adder for signal <comp75pos$add0001> created at line 87.
    Found 35-bit comparator greatequal for signal <comp75pos$cmp_ge0000> created at line 87.
    Found 34-bit comparator lessequal for signal <comp75pos$cmp_le0000> created at line 87.
    Found 33-bit subtractor for signal <comp75pos$sub0000> created at line 87.
    Found 34-bit subtractor for signal <comp75pos$sub0001> created at line 87.
    Found 25-bit adder for signal <d_2$add0000> created at line 46.
    Found 12x12-bit multiplier for signal <d_2$mult0000> created at line 46.
    Found 12x12-bit multiplier for signal <d_2$mult0001> created at line 46.
    Found 33-bit adder for signal <on_arc$add0000> created at line 53.
    Found 33-bit adder for signal <on_arc$add0001> created at line 53.
    Found 33-bit adder for signal <on_arc$add0002> created at line 53.
    Found 33-bit adder for signal <on_arc$add0003> created at line 53.
    Found 33-bit adder for signal <on_arc$add0004> created at line 53.
    Found 33-bit adder for signal <on_arc$add0005> created at line 53.
    Found 33-bit adder for signal <on_arc$add0006> created at line 53.
    Found 34-bit comparator greatequal for signal <on_arc$cmp_ge0000> created at line 53.
    Found 34-bit comparator greatequal for signal <on_arc$cmp_ge0001> created at line 53.
    Found 34-bit comparator greatequal for signal <on_arc$cmp_ge0002> created at line 53.
    Found 34-bit comparator greatequal for signal <on_arc$cmp_ge0003> created at line 53.
    Found 34-bit comparator greatequal for signal <on_arc$cmp_ge0004> created at line 53.
    Found 34-bit comparator greatequal for signal <on_arc$cmp_ge0005> created at line 53.
    Found 34-bit comparator greatequal for signal <on_arc$cmp_ge0006> created at line 53.
    Found 33-bit comparator lessequal for signal <on_arc$cmp_le0000> created at line 53.
    Found 33-bit comparator lessequal for signal <on_arc$cmp_le0001> created at line 53.
    Found 33-bit comparator lessequal for signal <on_arc$cmp_le0002> created at line 53.
    Found 33-bit comparator lessequal for signal <on_arc$cmp_le0003> created at line 53.
    Found 33-bit comparator lessequal for signal <on_arc$cmp_le0004> created at line 53.
    Found 33-bit comparator lessequal for signal <on_arc$cmp_le0005> created at line 53.
    Found 33-bit comparator lessequal for signal <on_arc$cmp_le0006> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0001> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0003> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0005> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0007> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0009> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0011> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0013> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0014> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0015> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0016> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0017> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0018> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0019> created at line 53.
    Found 33-bit subtractor for signal <on_arc$sub0020> created at line 53.
    Found 14-bit comparator greatequal for signal <on_border$cmp_ge0000> created at line 27.
    Found 14-bit comparator greatequal for signal <on_border$cmp_ge0001> created at line 27.
    Found 14-bit comparator lessequal for signal <on_border$cmp_le0000> created at line 27.
    Found 14-bit comparator lessequal for signal <on_border$cmp_le0001> created at line 27.
    Found 13-bit subtractor for signal <on_border$sub0000> created at line 27.
    Found 13-bit subtractor for signal <on_border$sub0001> created at line 27.
    Found 13-bit subtractor for signal <on_border$sub0002> created at line 27.
    Found 13-bit subtractor for signal <on_border$sub0003> created at line 27.
    Found 13-bit comparator greater for signal <out_of_border$cmp_gt0000> created at line 29.
    Found 13-bit comparator greater for signal <out_of_border$cmp_gt0001> created at line 29.
    Found 32-bit comparator less for signal <out_of_border$cmp_lt0000> created at line 29.
    Found 13-bit comparator less for signal <out_of_border$cmp_lt0001> created at line 29.
    Found 12x6-bit multiplier for signal <test_15deg$mult0000> created at line 65.
    Found 12x9-bit multiplier for signal <test_75deg$mult0000> created at line 67.
    Found 12-bit subtractor for signal <y_value_e>.
    Summary:
	inferred  51 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred  34 Comparator(s).
Unit <grid> synthesized.


Synthesizing Unit <blob_1>.
    Related source file is "../Sources/Main FPGA/blob.v".
    Found 13-bit adder for signal <$add0000> created at line 24.
    Found 13-bit adder for signal <$add0001> created at line 24.
    Found 13-bit subtractor for signal <$sub0000> created at line 24.
    Found 13-bit subtractor for signal <$sub0001> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0000> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0001> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0000> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0001> created at line 24.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <blob_1> synthesized.


Synthesizing Unit <blob_2>.
    Related source file is "../Sources/Main FPGA/blob.v".
    Found 13-bit adder for signal <$add0000> created at line 24.
    Found 13-bit adder for signal <$add0001> created at line 24.
    Found 13-bit subtractor for signal <$sub0000> created at line 24.
    Found 13-bit subtractor for signal <$sub0001> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0000> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0001> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0000> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0001> created at line 24.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <blob_2> synthesized.


Synthesizing Unit <triangle>.
    Related source file is "../Sources/Main FPGA/triangle.v".
WARNING:Xst:646 - Signal <quadrant> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <delta_y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <delta_x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit adder for signal <$add0000> created at line 30.
    Found 13-bit adder for signal <$add0001> created at line 30.
    Found 13-bit subtractor for signal <$sub0000> created at line 30.
    Found 13-bit subtractor for signal <$sub0001> created at line 30.
    Found 12-bit subtractor for signal <abs_delta_x>.
    Found 12-bit comparator greater for signal <abs_delta_x$cmp_gt0000> created at line 46.
    Found 12-bit subtractor for signal <abs_delta_y>.
    Found 12-bit comparator greater for signal <abs_delta_y$cmp_gt0000> created at line 47.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0000> created at line 30.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0001> created at line 30.
    Found 13-bit comparator less for signal <in_square$cmp_lt0000> created at line 30.
    Found 13-bit comparator less for signal <in_square$cmp_lt0001> created at line 30.
    Found 33-bit comparator greatequal for signal <on_15$cmp_ge0000> created at line 68.
    Found 33-bit comparator lessequal for signal <on_15$cmp_le0000> created at line 68.
    Found 33-bit comparator greatequal for signal <on_30$cmp_ge0000> created at line 70.
    Found 33-bit comparator lessequal for signal <on_30$cmp_le0000> created at line 70.
    Found 12-bit comparator equal for signal <on_45>.
    Found 33-bit comparator greatequal for signal <on_60$cmp_ge0000> created at line 72.
    Found 33-bit comparator lessequal for signal <on_60$cmp_le0000> created at line 72.
    Found 33-bit comparator greatequal for signal <on_75$cmp_ge0000> created at line 74.
    Found 33-bit comparator lessequal for signal <on_75$cmp_le0000> created at line 74.
    Found 5x7-bit multiplier for signal <quadrant$mult0000> created at line 80.
    Found 32-bit subtractor for signal <test_on_15>.
    Found 12x6-bit multiplier for signal <test_on_15$mult0000> created at line 61.
    Found 32-bit subtractor for signal <test_on_30>.
    Found 12x7-bit multiplier for signal <test_on_30$mult0000> created at line 62.
    Found 32-bit subtractor for signal <test_on_60>.
    Found 12x8-bit multiplier for signal <test_on_60$mult0000> created at line 63.
    Found 32-bit subtractor for signal <test_on_75>.
    Found 12x9-bit multiplier for signal <test_on_75$mult0000> created at line 64.
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred   5 Multiplier(s).
	inferred  15 Comparator(s).
Unit <triangle> synthesized.


Synthesizing Unit <calc_rsin_15_165_30>.
    Related source file is "../Sources/Main FPGA/calc_rsin_15_165_30.v".
WARNING:Xst:646 - Signal <rsin_75deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rsin_45deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rsin_15deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x7-bit multiplier for signal <rsin_15deg$mult0000> created at line 27.
    Found 8x8-bit multiplier for signal <rsin_45deg$mult0000> created at line 28.
    Found 8x8-bit multiplier for signal <rsin_75deg$mult0000> created at line 29.
    Summary:
	inferred   3 Multiplier(s).
Unit <calc_rsin_15_165_30> synthesized.


Synthesizing Unit <ultrasound_location_calculator>.
    Related source file is "../Sources/Main FPGA/ultrasound_location_calculator.v".
WARNING:Xst:646 - Signal <median_distance> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <state>.
    Found 12-bit register for signal <rover_location>.
    Found 1-bit register for signal <done>.
    Found 10-bit register for signal <ultrasound_power>.
    Found 10-bit register for signal <ultrasound_commands>.
    Found 4-bit register for signal <best_angle>.
    Found 4-bit adder for signal <best_angle$addsub0000> created at line 186.
    Found 8-bit register for signal <best_distance>.
    Found 20-bit comparator greater for signal <best_distance$cmp_gt0000> created at line 182.
    Found 20-bit comparator less for signal <best_distance$cmp_lt0000> created at line 182.
    Found 5-bit up counter for signal <curr_ultrasound>.
    Found 20-bit register for signal <distance_count>.
    Found 20-bit adder for signal <distance_count$addsub0000> created at line 124.
    Found 20-bit register for signal <distance_pass_1>.
    Found 20-bit register for signal <distance_pass_2>.
    Found 20-bit register for signal <distance_pass_3>.
    Found 1-bit 8-to-1 multiplexer for signal <done$mux0000> created at line 82.
    Found 25-bit register for signal <power_cycle_timer>.
    Found 25-bit adder for signal <power_cycle_timer$addsub0000> created at line 138.
    Found 2-bit up counter for signal <repeat_counter>.
    Found 3-bit 8-to-1 multiplexer for signal <state$mux0000> created at line 82.
    Found 9-bit register for signal <trigger_count>.
    Found 9-bit adder for signal <trigger_count$addsub0000> created at line 93.
    Found 9-bit 8-to-1 multiplexer for signal <trigger_count$mux0000> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <ultrasound_commands_0$mux0000> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <ultrasound_commands_1$mux0000> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <ultrasound_commands_2$mux0000> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <ultrasound_commands_3$mux0000> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <ultrasound_commands_4$mux0000> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <ultrasound_commands_5$mux0000> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <ultrasound_commands_6$mux0000> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <ultrasound_commands_7$mux0000> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <ultrasound_commands_8$mux0000> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <ultrasound_commands_9$mux0000> created at line 82.
    Summary:
	inferred   2 Counter(s).
	inferred 162 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  24 Multiplexer(s).
Unit <ultrasound_location_calculator> synthesized.


Synthesizing Unit <polar_to_cartesian>.
    Related source file is "../Sources/Main FPGA/polar_to_cartesian.v".
Unit <polar_to_cartesian> synthesized.


Synthesizing Unit <vga_writer>.
    Related source file is "../Sources/Main FPGA/vga_writer.v".
WARNING:Xst:647 - Input <vclock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <move_command> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <analyzer_data> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <analyzer_clock> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <max_y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <max_x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
!!! ADJUST CONCAT SIZE AFTER UNARY MULT OPT !!!
!!! ADJUST CONCAT SIZE AFTER UNARY MULT OPT !!!
    Found 4x12-bit ROM for signal <target_x>.
    Found 4x12-bit ROM for signal <target_y>.
    Found 8-bit adder for signal <alpha_blend_B>.
    Found 8-bit adder for signal <alpha_blend_G>.
    Found 8-bit adder for signal <alpha_blend_R>.
    Found 24-bit comparator greater for signal <overlap_pixel$cmp_gt0000> created at line 172.
    Found 24-bit comparator greater for signal <pixel$cmp_gt0000> created at line 175.
    Found 12-bit register for signal <rover_x>.
    Found 12-bit register for signal <rover_y>.
    Found 12-bit adder for signal <rover_y$add0000> created at line 105.
    Found 12-bit subtractor for signal <x_value>.
    Found 12-bit adder for signal <y_value$sub0000> created at line 43.
    Summary:
	inferred   2 ROM(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <vga_writer> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "../Sources/Main FPGA/labkit_mainFPGA.v".
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:1780 - Signal <transmit_ir> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rover_orientation> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <orientation_update> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <my_hex_data<64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <move_command> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:646 - Signal <ir_signal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <get_distance> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_switch<7:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnU_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnR_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnL_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnD_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn2_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn1_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn0_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <m3> of the block <median_3> are unconnected in block <ultrasound_location_calculator>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x40-bit ROM                                         : 1
 4x12-bit ROM                                          : 2
# Multipliers                                          : 12
 12x12-bit multiplier                                  : 2
 12x6-bit multiplier                                   : 2
 12x7-bit multiplier                                   : 1
 12x8-bit multiplier                                   : 1
 12x9-bit multiplier                                   : 2
 5x7-bit multiplier                                    : 1
 8x7-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 81
 10-bit addsub                                         : 1
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 13-bit adder                                          : 6
 13-bit subtractor                                     : 10
 20-bit adder                                          : 1
 25-bit adder                                          : 2
 32-bit adder                                          : 3
 32-bit subtractor                                     : 4
 33-bit adder                                          : 13
 33-bit subtractor                                     : 23
 34-bit adder                                          : 3
 34-bit subtractor                                     : 3
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 8-bit adder                                           : 3
 9-bit adder                                           : 1
# Counters                                             : 12
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 19-bit up counter                                     : 6
 2-bit up counter                                      : 1
 5-bit up counter                                      : 2
 8-bit down counter                                    : 1
# Registers                                            : 57
 1-bit register                                        : 45
 10-bit register                                       : 1
 12-bit register                                       : 3
 20-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 61
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 13-bit comparator greatequal                          : 6
 13-bit comparator greater                             : 2
 13-bit comparator less                                : 7
 14-bit comparator greatequal                          : 2
 14-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 1
 20-bit comparator less                                : 1
 24-bit comparator greater                             : 2
 32-bit comparator less                                : 1
 33-bit comparator greatequal                          : 4
 33-bit comparator lessequal                           : 14
 34-bit comparator greatequal                          : 10
 34-bit comparator lessequal                           : 3
 35-bit comparator greatequal                          : 3
# Multiplexers                                         : 16
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 40-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 11
 3-bit 8-to-1 multiplexer                              : 1
 4-bit 16-to-1 multiplexer                             : 1
 9-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <disp/state/FSM> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
 00000110 | 110
----------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <calc_rsin_15_165_30>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
Unit <calc_rsin_15_165_30> synthesized (advanced).

Synthesizing (advanced) Unit <grid>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_d_2_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_d_2_mult0000 by adding 1 register level(s).
Unit <grid> synthesized (advanced).

Synthesizing (advanced) Unit <triangle>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_15_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_30_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_60_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_75_mult0000 by adding 1 register level(s).
Unit <triangle> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <rover_x_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rover_x_9> in Unit <vga_writer> is equivalent to the following 2 FFs/Latches, which will be removed : <rover_x_10> <rover_x_11> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x40-bit ROM                                         : 1
 4x12-bit ROM                                          : 2
# Multipliers                                          : 11
 12x12-bit multiplier                                  : 2
 12x6-bit multiplier                                   : 2
 12x7-bit multiplier                                   : 1
 12x8-bit multiplier                                   : 1
 12x9-bit multiplier                                   : 2
 8x7-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 81
 10-bit addsub                                         : 1
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 13-bit adder                                          : 6
 13-bit subtractor                                     : 10
 20-bit adder                                          : 1
 25-bit adder                                          : 2
 32-bit adder                                          : 3
 32-bit subtractor                                     : 4
 33-bit adder                                          : 13
 33-bit subtractor                                     : 23
 34-bit adder                                          : 3
 34-bit subtractor                                     : 3
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 8-bit adder                                           : 3
 9-bit adder                                           : 1
# Counters                                             : 12
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 19-bit up counter                                     : 6
 2-bit up counter                                      : 1
 5-bit up counter                                      : 2
 8-bit down counter                                    : 1
# Registers                                            : 196
 Flip-Flops                                            : 196
# Comparators                                          : 61
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 13-bit comparator greatequal                          : 6
 13-bit comparator greater                             : 2
 13-bit comparator less                                : 7
 14-bit comparator greatequal                          : 2
 14-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 1
 20-bit comparator less                                : 1
 24-bit comparator greater                             : 2
 32-bit comparator less                                : 1
 33-bit comparator greatequal                          : 4
 33-bit comparator lessequal                           : 14
 34-bit comparator greatequal                          : 10
 34-bit comparator lessequal                           : 3
 35-bit comparator greatequal                          : 3
# Multiplexers                                         : 16
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 40-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 11
 3-bit 8-to-1 multiplexer                              : 1
 4-bit 16-to-1 multiplexer                             : 1
 9-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rover_y_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rover_y_10> in Unit <vga_writer> is equivalent to the following FF/Latch, which will be removed : <rover_y_11> 

Optimizing unit <labkit> ...

Optimizing unit <xvga> ...

Optimizing unit <display_16hex_labkit> ...

Optimizing unit <median_3> ...

Optimizing unit <grid> ...

Optimizing unit <ultrasound_location_calculator> ...

Optimizing unit <polar_to_cartesian> ...

Optimizing unit <vga_writer> ...
WARNING:Xst:1710 - FF/Latch <vg/rover_y_10> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 2.
FlipFlop xvga1/hcount_10 has been replicated 1 time(s)
FlipFlop xvga1/hcount_7 has been replicated 1 time(s)
FlipFlop xvga1/vcount_0 has been replicated 1 time(s)
FlipFlop xvga1/vcount_1 has been replicated 1 time(s)
FlipFlop xvga1/vcount_3 has been replicated 1 time(s)
FlipFlop xvga1/vcount_6 has been replicated 1 time(s)
FlipFlop xvga1/vcount_7 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <labkit> :
	Found 7-bit shift register for signal <disp/control_30>.
	Found 7-bit shift register for signal <disp/control_22>.
	Found 7-bit shift register for signal <disp/control_14>.
	Found 7-bit shift register for signal <disp/control_6>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 327
 Flip-Flops                                            : 327
# Shift Registers                                      : 4
 7-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 3573
#      GND                         : 1
#      INV                         : 311
#      LUT1                        : 387
#      LUT2                        : 181
#      LUT2_L                      : 2
#      LUT3                        : 265
#      LUT3_D                      : 7
#      LUT3_L                      : 5
#      LUT4                        : 582
#      LUT4_D                      : 6
#      LUT4_L                      : 11
#      MULT_AND                    : 1
#      MUXCY                       : 1072
#      MUXF5                       : 78
#      MUXF6                       : 26
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 636
# FlipFlops/Latches                : 341
#      FD                          : 2
#      FDE                         : 51
#      FDR                         : 80
#      FDRE                        : 170
#      FDRS                        : 16
#      FDS                         : 11
#      FDSE                        : 11
# Shift Registers                  : 5
#      SRL16                       : 1
#      SRL16E                      : 4
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 277
#      IBUF                        : 16
#      IBUFG                       : 1
#      OBUF                        : 260
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 7
#      MULT18X18                   : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      921  out of  33792     2%  
 Number of Slice Flip Flops:            341  out of  67584     0%  
 Number of 4 input LUTs:               1762  out of  67584     2%  
    Number used as logic:              1757
    Number used as Shift registers:       5
 Number of IOs:                         576
 Number of bonded IOBs:                 277  out of    684    40%  
 Number of MULT18X18s:                    7  out of    144     4%  
 Number of GCLKs:                         3  out of     16    18%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | IBUFG+BUFG             | 252   |
clock_27mhz                        | vclk1:CLKFX            | 33    |
disp/clock1                        | BUFG                   | 43    |
xvga1/vsync                        | NONE(vg/rover_y_9)     | 18    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.932ns (Maximum Frequency: 62.765MHz)
   Minimum input arrival time before clock: 11.324ns
   Maximum output required time after clock: 38.188ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 15.932ns (frequency: 62.765MHz)
  Total number of paths / destination ports: 12926 / 712
-------------------------------------------------------------------------
Delay:               6.638ns (Levels of Logic = 4)
  Source:            xvga1/hcount_0 (FF)
  Destination:       xvga1/blank (FF)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: xvga1/hcount_0 to xvga1/blank
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.568   1.170  xvga1/hcount_0 (xvga1/hcount_0)
     LUT4_D:I0->O          6   0.439   0.833  xvga1/hblankon11 (xvga1/N5)
     LUT4:I3->O            1   0.439   0.517  xvga1/hreset2_1 (xvga1/hreset2)
     MUXF5:S->O            1   0.699   0.551  xvga1/vreset2_SW1 (N174)
     LUT4:I2->O            2   0.439   0.702  xvga1/next_vblank45 (xvga1/next_vblank)
     FDS:S                     0.280          xvga1/blank
    ----------------------------------------
    Total                      6.638ns (2.864ns logic, 3.774ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'disp/clock1'
  Clock period: 11.420ns (frequency: 87.564MHz)
  Total number of paths / destination ports: 2474 / 74
-------------------------------------------------------------------------
Delay:               11.420ns (Levels of Logic = 12)
  Source:            disp/char_index_0 (FF)
  Destination:       disp/disp_data_out (FF)
  Source Clock:      disp/clock1 rising
  Destination Clock: disp/clock1 rising

  Data Path: disp/char_index_0 to disp/disp_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.568   1.262  disp/char_index_0 (disp/char_index_0)
     LUT3:I0->O            1   0.439   0.000  disp/Mmux_nibble_8 (disp/Mmux_nibble_8)
     MUXF5:I1->O           1   0.436   0.000  disp/Mmux_nibble_7_f5 (disp/Mmux_nibble_7_f5)
     MUXF6:I1->O           1   0.447   0.557  disp/Mmux_nibble_6_f6 (disp/Mmux_nibble_6_f6)
     LUT4_D:I3->O         24   0.439   1.272  disp/char_index<3> (disp/nibble<0>)
     LUT4:I1->O            2   0.439   0.735  disp/Mrom_dots1311 (disp/Mrom_dots12)
     LUT3:I2->O            1   0.439   0.000  disp/Mmux__varindex0000_16 (disp/Mmux__varindex0000_16)
     MUXF5:I0->O           1   0.436   0.000  disp/Mmux__varindex0000_14_f5 (disp/Mmux__varindex0000_14_f5)
     MUXF6:I0->O           1   0.447   0.551  disp/Mmux__varindex0000_12_f6 (disp/Mmux__varindex0000_12_f6)
     LUT4_L:I2->LO         1   0.439   0.140  disp/disp_data_out_mux000032 (disp/disp_data_out_mux000032)
     LUT4:I3->O            1   0.439   0.551  disp/disp_data_out_mux000078 (disp/disp_data_out_mux000078)
     LUT4_L:I2->LO         1   0.439   0.134  disp/disp_data_out_mux0000131 (disp/disp_data_out_mux0000131)
     LUT3:I2->O            1   0.439   0.000  disp/disp_data_out_mux0000168 (disp/disp_data_out_mux0000)
     FDE:D                     0.370          disp/disp_data_out
    ----------------------------------------
    Total                     11.420ns (6.216ns logic, 5.204ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 898 / 195
-------------------------------------------------------------------------
Offset:              9.284ns (Levels of Logic = 8)
  Source:            user3<20> (PAD)
  Destination:       ul/power_cycle_timer_24 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: user3<20> to ul/power_cycle_timer_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.825   0.909  user3_20_IBUF (user3_20_IBUF)
     LUT3:I1->O            1   0.439   0.000  ul/Mmux__COND_2_9 (ul/Mmux__COND_2_9)
     MUXF5:I0->O           1   0.436   0.000  ul/Mmux__COND_2_7_f5 (ul/Mmux__COND_2_7_f5)
     MUXF6:I0->O           1   0.447   0.726  ul/Mmux__COND_2_5_f6 (ul/Mmux__COND_2_5_f6)
     LUT3:I1->O           16   0.439   1.285  ul/curr_ultrasound<3> (ul/_COND_2)
     LUT3:I0->O            2   0.439   0.741  ul/power_cycle_timer_mux0000<10>111 (ul/N25)
     LUT4:I3->O           24   0.439   1.349  ul/power_cycle_timer_mux0000<10>12 (ul/N01)
     LUT4:I0->O            1   0.439   0.000  ul/power_cycle_timer_mux0000<9>1 (ul/power_cycle_timer_mux0000<9>)
     FDR:D                     0.370          ul/power_cycle_timer_9
    ----------------------------------------
    Total                      9.284ns (4.273ns logic, 5.011ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'disp/clock1'
  Total number of paths / destination ports: 27 / 1
-------------------------------------------------------------------------
Offset:              11.324ns (Levels of Logic = 13)
  Source:            user3<20> (PAD)
  Destination:       disp/disp_data_out (FF)
  Destination Clock: disp/clock1 rising

  Data Path: user3<20> to disp/disp_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.825   0.910  user3_20_IBUF (user3_20_IBUF)
     LUT3:I1->O            1   0.439   0.000  disp/Mmux_nibble_92 (disp/Mmux_nibble_92)
     MUXF5:I1->O           1   0.436   0.000  disp/Mmux_nibble_8_f5_0 (disp/Mmux_nibble_8_f51)
     MUXF6:I0->O           1   0.447   0.557  disp/Mmux_nibble_6_f6 (disp/Mmux_nibble_6_f6)
     LUT4_D:I3->O         24   0.439   1.272  disp/char_index<3> (disp/nibble<0>)
     LUT4:I1->O            2   0.439   0.735  disp/Mrom_dots1311 (disp/Mrom_dots12)
     LUT3:I2->O            1   0.439   0.000  disp/Mmux__varindex0000_16 (disp/Mmux__varindex0000_16)
     MUXF5:I0->O           1   0.436   0.000  disp/Mmux__varindex0000_14_f5 (disp/Mmux__varindex0000_14_f5)
     MUXF6:I0->O           1   0.447   0.551  disp/Mmux__varindex0000_12_f6 (disp/Mmux__varindex0000_12_f6)
     LUT4_L:I2->LO         1   0.439   0.140  disp/disp_data_out_mux000032 (disp/disp_data_out_mux000032)
     LUT4:I3->O            1   0.439   0.551  disp/disp_data_out_mux000078 (disp/disp_data_out_mux000078)
     LUT4_L:I2->LO         1   0.439   0.134  disp/disp_data_out_mux0000131 (disp/disp_data_out_mux0000131)
     LUT3:I2->O            1   0.439   0.000  disp/disp_data_out_mux0000168 (disp/disp_data_out_mux0000)
     FDE:D                     0.370          disp/disp_data_out
    ----------------------------------------
    Total                     11.324ns (6.473ns logic, 4.851ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 696975912 / 48
-------------------------------------------------------------------------
Offset:              38.188ns (Levels of Logic = 23)
  Source:            xvga1/vcount_0 (FF)
  Destination:       vga_out_red<7> (PAD)
  Source Clock:      clock_27mhz rising 2.4X

  Data Path: xvga1/vcount_0 to vga_out_red<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            35   0.568   1.303  xvga1/vcount_0 (xvga1/vcount_0)
     LUT3:I1->O           19   0.439   1.320  vg/Madd_y_value_sub0000_xor<4>111 (vg/N18)
     LUT4:I0->O           34   0.439   1.301  vg/Madd_y_value_sub0000_xor<6>111 (vg/N5)
     LUT2:I1->O            2   0.439   0.736  vg/Madd_y_value_sub0000_xor<9>1_SW0 (N296)
     LUT4:I2->O           17   0.439   1.297  vg/Madd_y_value_sub0000_xor<9>1 (vg/y_value<9>)
     LUT3:I0->O           14   0.439   0.978  vg/grid/Msub_on_border_sub0003_xor<12>11 (vg/grid/y_value_e<11>)
     MULT18X18:A11->P23    2   7.872   0.910  vg/grid/Mmult_d_2_mult0001 (vg/grid/d_2_mult0001<23>)
     LUT2:I1->O            1   0.439   0.000  vg/grid/Madd_d_2_add0000_lut<23>1 (vg/grid/Madd_d_2_add0000_lut<23>1)
     MUXCY:S->O            0   0.298   0.000  vg/grid/Madd_d_2_add0000_cy<23> (vg/grid/Madd_d_2_add0000_cy<23>)
     XORCY:CI->O          18   1.274   1.024  vg/grid/Madd_d_2_add0000_xor<24> (vg/grid/d_2_add0000<24>)
     INV:I->O              1   0.439   0.000  vg/grid/Msub_on_arc_sub0014_lut<24>1_INV_0 (vg/grid/Msub_on_arc_sub0014_lut<24>1)
     MUXCY:S->O            0   0.298   0.000  vg/grid/Msub_on_arc_sub0014_cy<24> (vg/grid/Msub_on_arc_sub0014_cy<24>)
     XORCY:CI->O           4   1.274   0.747  vg/grid/Msub_on_arc_sub0014_xor<25> (vg/grid/on_arc_sub0014<25>)
     INV:I->O              1   0.439   0.000  vg/grid/Msub_on_arc_sub0001_lut<25>1_INV_0 (vg/grid/Msub_on_arc_sub0001_lut<25>1)
     MUXCY:S->O            0   0.298   0.000  vg/grid/Msub_on_arc_sub0001_cy<25> (vg/grid/Msub_on_arc_sub0001_cy<25>)
     XORCY:CI->O           2   1.274   0.736  vg/grid/Msub_on_arc_sub0001_xor<26> (vg/grid/on_arc_sub0001<26>)
     LUT3:I2->O            1   0.439   0.000  vg/grid/Mcompar_on_arc_cmp_le0000_lut<6> (vg/grid/Mcompar_on_arc_cmp_le0000_lut<6>)
     MUXCY:S->O            1   0.298   0.000  vg/grid/Mcompar_on_arc_cmp_le0000_cy<6> (vg/grid/Mcompar_on_arc_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.942   0.802  vg/grid/Mcompar_on_arc_cmp_le0000_cy<7> (vg/grid/on_arc_cmp_le0000)
     LUT4:I0->O            1   0.439   0.726  vg/grid/pixel_and0000176 (vg/grid/pixel_and0000176)
     LUT4:I1->O            3   0.439   1.010  vg/grid/pixel_and0000228 (vg/grid/pixel_and0000228)
     LUT2:I0->O            1   0.439   0.000  vg/pixel<9>11 (vg/pixel<9>1)
     MUXF5:I1->O           8   0.436   0.839  vg/pixel<9>1_f5 (pixel<10>)
     OBUF:I->O                 4.361          vga_out_green_2_OBUF (vga_out_green<2>)
    ----------------------------------------
    Total                     38.188ns (24.461ns logic, 13.727ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp/clock1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            disp/disp_rs (FF)
  Destination:       disp_rs (PAD)
  Source Clock:      disp/clock1 rising

  Data Path: disp/disp_rs to disp_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  disp/disp_rs (disp/disp_rs)
     OBUF:I->O                 4.361          disp_rs_OBUF (disp_rs)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xvga1/vsync'
  Total number of paths / destination ports: 12040 / 24
-------------------------------------------------------------------------
Offset:              15.405ns (Levels of Logic = 10)
  Source:            vg/rover_x_4 (FF)
  Destination:       vga_out_red<7> (PAD)
  Source Clock:      xvga1/vsync rising

  Data Path: vg/rover_x_4 to vga_out_red<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.568   1.170  vg/rover_x_4 (vg/rover_x_4)
     LUT4:I0->O            4   0.439   0.788  vg/rover_noO/_sub0000<10>21 (vg/rover_noO/_sub0000<10>_bdd2)
     LUT4:I3->O            3   0.439   1.010  vg/rover_noO/_sub0000<10>1 (vg/rover_noO/_sub0000<10>)
     LUT3:I0->O            1   0.439   0.000  vg/rover_noO/Mcompar_in_square_cmp_ge0000_lut<10> (vg/rover_noO/Mcompar_in_square_cmp_ge0000_lut<10>)
     MUXCY:S->O            1   0.298   0.000  vg/rover_noO/Mcompar_in_square_cmp_ge0000_cy<10> (vg/rover_noO/Mcompar_in_square_cmp_ge0000_cy<10>)
     MUXCY:CI->O           3   0.942   1.010  vg/rover_noO/Mcompar_in_square_cmp_ge0000_cy<11> (vg/rover_noO/in_square_cmp_ge0000)
     LUT4:I0->O            1   0.439   0.000  vg/Mcompar_pixel_cmp_gt0000_lut<4>1 (vg/Mcompar_pixel_cmp_gt0000_lut<4>)
     MUXCY:S->O            1   0.298   0.000  vg/Mcompar_pixel_cmp_gt0000_cy<4> (vg/Mcompar_pixel_cmp_gt0000_cy<4>)
     MUXCY:CI->O           3   0.942   0.725  vg/Mcompar_pixel_cmp_gt0000_cy<5> (vg/Mcompar_pixel_cmp_gt0000_cy<5>)
     MUXF5:S->O            8   0.699   0.839  vg/pixel<9>1_f5 (pixel<10>)
     OBUF:I->O                 4.361          vga_out_green_2_OBUF (vga_out_green<2>)
    ----------------------------------------
    Total                     15.405ns (9.864ns logic, 5.541ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.04 secs
 
--> 


Total memory usage is 511660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  313 (   0 filtered)
Number of infos    :   25 (   0 filtered)

